#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jul 17 17:54:32 2018
# Process ID: 7149
# Current directory: /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1
# Command line: vivado -mode tcl -log vivado_project.log -journal vivado_project.jou
# Log file: /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/vivado_project.log
# Journal file: /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/vivado_project.jou
#-----------------------------------------------------------
# Autogenerated project build script
# Tue Jul 17 17:55:28 2018
set outputDir /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top
/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top
file mkdir $outputDir
create_project top $outputDir -part xc7a35tfgg484-1 -force
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1291.848 ; gain = 26.020 ; free physical = 2481 ; free virtual = 43889
top
if {[string equal [get_filesets -quiet constrs_1] ""]} {create_fileset -constrset constrs_1}
if {[string equal [get_filesets -quiet sources_1] ""]} {create_fileset -srcset sources_1}
if {[string equal [get_filesets -quiet ise_1] ""]} {create_fileset -srcset ise_1}
ise_1
source /usersc/ng18731/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/cfg/settings_v7.tcl
# set obj [get_projects top]
# set_property "default_lib" "xil_defaultlib" $obj
# set_property "simulator_language" "Mixed" $obj
# set_property "source_mgmt_mode" "DisplayOnly" $obj
# set_property "target_language" "VHDL" $obj
set_property USED_IN implementation [add_files -norecurse -fileset constrs_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/projects/tests/neotest/firmware/ucf/neo430_test.tcl]
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/rtl/core/neo430_application_image.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/rtl/core/neo430_application_image.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_types.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_types.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_peephole_ram.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_peephole_ram.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ram.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ram.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_v.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_v.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_decode_ipbus_example.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_decode_ipbus_example.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_example.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_example.vhd
set_property USED_IN implementation [add_files -norecurse -fileset constrs_1 /usersc/ng18731/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/ucf/atfc.tcl]
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_package.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_package.vhd
import_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_eth/firmware/cgn/gig_eth_pcs_pma_basex_gtp.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/CAD/Xilinx/2018.1/Vivado/2018.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'gig_eth_pcs_pma_basex_gtp' is locked:
* IP definition '1G/2.5G Ethernet PCS/PMA or SGMII (15.1)' for IP 'gig_eth_pcs_pma_basex_gtp' (customized with software release 2015.4) has a newer major version in the IP Catalog.
* Current project part 'xc7a35tfgg484-1' and the part 'xc7a200tfbg484-2' used to customize the IP 'gig_eth_pcs_pma_basex_gtp' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp.xci
import_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_eth/firmware/cgn/temac_gbe_v9_0.xci
WARNING: [IP_Flow 19-2162] IP 'temac_gbe_v9_0' is locked:
* IP definition 'Tri Mode Ethernet MAC (9.0)' for IP 'temac_gbe_v9_0' (customized with software release 2015.4) has a different revision in the IP Catalog.
* Current project part 'xc7a35tfgg484-1' and the part 'xc7a200tfbg484-2' used to customize the IP 'temac_gbe_v9_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_eth/firmware/hdl/emac_hostbus_decl.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_eth/firmware/hdl/emac_hostbus_decl.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_eth/firmware/hdl/eth_7s_1000basex_gtp.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_eth/firmware/hdl/eth_7s_1000basex_gtp.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_trans_decl.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_trans_decl.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/trans_arb.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/trans_arb.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_txtransactor_if_simple.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_txtransactor_if_simple.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_shim.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_shim.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_if_flat.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_if_flat.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/led_stretcher.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/led_stretcher.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks_7s_serdes.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks_7s_serdes.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/atfc_infra.vhd
/usersc/ng18731/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/atfc_infra.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd
/usersc/ng18731/neo430_test/myFwArea/src/timing-board-firmware/boards/atfc/base_fw/synth/firmware/hdl/top_atfc.vhd
import_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_32x9_16x10/sdpram_32x9_16x10.xci
WARNING: [IP_Flow 19-3664] IP 'sdpram_32x9_16x10' generated file not found '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_32x9_16x10/sdpram_32x9_16x10.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sdpram_32x9_16x10' generated file not found '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_32x9_16x10/sdpram_32x9_16x10_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sdpram_32x9_16x10' generated file not found '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_32x9_16x10/sdpram_32x9_16x10_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sdpram_32x9_16x10' generated file not found '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_32x9_16x10/sdpram_32x9_16x10_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sdpram_32x9_16x10' generated file not found '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_32x9_16x10/sdpram_32x9_16x10_sim_netlist.vhdl'. Please regenerate to continue.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_32x9_16x10/sdpram_32x9_16x10.dcp' to '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_32x9_16x10/sdpram_32x9_16x10_stub.v' to '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_32x9_16x10/sdpram_32x9_16x10_stub.vhdl' to '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_32x9_16x10/sdpram_32x9_16x10_sim_netlist.v' to '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_32x9_16x10/sdpram_32x9_16x10_sim_netlist.vhdl' to '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10_sim_netlist.vhdl'
WARNING: [IP_Flow 19-2162] IP 'sdpram_32x9_16x10' is locked:
* IP definition 'Block Memory Generator (8.2)' for IP 'sdpram_32x9_16x10' (customized with software release 2015.2) has a newer minor version in the IP Catalog.
* Current project part 'xc7a35tfgg484-1' and the part 'xc7vx690tffg1927-2' used to customize the IP 'sdpram_32x9_16x10' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10.xci
import_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_16x10_32x9/sdpram_16x10_32x9.xci
WARNING: [IP_Flow 19-3664] IP 'sdpram_16x10_32x9' generated file not found '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_16x10_32x9/sdpram_16x10_32x9.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sdpram_16x10_32x9' generated file not found '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_16x10_32x9/sdpram_16x10_32x9_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sdpram_16x10_32x9' generated file not found '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_16x10_32x9/sdpram_16x10_32x9_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sdpram_16x10_32x9' generated file not found '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_16x10_32x9/sdpram_16x10_32x9_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sdpram_16x10_32x9' generated file not found '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_16x10_32x9/sdpram_16x10_32x9_sim_netlist.vhdl'. Please regenerate to continue.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_16x10_32x9/sdpram_16x10_32x9.dcp' to '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_16x10_32x9/sdpram_16x10_32x9_stub.v' to '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_16x10_32x9/sdpram_16x10_32x9_stub.vhdl' to '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_16x10_32x9/sdpram_16x10_32x9_sim_netlist.v' to '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/cgn/sdpram_16x10_32x9/sdpram_16x10_32x9_sim_netlist.vhdl' to '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9_sim_netlist.vhdl'
WARNING: [IP_Flow 19-2162] IP 'sdpram_16x10_32x9' is locked:
* IP definition 'Block Memory Generator (8.2)' for IP 'sdpram_16x10_32x9' (customized with software release 2015.2) has a newer minor version in the IP Catalog.
* Current project part 'xc7a35tfgg484-1' and the part 'xc7vx690tffg1927-2' used to customize the IP 'sdpram_16x10_32x9' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9.xci
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/spi_interface.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/spi_interface.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/uc_pipe_interface.vhd
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/uc_pipe_interface.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/uc_spi_interface.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/uc_spi_interface.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/trans_buffer.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/ipbus_slaves/firmware/hdl/trans_buffer.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/uc_if/firmware/hdl/uc_if.vhd
/usersc/ng18731/neo430_test/myFwArea/src/ipbus-firmware/components/uc_if/firmware/hdl/uc_if.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/components/ipbus_core/firmware/hdl/ipbus_package.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/components/ipbus_core/firmware/hdl/ipbus_package.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_bit_ctrl.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_bit_ctrl.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_byte_ctrl.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_byte_ctrl.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_registers.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_registers.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_top.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/components/opencores_i2c/firmware/hdl/i2c_master_top.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_wdt.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_wdt.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_wb_interface.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_wb_interface.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_usart.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_usart.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_trng.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_trng.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_timer.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_timer.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_sysconfig.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_sysconfig.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_reg_file.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_reg_file.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_pwm.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_pwm.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_package.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_package.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_muldiv.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_muldiv.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_imem.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_imem.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_gpio.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_gpio.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_dmem.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_dmem.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_crc.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_crc.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_cpu.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_cpu.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_control.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_control.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_cfu.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_cfu.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_boot_rom.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_boot_rom.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_bootloader_image.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_bootloader_image.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_alu.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_alu.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top_std_logic.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_top_std_logic.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_addr_gen.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430/rtl/core/neo430_addr_gen.vhd
add_files -norecurse -fileset sources_1 /usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/projects/tests/neotest/firmware/hdl/neo430_test_top.vhd
/usersc/ng18731/neo430_test/myFwArea/src/neo430_ipbus/projects/tests/neotest/firmware/hdl/neo430_test_top.vhd
set_property top top [current_fileset]
set_property "steps.synth_design.args.flatten_hierarchy" "none" [get_runs synth_1]
upgrade_ip [get_ips gig_eth_pcs_pma_basex_gtp]
Upgrading 'gig_eth_pcs_pma_basex_gtp'
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_eth_pcs_pma_basex_gtp: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_eth_pcs_pma_basex_gtp: PART : xc7a35tfgg484-1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_eth_pcs_pma_basex_gtp: SPEEDGRADE : -1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_eth_pcs_pma_basex_gtp: Standard : 1000BASEX
WARNING: [IP_Flow 19-4316] Parameter 'C_PHYADDR' is no longer present on the upgraded IP 'gig_eth_pcs_pma_basex_gtp', and cannot be set to '1'
WARNING: [IP_Flow 19-3501] Upgraded gig_eth_pcs_pma_basex_gtp from 1G/2.5G Ethernet PCS/PMA or SGMII 15.1 to 1G/2.5G Ethernet PCS/PMA or SGMII 16.1, with warnings. Please review the message log.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gig_eth_pcs_pma_basex_gtp'...
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'gig_eth_pcs_pma_basex_gtp' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 1574.250 ; gain = 216.977 ; free physical = 2263 ; free virtual = 43672
/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp.xci
upgrade_ip [get_ips temac_gbe_v9_0]
Upgrading 'temac_gbe_v9_0'
INFO: [IP_Flow 19-3422] Upgraded temac_gbe_v9_0 (Tri Mode Ethernet MAC 9.0) from revision 3 to revision 11
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'temac_gbe_v9_0'...
/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci
upgrade_ip [get_ips sdpram_32x9_16x10]
Upgrading 'sdpram_32x9_16x10'
INFO: [IP_Flow 19-1972] Upgraded sdpram_32x9_16x10 from Block Memory Generator 8.2 to Block Memory Generator 8.4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sdpram_32x9_16x10'...
/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10.xci
upgrade_ip [get_ips sdpram_16x10_32x9]
Upgrading 'sdpram_16x10_32x9'
INFO: [IP_Flow 19-1972] Upgraded sdpram_16x10_32x9 from Block Memory Generator 8.2 to Block Memory Generator 8.4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sdpram_16x10_32x9'...
/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9.xci
create_ip_run [get_files $outputDir/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp.xci]
gig_eth_pcs_pma_basex_gtp_synth_1
create_ip_run [get_files $outputDir/top.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci]
temac_gbe_v9_0_synth_1
create_ip_run [get_files $outputDir/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10.xci]
sdpram_32x9_16x10_synth_1
create_ip_run [get_files $outputDir/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9.xci]
sdpram_16x10_32x9_synth_1
launch_run gig_eth_pcs_pma_basex_gtp_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gig_eth_pcs_pma_basex_gtp'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gig_eth_pcs_pma_basex_gtp'...
[Tue Jul 17 17:56:26 2018] Launched gig_eth_pcs_pma_basex_gtp_synth_1...
Run output will be captured here: /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/gig_eth_pcs_pma_basex_gtp_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1640.602 ; gain = 8.008 ; free physical = 2342 ; free virtual = 43753
0
launch_run temac_gbe_v9_0_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'temac_gbe_v9_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'temac_gbe_v9_0'...
[Tue Jul 17 17:56:34 2018] Launched temac_gbe_v9_0_synth_1...
Run output will be captured here: /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/temac_gbe_v9_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1640.602 ; gain = 0.000 ; free physical = 2224 ; free virtual = 43639
0
launch_run sdpram_32x9_16x10_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sdpram_32x9_16x10'...
[Tue Jul 17 17:56:35 2018] Launched sdpram_32x9_16x10_synth_1...
Run output will be captured here: /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/sdpram_32x9_16x10_synth_1/runme.log
0
launch_run sdpram_16x10_32x9_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sdpram_16x10_32x9'...
[Tue Jul 17 17:56:35 2018] Launched sdpram_16x10_32x9_synth_1...
Run output will be captured here: /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/sdpram_16x10_32x9_synth_1/runme.log
0
wait_on_run gig_eth_pcs_pma_basex_gtp_synth_1
[Tue Jul 17 17:56:35 2018] Waiting for gig_eth_pcs_pma_basex_gtp_synth_1 to finish...

*** Running vivado
    with args -log gig_eth_pcs_pma_basex_gtp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gig_eth_pcs_pma_basex_gtp.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gig_eth_pcs_pma_basex_gtp.tcl -notrace
Command: synth_design -top gig_eth_pcs_pma_basex_gtp -part xc7a35tfgg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7618 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1437.164 ; gain = 87.996 ; free physical = 982 ; free virtual = 42425
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.vhd:161]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_support' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_support.vhd:71' bound to instance 'U0' of component 'gig_eth_pcs_pma_basex_gtp_support' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.vhd:235]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_support' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_support.vhd:126]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:96' bound to instance 'pcs_pma_block_i' of component 'gig_eth_pcs_pma_basex_gtp_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_support.vhd:278]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:161]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
WARNING: [Synth 8-5640] Port 's_axi_aclk' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_resetn' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_awaddr' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_awvalid' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_awready' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_wdata' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_wvalid' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_wready' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_bresp' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_bvalid' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_bready' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_araddr' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_arvalid' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_arready' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_rdata' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_rresp' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_rvalid' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
WARNING: [Synth 8-5640] Port 's_axi_rready' is missing in component declaration [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:272]
	Parameter C_ELABORATION_TRANSIENT_DIR bound to: BlankString - type: string 
	Parameter C_COMPONENT_NAME bound to: gig_eth_pcs_pma_basex_gtp - type: string 
	Parameter C_RX_GMII_CLK bound to: TXOUTCLK - type: string 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_IS_SGMII bound to: 0 - type: bool 
	Parameter C_USE_TRANSCEIVER bound to: 1 - type: bool 
	Parameter C_HAS_TEMAC bound to: 1 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 0 - type: bool 
	Parameter C_HAS_AN bound to: 0 - type: bool 
	Parameter C_HAS_MDIO bound to: 0 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_SGMII_FABRIC_BUFFER bound to: 1 - type: bool 
	Parameter C_2_5G bound to: 0 - type: bool 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter B_SHIFTER_ADDR bound to: 10'b0101010000 
	Parameter GT_RX_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_v16_1_3' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/hdl/gig_ethernet_pcs_pma_v16_1_rfs.vhd:17357' bound to instance 'gig_eth_pcs_pma_basex_gtp_core' of component 'gig_ethernet_pcs_pma_v16_1_3' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:447]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_transceiver' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_transceiver.vhd:69' bound to instance 'transceiver_inst' of component 'gig_eth_pcs_pma_basex_gtp_transceiver' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:559]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_transceiver' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_transceiver.vhd:164]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_block_data_valid' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_transceiver.vhd:431]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:80]
	Parameter INITIALISE bound to: 2'b00 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:123]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:133]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:143]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:153]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_sync_block' (8#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:80]
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_reset_wtd_timer' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_reset_wtd_timer.vhd:70' bound to instance 'reset_wtd_timer' of component 'gig_eth_pcs_pma_basex_gtp_reset_wtd_timer' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_transceiver.vhd:438]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_reset_wtd_timer' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_reset_wtd_timer.vhd:81]
	Parameter WAIT_TIME bound to: 24'b100011110000110100011000 
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_reset_wtd_timer' (9#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_reset_wtd_timer.vhd:81]
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_reset_sync' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:66' bound to instance 'reclock_encommaalign' of component 'gig_eth_pcs_pma_basex_gtp_reset_sync' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_transceiver.vhd:462]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_reset_sync' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:79]
	Parameter INITIALISE bound to: 2'b11 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:108]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:119]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDP' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:130]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDP' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:141]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync5' to cell 'FDP' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:152]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync6' to cell 'FDP' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_reset_sync' (10#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:79]
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_reset_sync' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:66' bound to instance 'reclock_txreset' of component 'gig_eth_pcs_pma_basex_gtp_reset_sync' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_transceiver.vhd:471]
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_reset_sync' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:66' bound to instance 'reclock_rxreset' of component 'gig_eth_pcs_pma_basex_gtp_reset_sync' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_transceiver.vhd:480]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_GTWIZARD' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard.vhd:74' bound to instance 'gtwizard_inst' of component 'gig_eth_pcs_pma_basex_gtp_GTWIZARD' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_transceiver.vhd:670]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_GTWIZARD' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard.vhd:211]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_GTWIZARD_init' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_init.vhd:75' bound to instance 'U0' of component 'gig_eth_pcs_pma_basex_gtp_GTWIZARD_init' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard.vhd:359]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_GTWIZARD_init' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_init.vhd:218]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_GTWIZARD_multi_gt' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_multi_gt.vhd:74' bound to instance 'gtwizard_i' of component 'gig_eth_pcs_pma_basex_gtp_GTWIZARD_multi_gt' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_init.vhd:515]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_GTWIZARD_multi_gt' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_multi_gt.vhd:208]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TXSYNC_OVRD_IN bound to: 1'b0 
	Parameter TXSYNC_MULTILANE_IN bound to: 1'b0 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_GTWIZARD_GT' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gt.vhd:72' bound to instance 'gt0_GTWIZARD_i' of component 'gig_eth_pcs_pma_basex_gtp_GTWIZARD_GT' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_multi_gt.vhd:393]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_GTWIZARD_GT' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gt.vhd:202]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TXSYNC_OVRD_IN bound to: 1'b0 
	Parameter TXSYNC_MULTILANE_IN bound to: 1'b0 
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 20'b00000000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CFOK_CFG bound to: 44'b01001001000000000000000001000000111010000000 
	Parameter CFOK_CFG2 bound to: 7'b0100000 
	Parameter CFOK_CFG3 bound to: 7'b0100000 
	Parameter CFOK_CFG4 bound to: 1'b0 
	Parameter CFOK_CFG5 bound to: 4'b0000 
	Parameter CFOK_CFG6 bound to: 4'b0000 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_COMMON_SWING bound to: 1'b0 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 36 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 33 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0001010000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0010110101 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 2 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000010000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CLKRSVD0_INVERTED bound to: 1'b0 
	Parameter IS_CLKRSVD1_INVERTED bound to: 1'b0 
	Parameter IS_DMONITORCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_SIGVALIDCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter LOOPBACK_CFG bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_LOOPBACK_CFG bound to: 1'b0 
	Parameter PMA_RSV bound to: 32'b00000000000000000000001100110011 
	Parameter PMA_RSV2 bound to: 32'b00000000000000000010000001000000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 4'b0000 
	Parameter PMA_RSV5 bound to: 1'b0 
	Parameter PMA_RSV6 bound to: 1'b0 
	Parameter PMA_RSV7 bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 8 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 84'b000000000000000000010000011111111110000100000110000000000001000001000001000000010000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b001001 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPMRESET_TIME bound to: 7'b0001111 
	Parameter RXLPM_BIAS_STARTUP_DISABLE bound to: 1'b0 
	Parameter RXLPM_CFG bound to: 4'b0110 
	Parameter RXLPM_CFG1 bound to: 1'b0 
	Parameter RXLPM_CM_CFG bound to: 1'b0 
	Parameter RXLPM_GC_CFG bound to: 9'b111100010 
	Parameter RXLPM_GC_CFG2 bound to: 3'b001 
	Parameter RXLPM_HF_CFG bound to: 14'b00001111110000 
	Parameter RXLPM_HF_CFG2 bound to: 5'b01010 
	Parameter RXLPM_HF_CFG3 bound to: 4'b0000 
	Parameter RXLPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXLPM_INCM_CFG bound to: 1'b1 
	Parameter RXLPM_IPCM_CFG bound to: 1'b0 
	Parameter RXLPM_LF_CFG bound to: 18'b000000001111110000 
	Parameter RXLPM_LF_CFG2 bound to: 5'b01010 
	Parameter RXLPM_OSINT_CFG bound to: 3'b100 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOSCALRESET_TIMEOUT bound to: 5'b00000 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b110000000000000000000010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 3'b000 
	Parameter RXPI_CFG1 bound to: 1'b1 
	Parameter RXPI_CFG2 bound to: 1'b1 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_BIAS_CFG bound to: 16'b0000111100110011 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 14'b00000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SATA_PLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOOB_CFG bound to: 1'b0 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GREY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'gtpe2_i' to cell 'GTPE2_CHANNEL' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gt.vhd:334]
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq.vhd:69' bound to instance 'gtrxreset_seq_i' of component 'gig_eth_pcs_pma_basex_gtp_GTWIZARD_gtrxreset_seq' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gt.vhd:991]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq.vhd:87]
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_reset_sync' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:66' bound to instance 'sync_gtrxreset_in' of component 'gig_eth_pcs_pma_basex_gtp_reset_sync' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq.vhd:151]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_rxpmaresetdone' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq.vhd:159]
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_reset_sync' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:66' bound to instance 'sync_rst_sync' of component 'gig_eth_pcs_pma_basex_gtp_reset_sync' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq.vhd:167]
INFO: [Synth 8-226] default block is never used [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq.vhd:217]
INFO: [Synth 8-226] default block is never used [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq' (11#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq.vhd:87]
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_gtwizard_rxpmarst_seq' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxpmarst_seq.vhd:69' bound to instance 'rxpmarst_seq_i' of component 'gig_eth_pcs_pma_basex_gtp_gtwizard_rxpmarst_seq' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gt.vhd:1084]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_gtwizard_rxpmarst_seq' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxpmarst_seq.vhd:88]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_RXPMARESETDONE' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxpmarst_seq.vhd:145]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_reset_sync' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:66' bound to instance 'sync_rxpmareset_in' of component 'gig_eth_pcs_pma_basex_gtp_reset_sync' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxpmarst_seq.vhd:162]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_reset_sync__parameterized2' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:79]
	Parameter INITIALISE bound to: 2'b00 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:108]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:119]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDP' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:130]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDP' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:141]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync5' to cell 'FDP' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:152]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync6' to cell 'FDP' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_reset_sync__parameterized2' (11#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:79]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_reset_sync' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_reset_sync.vhd:66' bound to instance 'sync_rst_sync' of component 'gig_eth_pcs_pma_basex_gtp_reset_sync' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxpmarst_seq.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_gtwizard_rxpmarst_seq' (12#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxpmarst_seq.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_GTWIZARD_GT' (13#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_gt.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_GTWIZARD_multi_gt' (14#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_multi_gt.vhd:208]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_PLL0_USED bound to: 1 - type: bool 
	Parameter RX_PLL0_USED bound to: 1 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_TX_STARTUP_FSM' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:77' bound to instance 'gt0_txresetfsm_i' of component 'gig_eth_pcs_pma_basex_gtp_TX_STARTUP_FSM' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_init.vhd:666]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_TX_STARTUP_FSM' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:124]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_PLL0_USED bound to: 1 - type: bool 
	Parameter RX_PLL0_USED bound to: 1 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_run_phase_alignment_int' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:291]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_tx_fsm_reset_done_int' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:299]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_TXRESETDONE' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:316]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_time_out_wait_bypass' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:324]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_mmcm_lock_reclocked' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:332]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_PLL0LOCK' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:353]
WARNING: [Synth 8-6014] Unused sequential element pll0lock_prev_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:346]
WARNING: [Synth 8-6014] Unused sequential element pll1lock_prev_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:347]
WARNING: [Synth 8-6014] Unused sequential element pll0lock_ris_edge_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:367]
WARNING: [Synth 8-6014] Unused sequential element pll1lock_ris_edge_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_TX_STARTUP_FSM' (15#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:124]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_PLL0_USED bound to: 1 - type: bool 
	Parameter RX_PLL0_USED bound to: 1 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_RX_STARTUP_FSM' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:77' bound to instance 'gt0_rxresetfsm_i' of component 'gig_eth_pcs_pma_basex_gtp_RX_STARTUP_FSM' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_init.vhd:705]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_RX_STARTUP_FSM' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:129]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_PLL0_USED bound to: 1 - type: bool 
	Parameter RX_PLL0_USED bound to: 1 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync1_rx' to cell 'FDP' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:288]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync2_rx' to cell 'FDP' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:299]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_pmaresetdone_fallingedge_detect' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:321]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_rxpmaresetdone_1' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:329]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_rxpmaresetdone_rx_s' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:336]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_rxpmaresetdone' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:344]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_run_phase_alignment_int' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:456]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_rx_fsm_reset_done_int' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:464]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_RXRESETDONE' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:481]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_time_out_wait_bypass' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:489]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_mmcm_lock_reclocked' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:497]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_data_valid' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:505]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_pll0lock' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:526]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:400]
WARNING: [Synth 8-6014] Unused sequential element pll0lock_prev_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element pll1lock_prev_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:520]
WARNING: [Synth 8-6014] Unused sequential element pll0lock_ris_edge_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:538]
WARNING: [Synth 8-6014] Unused sequential element pll1lock_ris_edge_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:553]
WARNING: [Synth 8-6014] Unused sequential element refclk_stable_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:586]
WARNING: [Synth 8-6014] Unused sequential element refclk_stable_count_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:585]
WARNING: [Synth 8-6014] Unused sequential element mmcm_reset_i_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:632]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:636]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_RX_STARTUP_FSM' (16#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_GTWIZARD_init' (17#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard_init.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_GTWIZARD' (18#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_gtwizard.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_transceiver' (19#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_transceiver.vhd:164]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_block_tx_reset_done' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:657]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_sync_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_sync_block.vhd:67' bound to instance 'sync_block_rx_reset_done' of component 'gig_eth_pcs_pma_basex_gtp_sync_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_block' (20#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_block.vhd:161]
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_clocking' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_clocking.vhd:67' bound to instance 'core_clocking_i' of component 'gig_eth_pcs_pma_basex_gtp_clocking' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_support.vhd:337]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_clocking' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_clocking.vhd:85]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'ibufds_gtrefclk' to cell 'IBUFDS_GTE2' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_clocking.vhd:112]
INFO: [Synth 8-113] binding component instance 'bufg_gtrefclk' to cell 'BUFG' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_clocking.vhd:124]
INFO: [Synth 8-113] binding component instance 'bufg_txoutclk' to cell 'BUFG' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_clocking.vhd:130]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_clocking.vhd:140]
INFO: [Synth 8-113] binding component instance 'bufg_userclk' to cell 'BUFG' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_clocking.vhd:204]
INFO: [Synth 8-113] binding component instance 'bufg_userclk2' to cell 'BUFG' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_clocking.vhd:213]
INFO: [Synth 8-113] binding component instance 'rxrecclkbufg' to cell 'BUFG' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_clocking.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_clocking' (21#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_clocking.vhd:85]
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_resets' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_resets.vhd:67' bound to instance 'core_resets_i' of component 'gig_eth_pcs_pma_basex_gtp_resets' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_support.vhd:362]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_resets' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_resets.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_resets.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_resets' (22#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_resets.vhd:75]
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_common_reset' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_common_reset.vhd:78' bound to instance 'core_gt_common_reset_i' of component 'gig_eth_pcs_pma_basex_gtp_common_reset' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_support.vhd:370]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_common_reset' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_common_reset.vhd:91]
	Parameter STABLE_CLOCK_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_common_reset.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_common_reset' (23#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_common_reset.vhd:91]
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_basex_gtp_gt_common' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_gt_common.vhd:72' bound to instance 'core_gt_common_i' of component 'gig_eth_pcs_pma_basex_gtp_gt_common' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_support.vhd:382]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_basex_gtp_gt_common' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_gt_common.vhd:95]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000000000000000000000000000001010000000000000001 
	Parameter COMMON_CFG bound to: 32'b00000000000000000000000000000000 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK0_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK1_INVERTED bound to: 1'b0 
	Parameter IS_PLL0LOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_PLL1LOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter PLL0_CFG bound to: 28'b0000000111110000001111011100 
	Parameter PLL0_DMON_CFG bound to: 1'b0 
	Parameter PLL0_FBDIV bound to: 4 - type: integer 
	Parameter PLL0_FBDIV_45 bound to: 5 - type: integer 
	Parameter PLL0_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL0_LOCK_CFG bound to: 12'b000111101000 
	Parameter PLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL1_CFG bound to: 28'b0000000111110000001111011100 
	Parameter PLL1_DMON_CFG bound to: 1'b0 
	Parameter PLL1_FBDIV bound to: 1 - type: integer 
	Parameter PLL1_FBDIV_45 bound to: 4 - type: integer 
	Parameter PLL1_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL1_LOCK_CFG bound to: 12'b000111101000 
	Parameter PLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL_CLKOUT_CFG bound to: 8'b00000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter SIM_PLL0REFCLK_SEL bound to: 3'b001 
	Parameter SIM_PLL1REFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
INFO: [Synth 8-113] binding component instance 'gtpe2_common_i' to cell 'GTPE2_COMMON' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_gt_common.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_gt_common' (24#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_gt_common.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp_support' (25#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_support.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_basex_gtp' (26#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.vhd:161]
WARNING: [Synth 8-3331] design gig_eth_pcs_pma_basex_gtp_RX_STARTUP_FSM has unconnected port PLL0REFCLKLOST
WARNING: [Synth 8-3331] design gig_eth_pcs_pma_basex_gtp_RX_STARTUP_FSM has unconnected port PLL1REFCLKLOST
WARNING: [Synth 8-3331] design gig_eth_pcs_pma_basex_gtp_RX_STARTUP_FSM has unconnected port PLL1LOCK
WARNING: [Synth 8-3331] design gig_eth_pcs_pma_basex_gtp_TX_STARTUP_FSM has unconnected port PLL1REFCLKLOST
WARNING: [Synth 8-3331] design gig_eth_pcs_pma_basex_gtp_TX_STARTUP_FSM has unconnected port PLL1LOCK
WARNING: [Synth 8-3331] design gig_eth_pcs_pma_basex_gtp_GTWIZARD_init has unconnected port gt0_rxusrclk_in
WARNING: [Synth 8-3331] design gig_eth_pcs_pma_basex_gtp_GTWIZARD_init has unconnected port gt0_rxusrclk2_in
WARNING: [Synth 8-3331] design gig_eth_pcs_pma_basex_gtp_transceiver has unconnected port gtrefclk
WARNING: [Synth 8-3331] design RX has unconnected port RXRUNDISP
WARNING: [Synth 8-3331] design RX has unconnected port RXBUFSTATUS[0]
WARNING: [Synth 8-3331] design SYNCHRONISE has unconnected port RXBUFSTATUS[0]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_VALUE[9]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_VALUE[8]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_VALUE[7]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_VALUE[6]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_VALUE[5]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_VALUE[4]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_VALUE[3]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_VALUE[2]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_VALUE[1]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_VALUE[0]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_BASEX[9]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_BASEX[8]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_BASEX[7]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_BASEX[6]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_BASEX[5]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_BASEX[4]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_BASEX[3]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_BASEX[2]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_BASEX[1]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_BASEX[0]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_SGMII[9]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_SGMII[8]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_SGMII[7]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_SGMII[6]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_SGMII[5]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_SGMII[4]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_SGMII[3]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_SGMII[2]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_SGMII[1]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port LINK_TIMER_SGMII[0]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[15]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[14]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[13]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[12]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[11]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[10]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[9]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[8]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[7]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[6]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[5]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[4]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[3]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[2]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[1]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_GT_NOMINAL_LATENCY[0]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port SPEED_IS_10_100
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port SPEED_IS_100
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port GTX_CLK
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[9]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[8]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[7]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[6]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[5]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[4]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[3]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[2]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[1]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP0[0]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[9]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[8]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[7]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[6]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[5]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[4]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[3]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[2]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[1]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port RX_CODE_GROUP1[0]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port PMA_RX_CLK0
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port PMA_RX_CLK1
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port PHYAD[4]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port PHYAD[3]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port PHYAD[2]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port PHYAD[1]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port PHYAD[0]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port MDC
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port MDIO_IN
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port CONFIGURATION_VALID
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port AN_ADV_CONFIG_VECTOR[15]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port AN_ADV_CONFIG_VECTOR[14]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port AN_ADV_CONFIG_VECTOR[13]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port AN_ADV_CONFIG_VECTOR[12]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port AN_ADV_CONFIG_VECTOR[11]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port AN_ADV_CONFIG_VECTOR[10]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port AN_ADV_CONFIG_VECTOR[9]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port AN_ADV_CONFIG_VECTOR[8]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port AN_ADV_CONFIG_VECTOR[7]
WARNING: [Synth 8-3331] design GPCS_PMA_GEN has unconnected port AN_ADV_CONFIG_VECTOR[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1496.785 ; gain = 147.617 ; free physical = 877 ; free virtual = 42322
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1496.785 ; gain = 147.617 ; free physical = 880 ; free virtual = 42324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1496.785 ; gain = 147.617 ; free physical = 880 ; free virtual = 42324
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp_ooc.xdc] for cell 'U0'
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp_board.xdc] for cell 'U0'
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp_board.xdc] for cell 'U0'
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc] for cell 'U0'
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/gig_eth_pcs_pma_basex_gtp.xdc] for cell 'U0'
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/gig_eth_pcs_pma_basex_gtp_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/gig_eth_pcs_pma_basex_gtp_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 202 instances were transformed.
  FD => FDRE: 138 instances
  FDP => FDPE: 62 instances
  SRL16 => SRL16E: 2 instances

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1843.297 ; gain = 0.008 ; free physical = 380 ; free virtual = 41826
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 279 ; free virtual = 41724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 279 ; free virtual = 41724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/gig_eth_pcs_pma_basex_gtp_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 278 ; free virtual = 41724
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "XMIT_CONFIG_INT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EXT_CODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "XMIT_CONFIG_INT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EXT_CODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "CONFIG_DATA" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_CONFIG" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C1_OR_C2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXDATA" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SYNCHRONISE'
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.TX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-5544] ROM "MGT_TX_RESET_INT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_RST_SM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MGT_RX_RESET_INT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RX_RST_SM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq'
INFO: [Synth 8-5544] ROM "drpwe_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gig_eth_pcs_pma_basex_gtp_gtwizard_rxpmarst_seq'
INFO: [Synth 8-5544] ROM "drpwe_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gig_eth_pcs_pma_basex_gtp_TX_STARTUP_FSM'
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "refclk_stable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "refclk_stable_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "wait_time_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "TXUSERRDY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PLL0_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'PLL1_RESET_reg' into 'PLL0_RESET_reg' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:635]
WARNING: [Synth 8-6014] Unused sequential element PLL1_RESET_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:635]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gig_eth_pcs_pma_basex_gtp_RX_STARTUP_FSM'
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_time_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "retry_counter_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtrxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_tlock_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gt0_rx_cdrlocked" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rx_cdrlock_counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                    0000000000100 |                             0000
          comma_detect_1 |                    0010000000000 |                             0001
           aquire_sync_1 |                    0000000010000 |                             0010
          comma_detect_2 |                    0000000000001 |                             0011
           aquire_sync_2 |                    0000000000010 |                             0100
          comma_detect_3 |                    0000000001000 |                             0101
         sync_acquired_1 |                    1000000000000 |                             0110
         sync_acquired_2 |                    0001000000000 |                             0111
        sync_acquired_2a |                    0100000000000 |                             1000
         sync_acquired_3 |                    0000001000000 |                             1001
        sync_acquired_3a |                    0000100000000 |                             1010
         sync_acquired_4 |                    0000010000000 |                             1011
        sync_acquired_4a |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'SYNCHRONISE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.TX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000010 |                              000
                  drp_rd |                         10000000 |                              001
            wait_rd_data |                         01000000 |                              010
                   wr_16 |                         00100000 |                              011
           wait_wr_done1 |                         00010000 |                              100
           wait_pmareset |                         00001000 |                              101
                   wr_20 |                         00000100 |                              110
           wait_wr_done2 |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000010000 |                             0000
                  drp_rd |                        000100000 |                             0001
            wait_rd_data |                        000001000 |                             0010
                   wr_16 |                        000000001 |                             0011
           wait_wr_done1 |                        000000010 |                             0100
           wait_pmareset |                        000000100 |                             0101
                   wr_20 |                        100000000 |                             0110
           wait_wr_done2 |                        001000000 |                             0111
       wait_rxpmarst_low |                        010000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gig_eth_pcs_pma_basex_gtp_gtwizard_rxpmarst_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
       wait_for_txoutclk |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_txusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
          reset_fsm_done |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gig_eth_pcs_pma_basex_gtp_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
    verify_recclk_stable |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_rxusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
      monitor_data_valid |                             1001 |                             1001
                fsm_done |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gig_eth_pcs_pma_basex_gtp_RX_STARTUP_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:57 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 323 ; free virtual = 41769
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 192   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	  15 Input     15 Bit        Muxes := 2     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 18    
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 14    
	   3 Input      8 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 78    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 17    
	  11 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module SYNCHRONISE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module RX 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module GPCS_PMA_GEN 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	  15 Input     15 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  15 Input      1 Bit        Muxes := 2     
Module gig_eth_pcs_pma_basex_gtp_reset_wtd_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module gig_eth_pcs_pma_basex_gtp_gtwizard_rxpmarst_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module gig_eth_pcs_pma_basex_gtp_GTWIZARD_GT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module gig_eth_pcs_pma_basex_gtp_TX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	  10 Input      1 Bit        Muxes := 17    
Module gig_eth_pcs_pma_basex_gtp_RX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	  11 Input      1 Bit        Muxes := 17    
Module gig_eth_pcs_pma_basex_gtp_GTWIZARD_init 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gig_eth_pcs_pma_basex_gtp_transceiver 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module gig_eth_pcs_pma_basex_gtp_resets 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module gig_eth_pcs_pma_basex_gtp_common_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gig_eth_pcs_pma_basex_gtp_gt_common 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gpcs_pma_inst/TRANSMITTER/EXT_CODE" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL1_RESET_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:468]
WARNING: [Synth 8-6014] Unused sequential element pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/RESET_PHALIGNMENT_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:473]
WARNING: [Synth 8-6014] Unused sequential element pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/retry_counter_int_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_tx_startup_fsm.vhd:220]
WARNING: [Synth 8-6014] Unused sequential element pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/PLL0_RESET_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:634]
WARNING: [Synth 8-6014] Unused sequential element pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RESET_PHALIGNMENT_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/retry_counter_int_reg was removed.  [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/synth/transceiver/gig_eth_pcs_pma_basex_gtp_rx_startup_fsm.vhd:257]
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlocked" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync1 )
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[11]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[3]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[2]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[10]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[0]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[8]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[1]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[9]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[5]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[13]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[7]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[6]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[14]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[4]' (FDRE) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core /\gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core /\gpcs_pma_inst/DUPLEX_MODE_RSLVD_REG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync2 )
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[2]' (FDR) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[1]' (FDR) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[5]' (FDR) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[7]' (FDR) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core /\gpcs_pma_inst/STATUS_VECTOR_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync6 )
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/STATUS_VECTOR_reg[12]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_3.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[4]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_3.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[0]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_3.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[12]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_3.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_INVALID_REG1_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_3.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_INVALID_REG2_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_3.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg[0]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_3.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXCLKCORCNT_INT_reg[2]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_3.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/DUPLEX_MODE_RSLVD_REG_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_3.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync1) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync2) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync3) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync4) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync5) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rxpmareset_in/reset_sync6) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg1) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg2) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg3) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg4) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg5) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_1/data_sync_reg6) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg1) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg2) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg3) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg4) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg5) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone_rx_s/data_sync_reg6) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg1) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg2) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg3) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg4) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg5) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rxpmaresetdone/data_sync_reg6) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_sync1_rx) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_sync2_rx) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rxpmareset_s_reg) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/rxpmareset_ss_reg) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/drp_busy_i2_reg) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/recclk_mon_count_reset_reg) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[1]) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[0]) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_rx_i_reg) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rxpmaresetdone_ss_reg) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pmaresetdone_fallingedge_detect_reg) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rxpmaresetdone_i_reg) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[2]) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/rxrundisp_reg_reg[1]) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/rxrundisp_reg_reg[0]) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/rxrundisp_double_reg[1]) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/rxrundisp_double_reg[0]) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/rxrundisp_reg) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[1]) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[0]) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
INFO: [Synth 8-3332] Sequential element (pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[0]) is unused and will be removed from module gig_eth_pcs_pma_basex_gtp_support.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:00 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 297 ; free virtual = 41747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:11 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 175 ; free virtual = 41544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync1  because of non-equivalent assertions
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:12 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 194 ; free virtual = 41532
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/CONFIG_K28p5_reg' (FDR) to 'U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[3]'
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/K28p5_REG2_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_3.
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_RXPMARESETDONE/data_sync_reg1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1  and U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_sync1  because of non-equivalent assertions
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:01:12 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 178 ; free virtual = 41516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 179 ; free virtual = 41517
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 179 ; free virtual = 41517
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 178 ; free virtual = 41516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 178 ; free virtual = 41516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 178 ; free virtual = 41516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 178 ; free virtual = 41516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                       | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gig_ethernet_pcs_pma_v16_1_3      | gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7] | 5      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|gig_eth_pcs_pma_basex_gtp_support | core_gt_common_i/cpllpd_wait_reg[95]                                   | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|gig_eth_pcs_pma_basex_gtp_support | core_gt_common_i/cpllreset_wait_reg[127]                               | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
+----------------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     5|
|2     |CARRY4        |    40|
|3     |GTPE2_CHANNEL |     1|
|4     |GTPE2_COMMON  |     1|
|5     |IBUFDS_GTE2   |     1|
|6     |LUT1          |    30|
|7     |LUT2          |    92|
|8     |LUT3          |   133|
|9     |LUT4          |    88|
|10    |LUT5          |    77|
|11    |LUT6          |   115|
|12    |MMCME2_ADV    |     1|
|13    |MUXF7         |     2|
|14    |SRL16         |     2|
|15    |SRL16E        |     8|
|16    |SRLC32E       |     7|
|17    |FD            |   114|
|18    |FDCE          |    71|
|19    |FDP           |    54|
|20    |FDPE          |    10|
|21    |FDRE          |   588|
|22    |FDSE          |    23|
+------+--------------+------+

Report Instance Areas: 
+------+--------------------------------------------------+-----------------------------------------------------+------+
|      |Instance                                          |Module                                               |Cells |
+------+--------------------------------------------------+-----------------------------------------------------+------+
|1     |top                                               |                                                     |  1463|
|2     |  U0                                              |gig_eth_pcs_pma_basex_gtp_support                    |  1463|
|3     |    core_clocking_i                               |gig_eth_pcs_pma_basex_gtp_clocking                   |     7|
|4     |    core_gt_common_i                              |gig_eth_pcs_pma_basex_gtp_gt_common                  |    10|
|5     |    core_gt_common_reset_i                        |gig_eth_pcs_pma_basex_gtp_common_reset               |    28|
|6     |    core_resets_i                                 |gig_eth_pcs_pma_basex_gtp_resets                     |     4|
|7     |    pcs_pma_block_i                               |gig_eth_pcs_pma_basex_gtp_block                      |  1414|
|8     |      gig_eth_pcs_pma_basex_gtp_core              |gig_ethernet_pcs_pma_v16_1_3                         |   439|
|9     |        gpcs_pma_inst                             |GPCS_PMA_GEN                                         |   439|
|10    |          \MGT_RESET.SYNC_ASYNC_RESET             |reset_sync_block                                     |     7|
|11    |          \MGT_RESET.SYNC_ASYNC_RESET_RECCLK      |reset_sync_block_21                                  |     7|
|12    |          \MGT_RESET.SYNC_SOFT_RESET_RECCLK       |reset_sync_block_22                                  |     6|
|13    |          \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK  |RX                                                   |   141|
|14    |          \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION    |SYNCHRONISE                                          |    47|
|15    |          SYNC_SIGNAL_DETECT                      |sync_block                                           |     7|
|16    |          TRANSMITTER                             |TX                                                   |   127|
|17    |      sync_block_rx_reset_done                    |gig_eth_pcs_pma_basex_gtp_sync_block                 |     6|
|18    |      sync_block_tx_reset_done                    |gig_eth_pcs_pma_basex_gtp_sync_block_0               |     7|
|19    |      transceiver_inst                            |gig_eth_pcs_pma_basex_gtp_transceiver                |   962|
|20    |        gtwizard_inst                             |gig_eth_pcs_pma_basex_gtp_GTWIZARD                   |   735|
|21    |          U0                                      |gig_eth_pcs_pma_basex_gtp_GTWIZARD_init              |   735|
|22    |            gt0_rxresetfsm_i                      |gig_eth_pcs_pma_basex_gtp_RX_STARTUP_FSM             |   241|
|23    |              sync_RXRESETDONE                    |gig_eth_pcs_pma_basex_gtp_sync_block_14              |     6|
|24    |              sync_data_valid                     |gig_eth_pcs_pma_basex_gtp_sync_block_15              |    17|
|25    |              sync_mmcm_lock_reclocked            |gig_eth_pcs_pma_basex_gtp_sync_block_16              |     8|
|26    |              sync_pll0lock                       |gig_eth_pcs_pma_basex_gtp_sync_block_17              |    10|
|27    |              sync_run_phase_alignment_int        |gig_eth_pcs_pma_basex_gtp_sync_block_18              |     6|
|28    |              sync_rx_fsm_reset_done_int          |gig_eth_pcs_pma_basex_gtp_sync_block_19              |     6|
|29    |              sync_time_out_wait_bypass           |gig_eth_pcs_pma_basex_gtp_sync_block_20              |     6|
|30    |            gt0_txresetfsm_i                      |gig_eth_pcs_pma_basex_gtp_TX_STARTUP_FSM             |   267|
|31    |              sync_PLL0LOCK                       |gig_eth_pcs_pma_basex_gtp_sync_block_8               |    13|
|32    |              sync_TXRESETDONE                    |gig_eth_pcs_pma_basex_gtp_sync_block_9               |     6|
|33    |              sync_mmcm_lock_reclocked            |gig_eth_pcs_pma_basex_gtp_sync_block_10              |     8|
|34    |              sync_run_phase_alignment_int        |gig_eth_pcs_pma_basex_gtp_sync_block_11              |     6|
|35    |              sync_time_out_wait_bypass           |gig_eth_pcs_pma_basex_gtp_sync_block_12              |     6|
|36    |              sync_tx_fsm_reset_done_int          |gig_eth_pcs_pma_basex_gtp_sync_block_13              |     6|
|37    |            gtwizard_i                            |gig_eth_pcs_pma_basex_gtp_GTWIZARD_multi_gt          |   201|
|38    |              gt0_GTWIZARD_i                      |gig_eth_pcs_pma_basex_gtp_GTWIZARD_GT                |   201|
|39    |                gtrxreset_seq_i                   |gig_eth_pcs_pma_basex_gtp_gtwizard_gtrxreset_seq     |    99|
|40    |                  sync_gtrxreset_in               |gig_eth_pcs_pma_basex_gtp_reset_sync_5               |     6|
|41    |                  sync_rst_sync                   |gig_eth_pcs_pma_basex_gtp_reset_sync_6               |     6|
|42    |                  sync_rxpmaresetdone             |gig_eth_pcs_pma_basex_gtp_sync_block_7               |     6|
|43    |                rxpmarst_seq_i                    |gig_eth_pcs_pma_basex_gtp_gtwizard_rxpmarst_seq      |   100|
|44    |                  sync_RXPMARESETDONE             |gig_eth_pcs_pma_basex_gtp_sync_block_4               |     8|
|45    |                  sync_rst_sync                   |gig_eth_pcs_pma_basex_gtp_reset_sync__parameterized2 |     6|
|46    |        reclock_encommaalign                      |gig_eth_pcs_pma_basex_gtp_reset_sync                 |     6|
|47    |        reclock_rxreset                           |gig_eth_pcs_pma_basex_gtp_reset_sync_1               |     6|
|48    |        reclock_txreset                           |gig_eth_pcs_pma_basex_gtp_reset_sync_2               |     6|
|49    |        reset_wtd_timer                           |gig_eth_pcs_pma_basex_gtp_reset_wtd_timer            |    58|
|50    |        sync_block_data_valid                     |gig_eth_pcs_pma_basex_gtp_sync_block_3               |     6|
+------+--------------------------------------------------+-----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 178 ; free virtual = 41515
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 373 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1843.297 ; gain = 147.617 ; free physical = 232 ; free virtual = 41570
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 1843.297 ; gain = 494.129 ; free physical = 241 ; free virtual = 41579
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 213 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 170 instances were transformed.
  FD => FDRE: 114 instances
  FDP => FDPE: 54 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
388 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:14 . Memory (MB): peak = 1843.297 ; gain = 513.594 ; free physical = 213 ; free virtual = 41559
INFO: [Common 17-1381] The checkpoint '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/gig_eth_pcs_pma_basex_gtp_synth_1/gig_eth_pcs_pma_basex_gtp.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/gig_eth_pcs_pma_basex_gtp/gig_eth_pcs_pma_basex_gtp.xci
INFO: [Coretcl 2-1174] Renamed 49 cell refs.
INFO: [Common 17-1381] The checkpoint '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/gig_eth_pcs_pma_basex_gtp_synth_1/gig_eth_pcs_pma_basex_gtp.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gig_eth_pcs_pma_basex_gtp_utilization_synth.rpt -pb gig_eth_pcs_pma_basex_gtp_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1867.312 ; gain = 0.000 ; free physical = 206 ; free virtual = 41553
INFO: [Common 17-206] Exiting Vivado at Tue Jul 17 17:58:01 2018...
[Tue Jul 17 17:58:01 2018] gig_eth_pcs_pma_basex_gtp_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:50 ; elapsed = 00:01:26 . Memory (MB): peak = 1640.602 ; gain = 0.000 ; free physical = 821 ; free virtual = 42165
wait_on_run temac_gbe_v9_0_synth_1
[Tue Jul 17 17:58:01 2018] Waiting for temac_gbe_v9_0_synth_1 to finish...

*** Running vivado
    with args -log temac_gbe_v9_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source temac_gbe_v9_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source temac_gbe_v9_0.tcl -notrace
Command: synth_design -top temac_gbe_v9_0 -part xc7a35tfgg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7731 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1453.262 ; gain = 90.996 ; free physical = 807 ; free virtual = 42252
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'temac_gbe_v9_0' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.vhd:129]
INFO: [Synth 8-3491] module 'temac_gbe_v9_0_block' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_block.vhd:100' bound to instance 'U0' of component 'temac_gbe_v9_0_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.vhd:206]
INFO: [Synth 8-638] synthesizing module 'temac_gbe_v9_0_block' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_block.vhd:163]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_PHYSICAL_INTERFACE bound to: INTERNAL - type: string 
	Parameter C_INTERNAL_MODE_TYPE bound to: BASEX - type: string 
	Parameter C_HALF_DUPLEX bound to: 0 - type: integer 
	Parameter C_HAS_HOST bound to: 0 - type: integer 
	Parameter C_ADD_FILTER bound to: 0 - type: integer 
	Parameter C_AT_ENTRIES bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HAS_2G5 bound to: 0 - type: integer 
	Parameter C_MAC_SPEED bound to: SPEED_1000_MBPS - type: string 
	Parameter C_HAS_STATS bound to: 0 - type: integer 
	Parameter C_NUM_STATS bound to: 34 - type: integer 
	Parameter C_CNTR_RST bound to: 1 - type: integer 
	Parameter C_STATS_WIDTH bound to: 64 - type: integer 
	Parameter C_AVB bound to: 0 - type: integer 
	Parameter C_RX_VEC_WIDTH bound to: 79 - type: integer 
	Parameter C_TX_VEC_WIDTH bound to: 79 - type: integer 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter C_TX_INBAND_CF_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_INBAND_TS_ENABLE bound to: 0 - type: integer 
	Parameter C_PFC bound to: 0 - type: integer 
	Parameter C_HAS_MDIO bound to: 0 - type: integer 
	Parameter C_DEVICE_FAMILY_US bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v9_0_11' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/hdl/tri_mode_ethernet_mac_v9_0_rfs.v:17890' bound to instance 'temac_gbe_v9_0_core' of component 'tri_mode_ethernet_mac_v9_0_11' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_block.vhd:436]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (9#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (9#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (9#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (9#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (9#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25574]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:44545]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D' (22#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:44545]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (23#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (23#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (23#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (23#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25532]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (24#1) [/software/CAD/Xilinx/2018.1/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50709]
INFO: [Synth 8-256] done synthesizing module 'temac_gbe_v9_0_block' (28#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_block.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'temac_gbe_v9_0' (29#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.vhd:129]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port rx_filter_enable[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port rx_avb_enable[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port rx_avb_enable[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port rx_avb_enable[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[16]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[15]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[14]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[13]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[12]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[11]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[10]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[9]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[8]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[7]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[6]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[5]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[4]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[3]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_addr[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[31]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[30]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[29]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[28]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[27]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[26]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[25]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[24]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[23]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[22]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[21]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[20]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[19]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[18]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[17]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[16]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[15]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[14]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[13]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[12]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[11]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[10]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[9]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[8]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[7]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[6]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[5]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[4]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[3]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter has unconnected port bus2ip_data[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter_wrap has unconnected port bus2ip_addr[11]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter_wrap has unconnected port bus2ip_addr[10]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter_wrap has unconnected port bus2ip_addr[9]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_addr_filter_wrap has unconnected port bus2ip_addr[8]
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port ENABLE_HALF_DUPLEX
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port DEST_ADD_FIELD
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port SOURCE_ADD_FIELD
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port LENGTH_FIELD
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port IFG
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port SPEED_IS_10_100
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[5]
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[4]
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[3]
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port RESET_GMII_MII
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port INBAND_TS_ENABLE
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SPEED[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SPEED[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port CORE_HAS_SGMII
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port RTC_CLK
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[47]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[46]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[45]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[44]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[43]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[42]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[41]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[40]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[39]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[38]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[37]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[36]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[35]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[34]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[33]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[32]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[31]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[30]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[29]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[28]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[27]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[26]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[25]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[24]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[23]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[22]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_11_rx has unconnected port SYSTEMTIMER_S_FIELD[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1530.883 ; gain = 168.617 ; free physical = 758 ; free virtual = 42204
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1530.883 ; gain = 168.617 ; free physical = 762 ; free virtual = 42208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1530.883 ; gain = 168.617 ; free physical = 762 ; free virtual = 42208
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'U0'
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'U0'
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/temac_gbe_v9_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/temac_gbe_v9_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/temac_gbe_v9_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/temac_gbe_v9_0_synth_1/dont_touch.xdc]
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1860.277 ; gain = 0.008 ; free physical = 265 ; free virtual = 41712
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:01:00 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 257 ; free virtual = 41707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:01:00 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 257 ; free virtual = 41707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/temac_gbe_v9_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:00 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 257 ; free virtual = 41707
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_11_tx_axi_intf'
INFO: [Synth 8-5544] ROM "next_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ip2bus_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_11_rx_axi_intf'
INFO: [Synth 8-5546] ROM "pause_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_opcode_early" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "check_opcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_req_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bad_fc_opcode_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_count_reg' in module 'tri_mode_ethernet_mac_v9_0_11_tx_cntl'
INFO: [Synth 8-5546] ROM "data_avail_control" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pause_state_reg' in module 'tri_mode_ethernet_mac_v9_0_11_pfc_tx_cntl'
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'tri_mode_ethernet_mac_v9_0_11_pfc_tx_cntl'
INFO: [Synth 8-5544] ROM "pause_req" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_legacy_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FRAME_START" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FRAME_COUNT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_REG[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_REG[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATUS_VECTOR" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "EQUAL" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MAX_LENGTH_ERR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SFD_FLAG_EARLY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "broadcast_byte_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "broadcastaddressmatch_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ram_rd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6159] Found Keep on FSM register 'tx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_11_tx_axi_intf', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                     PKT |                               11 |                               01
                    WAIT |                               10 |                               10
                    DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_v9_0_11_rx_axi_intf'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_count_reg' in module 'fsm146F24200'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                     REQ |                             1000 |                              001
                    WAIT |                             0100 |                              010
                   COUNT |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v9_0_11_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  P_IDLE |                               00 |                               00
                   P_REQ |                               01 |                               01
                  P_WAIT |                               10 |                               10
                  P_HOLD |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pause_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_v9_0_11_pfc_tx_cntl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 230 ; free virtual = 41681
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rx/bad_fc_opcode_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx/pause_req_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_CHECKER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SFD_FLAG_EARLY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_filter_inst/broadcast_byte_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\addr_filter_top/address_filter_inst/sync_update/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/sync_tx_duplex/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/sync_tx_pfc_en/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/sync_rx_pfc_en/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/sync_rx_duplex/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/INT_SPEED_IS_10_100_reg' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/INT_HALF_DUPLEX_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\txgen/INT_HALF_DUPLEX_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/temac_gbe_v9_0_core/\no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/pfc_tx/priority_fsm[0].pfc_valid_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\rxgen/SPEED_IS_10_100_HELD_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/temac_gbe_v9_0_core/\addr_filter_top/address_filter_inst/rx_filter_match_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\addr_filter_top/address_filter_inst/rx_ptp_match_reg )
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[20]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[21]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[22]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[23]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[24]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[25]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[26]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[27]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[28]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\txgen/TX_SM1/STATUS_VECTOR_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_reg )
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/REG_STATUS_VALID_reg' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VALID_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\rxgen/ALIGNMENT_ERR_REG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\rxgen/STATISTICS_VECTOR_reg[24] )
WARNING: [Synth 8-3332] Sequential element (no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (no_avb_tx_axi_intf.tx_axi_shim/tx_continuation_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[7]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[6]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[5]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[4]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_dv_reg1_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_dv_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg1_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/sfd_enable_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/muxsel_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/nibble_toggle_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_dv_reg3_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/sfd_comb_reg1_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/sfd_comb_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg3_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg4_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/no_error_reg1_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/no_error_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/alignment_err_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/int_sample_now_toggle_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_rdce_int_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_wrce_int_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[31]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[30]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[29]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[28]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[27]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[26]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[25]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[24]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[23]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[22]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[21]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[20]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[19]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[18]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[17]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[16]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[15]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[14]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[13]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[12]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[11]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[10]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[9]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[8]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[7]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[6]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[5]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[4]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_rdack_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_rdack_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_wrack_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_wrack_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_error_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_error_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[31]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[30]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[29]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[28]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[27]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[26]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[25]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[24]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[23]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[22]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[21]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[20]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[19]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[18]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[17]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[16]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[15]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[14]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_11.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 212 ; free virtual = 41630
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:17 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 805 ; free virtual = 42149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 777 ; free virtual = 42121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:19 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 774 ; free virtual = 42118
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [2]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [1]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 6 on net \no_avb_tx_axi_intf.tx_axi_shim/early_deassert . Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 6 on net \no_avb_tx_axi_intf.tx_axi_shim/two_byte_tx . Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [1]. Fanout reduced from 35 to 4 by creating 8 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [0]. Fanout reduced from 38 to 4 by creating 9 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [2]. Fanout reduced from 33 to 4 by creating 8 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [3]. Fanout reduced from 37 to 4 by creating 9 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int . Fanout reduced from 16 to 4 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
WARNING: [Synth 8-5374] Design tri_mode_ethernet_mac_v9_0_11 has 1 max_fanout requirements that cannot be met.
INFO: [Synth 8-4651] Net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready  with fanout 5 has max_fanout violation.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin txgen/CRC_CE_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin rxgen/CRC_CE_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 768 ; free virtual = 42112
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 770 ; free virtual = 42114
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 770 ; free virtual = 42114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 770 ; free virtual = 42114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 770 ; free virtual = 42114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 770 ; free virtual = 42114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |    33|
|3     |LUT2     |   107|
|4     |LUT3     |   121|
|5     |LUT4     |   128|
|6     |LUT5     |   126|
|7     |LUT6     |   249|
|8     |MUXF7    |     8|
|9     |RAM64X1D |     8|
|10    |SRL16E   |    15|
|11    |FDCE     |    20|
|12    |FDPE     |    15|
|13    |FDRE     |   860|
|14    |FDSE     |    43|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 770 ; free virtual = 42114
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1153 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1860.277 ; gain = 168.617 ; free physical = 825 ; free virtual = 42169
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:20 . Memory (MB): peak = 1860.277 ; gain = 498.012 ; free physical = 834 ; free virtual = 42179
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:21 . Memory (MB): peak = 1878.285 ; gain = 524.016 ; free physical = 829 ; free virtual = 42174
INFO: [Common 17-1381] The checkpoint '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/temac_gbe_v9_0_synth_1/temac_gbe_v9_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci
INFO: [Coretcl 2-1174] Renamed 32 cell refs.
INFO: [Common 17-1381] The checkpoint '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/temac_gbe_v9_0_synth_1/temac_gbe_v9_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file temac_gbe_v9_0_utilization_synth.rpt -pb temac_gbe_v9_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1902.301 ; gain = 0.000 ; free physical = 825 ; free virtual = 42172
INFO: [Common 17-206] Exiting Vivado at Tue Jul 17 17:58:12 2018...
[Tue Jul 17 17:58:12 2018] temac_gbe_v9_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:11 . Memory (MB): peak = 1640.602 ; gain = 0.000 ; free physical = 1461 ; free virtual = 42804
wait_on_run sdpram_32x9_16x10_synth_1
[Tue Jul 17 17:58:13 2018] Waiting for sdpram_32x9_16x10_synth_1 to finish...

*** Running vivado
    with args -log sdpram_32x9_16x10.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sdpram_32x9_16x10.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sdpram_32x9_16x10.tcl -notrace
Command: synth_design -top sdpram_32x9_16x10 -part xc7a35tfgg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7677 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1429.133 ; gain = 85.996 ; free physical = 640 ; free virtual = 42086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sdpram_32x9_16x10' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/synth/sdpram_32x9_16x10.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: sdpram_32x9_16x10.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 1 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 1 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.73765 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/synth/sdpram_32x9_16x10.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'sdpram_32x9_16x10' (9#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/synth/sdpram_32x9_16x10.vhd:71]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_a
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_a
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:11 ; elapsed = 00:01:44 . Memory (MB): peak = 1639.293 ; gain = 296.156 ; free physical = 1551 ; free virtual = 42894
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:45 . Memory (MB): peak = 1639.293 ; gain = 296.156 ; free physical = 1554 ; free virtual = 42897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:45 . Memory (MB): peak = 1639.293 ; gain = 296.156 ; free physical = 1554 ; free virtual = 42897
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10_ooc.xdc] for cell 'U0'
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/sdpram_32x9_16x10_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/sdpram_32x9_16x10_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1745.445 ; gain = 0.008 ; free physical = 1251 ; free virtual = 42595
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:27 ; elapsed = 00:02:40 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1404 ; free virtual = 42747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:27 ; elapsed = 00:02:40 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1404 ; free virtual = 42747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/sdpram_32x9_16x10_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:02:40 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1410 ; free virtual = 42754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:02:42 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1409 ; free virtual = 42753
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:02:44 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1399 ; free virtual = 42754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:55 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1148 ; free virtual = 42503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:02:55 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1148 ; free virtual = 42503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:02:55 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:02:56 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:02:56 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:02:56 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:02:56 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:02:56 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:02:56 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+-------------------------+------+
|      |Instance                                     |Module                   |Cells |
+------+---------------------------------------------+-------------------------+------+
|1     |top                                          |                         |     1|
|2     |  U0                                         |blk_mem_gen_v8_4_1       |     1|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth |     1|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top          |     1|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr |     1|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width   |     1|
|7     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper |     1|
+------+---------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:02:56 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 170 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:02:17 . Memory (MB): peak = 1745.445 ; gain = 296.156 ; free physical = 1266 ; free virtual = 42621
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:02:56 . Memory (MB): peak = 1745.445 ; gain = 402.309 ; free physical = 1275 ; free virtual = 42631
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:02:58 . Memory (MB): peak = 1755.430 ; gain = 431.758 ; free physical = 1233 ; free virtual = 42589
INFO: [Common 17-1381] The checkpoint '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/sdpram_32x9_16x10_synth_1/sdpram_32x9_16x10.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_32x9_16x10/sdpram_32x9_16x10.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/sdpram_32x9_16x10_synth_1/sdpram_32x9_16x10.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sdpram_32x9_16x10_utilization_synth.rpt -pb sdpram_32x9_16x10_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1759.434 ; gain = 0.000 ; free physical = 1232 ; free virtual = 42588
INFO: [Common 17-206] Exiting Vivado at Tue Jul 17 17:59:54 2018...
[Tue Jul 17 17:59:56 2018] sdpram_32x9_16x10_synth_1 finished
wait_on_run: Time (s): cpu = 00:03:31 ; elapsed = 00:01:43 . Memory (MB): peak = 1640.602 ; gain = 0.000 ; free physical = 2426 ; free virtual = 43769
wait_on_run sdpram_16x10_32x9_synth_1
[Tue Jul 17 17:59:56 2018] Waiting for sdpram_16x10_32x9_synth_1 to finish...

*** Running vivado
    with args -log sdpram_16x10_32x9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sdpram_16x10_32x9.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sdpram_16x10_32x9.tcl -notrace
Command: synth_design -top sdpram_16x10_32x9 -part xc7a35tfgg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7786 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1428.129 ; gain = 86.996 ; free physical = 621 ; free virtual = 42067
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sdpram_16x10_32x9' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/synth/sdpram_16x10_32x9.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: sdpram_16x10_32x9.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 1 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 1 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.66025 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/synth/sdpram_16x10_32x9.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'sdpram_16x10_32x9' (9#1) [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/synth/sdpram_16x10_32x9.vhd:71]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_a
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_a
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:12 ; elapsed = 00:01:45 . Memory (MB): peak = 1639.289 ; gain = 298.156 ; free physical = 1676 ; free virtual = 43020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:45 . Memory (MB): peak = 1639.289 ; gain = 298.156 ; free physical = 1675 ; free virtual = 43019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:45 . Memory (MB): peak = 1639.289 ; gain = 298.156 ; free physical = 1675 ; free virtual = 43019
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9_ooc.xdc] for cell 'U0'
Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/sdpram_16x10_32x9_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/sdpram_16x10_32x9_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1744.441 ; gain = 0.008 ; free physical = 1251 ; free virtual = 42595
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:27 ; elapsed = 00:02:39 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1404 ; free virtual = 42747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:27 ; elapsed = 00:02:39 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1404 ; free virtual = 42747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/sdpram_16x10_32x9_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:02:40 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1410 ; free virtual = 42754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:02:41 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1408 ; free virtual = 42752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:02:43 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1399 ; free virtual = 42754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:55 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1148 ; free virtual = 42503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:02:55 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1148 ; free virtual = 42503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:02:55 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:02:55 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:02:55 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:02:55 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:02:55 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:02:55 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:02:55 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+-------------------------+------+
|      |Instance                                     |Module                   |Cells |
+------+---------------------------------------------+-------------------------+------+
|1     |top                                          |                         |     1|
|2     |  U0                                         |blk_mem_gen_v8_4_1       |     1|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth |     1|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top          |     1|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr |     1|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width   |     1|
|7     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper |     1|
+------+---------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:02:55 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1147 ; free virtual = 42503
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 170 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:02:17 . Memory (MB): peak = 1744.441 ; gain = 298.156 ; free physical = 1252 ; free virtual = 42608
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:02:55 . Memory (MB): peak = 1744.441 ; gain = 403.309 ; free physical = 1275 ; free virtual = 42631
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:02:57 . Memory (MB): peak = 1755.418 ; gain = 433.750 ; free physical = 1233 ; free virtual = 42589
INFO: [Common 17-1381] The checkpoint '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/sdpram_16x10_32x9_synth_1/sdpram_16x10_32x9.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.srcs/sources_1/ip/sdpram_16x10_32x9/sdpram_16x10_32x9.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/usersc/ng18731/neo430_test/myFwArea/proj/neo430_final_1/top/top.runs/sdpram_16x10_32x9_synth_1/sdpram_16x10_32x9.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sdpram_16x10_32x9_utilization_synth.rpt -pb sdpram_16x10_32x9_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1759.430 ; gain = 0.000 ; free physical = 1232 ; free virtual = 42588
INFO: [Common 17-206] Exiting Vivado at Tue Jul 17 17:59:54 2018...
[Tue Jul 17 17:59:56 2018] sdpram_16x10_32x9_synth_1 finished
close_project
quit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 17 17:59:58 2018...
