\t (00:00:00) allegro 16.6-2015 S066 (v16-6-112FJ) Windows 32
\t (00:00:00)     Journal start - Thu Jan 11 14:58:31 2018
\t (00:00:00)         Host=DESKTOP-K0R56L3 User=harry Pid=3524 CPUs=4
\t (00:00:00) CmdLine= C:\Cadence\Cadence\Cadence_SPB_16.6-2015\tools\pcb\bin\allegro.exe C:\Users\harry\Dropbox\AmpliPHY co. intern\capture\3G-SDI\SFPJ\SFPJTOP\sfpjtop.dra
\t (00:00:00) 
\t (00:00:00) Opening existing design...
\d (00:00:00) Design opened: C:/Users/harry/Dropbox/AmpliPHY co. intern/capture/3G-SDI/SFPJ/SFPJTOP/sfpjtop.dra
\i (00:00:01) trapsize 202
\i (00:00:01) trapsize 198
\i (00:00:01) trapsize 202
\i (00:00:02) trapsize 202
\i (00:00:04) generaledit 
\i (00:00:04) zoom out 1 
\i (00:00:04) setwindow pcb
\i (00:00:04) zoom out 2.3787 0.9148
\t (00:00:04) Grids are drawn 0.0508, 0.0508 apart for enhanced viewability.
\i (00:00:05) trapsize 405
\i (00:00:05) zoom out 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom out 1.2333 2.6498
\t (00:00:05) Grids are drawn 0.1016, 0.1016 apart for enhanced viewability.
\i (00:00:05) trapsize 809
\i (00:00:07) exit 
\t (00:00:07)     Journal end - Thu Jan 11 14:58:38 2018
