// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "09/25/2025 18:50:56"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module coprocessor (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLK,
	RUN,
	RESET,
	ALGORITHM_SELECTOR,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	VGA_CLK,
	VGA_BLANK,
	VGA_SYNC,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLK;
input 	RUN;
input 	RESET;
input 	ALGORITHM_SELECTOR;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_CLK;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALGORITHM_SELECTOR	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RUN	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \data_manager_inst|Mult0~25 ;
wire \data_manager_inst|Mult0~26 ;
wire \data_manager_inst|Mult0~27 ;
wire \data_manager_inst|Mult0~28 ;
wire \data_manager_inst|Mult0~29 ;
wire \data_manager_inst|Mult0~30 ;
wire \data_manager_inst|Mult0~31 ;
wire \data_manager_inst|Mult0~32 ;
wire \data_manager_inst|Mult0~33 ;
wire \data_manager_inst|Mult0~34 ;
wire \data_manager_inst|Mult0~35 ;
wire \data_manager_inst|Mult0~36 ;
wire \data_manager_inst|Mult0~37 ;
wire \data_manager_inst|Mult0~38 ;
wire \data_manager_inst|Mult0~39 ;
wire \data_manager_inst|Mult0~40 ;
wire \data_manager_inst|Mult0~41 ;
wire \data_manager_inst|Mult0~42 ;
wire \data_manager_inst|Mult0~43 ;
wire \data_manager_inst|Mult0~44 ;
wire \data_manager_inst|Mult0~45 ;
wire \data_manager_inst|Mult0~46 ;
wire \data_manager_inst|Mult0~47 ;
wire \data_manager_inst|Mult0~48 ;
wire \data_manager_inst|Mult0~49 ;
wire \data_manager_inst|Mult0~50 ;
wire \data_manager_inst|Mult0~51 ;
wire \data_manager_inst|Mult0~52 ;
wire \data_manager_inst|Mult0~53 ;
wire \data_manager_inst|Mult0~54 ;
wire \data_manager_inst|Mult0~55 ;
wire \data_manager_inst|Mult0~56 ;
wire \data_manager_inst|Mult0~57 ;
wire \data_manager_inst|Mult0~58 ;
wire \data_manager_inst|Mult0~59 ;
wire \data_manager_inst|Mult0~60 ;
wire \data_manager_inst|Mult0~61 ;
wire \data_manager_inst|Mult0~62 ;
wire \data_manager_inst|Mult0~63 ;
wire \data_manager_inst|Mult0~64 ;
wire \data_manager_inst|Mult0~65 ;
wire \data_manager_inst|Mult0~66 ;
wire \data_manager_inst|Mult0~67 ;
wire \data_manager_inst|Mult0~68 ;
wire \data_manager_inst|Mult0~69 ;
wire \data_manager_inst|Mult0~70 ;
wire \data_manager_inst|Mult0~71 ;
wire \vga_controller_inst|Mult0~25 ;
wire \vga_controller_inst|Mult0~26 ;
wire \vga_controller_inst|Mult0~27 ;
wire \vga_controller_inst|Mult0~28 ;
wire \vga_controller_inst|Mult0~29 ;
wire \vga_controller_inst|Mult0~30 ;
wire \vga_controller_inst|Mult0~31 ;
wire \vga_controller_inst|Mult0~32 ;
wire \vga_controller_inst|Mult0~33 ;
wire \vga_controller_inst|Mult0~34 ;
wire \vga_controller_inst|Mult0~35 ;
wire \vga_controller_inst|Mult0~36 ;
wire \vga_controller_inst|Mult0~37 ;
wire \vga_controller_inst|Mult0~38 ;
wire \vga_controller_inst|Mult0~39 ;
wire \vga_controller_inst|Mult0~40 ;
wire \vga_controller_inst|Mult0~41 ;
wire \vga_controller_inst|Mult0~42 ;
wire \vga_controller_inst|Mult0~43 ;
wire \vga_controller_inst|Mult0~44 ;
wire \vga_controller_inst|Mult0~45 ;
wire \vga_controller_inst|Mult0~46 ;
wire \vga_controller_inst|Mult0~47 ;
wire \vga_controller_inst|Mult0~48 ;
wire \vga_controller_inst|Mult0~49 ;
wire \vga_controller_inst|Mult0~50 ;
wire \vga_controller_inst|Mult0~51 ;
wire \vga_controller_inst|Mult0~52 ;
wire \vga_controller_inst|Mult0~53 ;
wire \vga_controller_inst|Mult0~54 ;
wire \vga_controller_inst|Mult0~55 ;
wire \vga_controller_inst|Mult0~56 ;
wire \vga_controller_inst|Mult0~57 ;
wire \vga_controller_inst|Mult0~58 ;
wire \vga_controller_inst|Mult0~59 ;
wire \vga_controller_inst|Mult0~60 ;
wire \vga_controller_inst|Mult0~61 ;
wire \vga_controller_inst|Mult0~62 ;
wire \vga_controller_inst|Mult0~63 ;
wire \vga_controller_inst|Mult0~64 ;
wire \vga_controller_inst|Mult0~65 ;
wire \vga_controller_inst|Mult0~66 ;
wire \vga_controller_inst|Mult0~67 ;
wire \vga_controller_inst|Mult0~68 ;
wire \vga_controller_inst|Mult0~69 ;
wire \vga_controller_inst|Mult0~70 ;
wire \vga_controller_inst|Mult0~71 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ;
wire \CLK~input_o ;
wire \vga_clock_inst|CLK_OUT_25~0_combout ;
wire \RESET~input_o ;
wire \vga_clock_inst|CLK_OUT_25~q ;
wire \vga_module_inst|Add0~29_sumout ;
wire \vga_module_inst|Add0~26 ;
wire \vga_module_inst|Add0~21_sumout ;
wire \vga_module_inst|Equal1~0_combout ;
wire \vga_module_inst|Equal0~0_combout ;
wire \vga_module_inst|Equal3~0_combout ;
wire \vga_module_inst|Equal1~1_combout ;
wire \vga_module_inst|Equal0~1_combout ;
wire \vga_module_inst|Equal0~2_combout ;
wire \vga_module_inst|h_state~17_combout ;
wire \vga_module_inst|h_state.H_ACTIVE_STATE~q ;
wire \vga_module_inst|h_state~21_combout ;
wire \vga_module_inst|h_state.H_FRONT_STATE~q ;
wire \vga_module_inst|Equal2~0_combout ;
wire \vga_module_inst|h_state~20_combout ;
wire \vga_module_inst|h_state.H_PULSE_STATE~q ;
wire \vga_module_inst|h_state~18_combout ;
wire \vga_module_inst|h_state~19_combout ;
wire \vga_module_inst|h_state.H_BACK_STATE~q ;
wire \vga_module_inst|h_counter[6]~3_combout ;
wire \vga_module_inst|h_counter[6]~1_combout ;
wire \vga_module_inst|h_counter[6]~2_combout ;
wire \vga_module_inst|Add0~30 ;
wire \vga_module_inst|Add0~37_sumout ;
wire \vga_module_inst|Add0~38 ;
wire \vga_module_inst|Add0~33_sumout ;
wire \vga_module_inst|Add0~34 ;
wire \vga_module_inst|Add0~9_sumout ;
wire \vga_module_inst|Add0~10 ;
wire \vga_module_inst|Add0~5_sumout ;
wire \vga_module_inst|Add0~6 ;
wire \vga_module_inst|Add0~17_sumout ;
wire \vga_module_inst|Add0~18 ;
wire \vga_module_inst|Add0~13_sumout ;
wire \vga_module_inst|Add0~14 ;
wire \vga_module_inst|Add0~1_sumout ;
wire \vga_module_inst|Add0~2 ;
wire \vga_module_inst|Add0~25_sumout ;
wire \CLK~inputCLKENA0_outclk ;
wire \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~feeder_combout ;
wire \RUN~input_o ;
wire \zoom_controller_inst|ALGORITHM[0]~0_combout ;
wire \ALGORITHM_SELECTOR~input_o ;
wire \zoom_controller_inst|select_button_d~0_combout ;
wire \zoom_controller_inst|select_button_d~q ;
wire \zoom_controller_inst|select_button_posedge~combout ;
wire \display_inst|HEX2~0_combout ;
wire \zoom_controller_inst|IMAGE_STATE.S_REDUCED~feeder_combout ;
wire \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ;
wire \data_manager_inst|Selector0~0_combout ;
wire \data_manager_inst|state.S_IDLE~q ;
wire \data_manager_inst|always1~1_combout ;
wire \data_manager_inst|Add1~21_sumout ;
wire \data_manager_inst|y_counter[0]~SCLR_LUT_combout ;
wire \data_manager_inst|Add0~9_sumout ;
wire \data_manager_inst|Add0~34 ;
wire \data_manager_inst|Add0~29_sumout ;
wire \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~0_combout ;
wire \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ;
wire \data_manager_inst|always2~0_combout ;
wire \data_manager_inst|always2~1_combout ;
wire \display_inst|Decoder0~1_combout ;
wire \data_manager_inst|ba_inst|fetch_counter~1_combout ;
wire \data_manager_inst|ba_inst|fetch_counter~0_combout ;
wire \data_manager_inst|ba_inst|FETCH_DONE~0_combout ;
wire \data_manager_inst|ba_inst|FETCH_DONE~q ;
wire \data_manager_inst|Selector1~1_combout ;
wire \data_manager_inst|always2~3_combout ;
wire \data_manager_inst|Selector1~2_combout ;
wire \data_manager_inst|state.S_FETCH~q ;
wire \data_manager_inst|Selector2~0_combout ;
wire \data_manager_inst|state.S_WRITE~q ;
wire \data_manager_inst|state.S_UPDATE~q ;
wire \data_manager_inst|x_counter[2]~2_combout ;
wire \data_manager_inst|LessThan2~2_combout ;
wire \data_manager_inst|Add0~30 ;
wire \data_manager_inst|Add0~25_sumout ;
wire \data_manager_inst|LessThan2~0_combout ;
wire \data_manager_inst|x_counter[2]~1_combout ;
wire \data_manager_inst|Add0~10 ;
wire \data_manager_inst|Add0~1_sumout ;
wire \data_manager_inst|Add0~2 ;
wire \data_manager_inst|Add0~5_sumout ;
wire \data_manager_inst|Add0~6 ;
wire \data_manager_inst|Add0~13_sumout ;
wire \data_manager_inst|Add0~14 ;
wire \data_manager_inst|Add0~17_sumout ;
wire \data_manager_inst|Add0~18 ;
wire \data_manager_inst|Add0~21_sumout ;
wire \data_manager_inst|Add0~22 ;
wire \data_manager_inst|Add0~33_sumout ;
wire \data_manager_inst|LessThan2~1_combout ;
wire \data_manager_inst|LessThan2~3_combout ;
wire \data_manager_inst|y_counter[0]~0_combout ;
wire \data_manager_inst|y_counter[0]~_Duplicate_1_q ;
wire \data_manager_inst|Add1~22 ;
wire \data_manager_inst|Add1~17_sumout ;
wire \data_manager_inst|y_counter[1]~SCLR_LUT_combout ;
wire \data_manager_inst|y_counter[1]~_Duplicate_1_q ;
wire \data_manager_inst|Add1~18 ;
wire \data_manager_inst|Add1~13_sumout ;
wire \data_manager_inst|y_counter[2]~SCLR_LUT_combout ;
wire \data_manager_inst|y_counter[2]~_Duplicate_1_q ;
wire \data_manager_inst|Add1~14 ;
wire \data_manager_inst|Add1~9_sumout ;
wire \data_manager_inst|y_counter[3]~SCLR_LUT_combout ;
wire \data_manager_inst|y_counter[3]~_Duplicate_1_q ;
wire \data_manager_inst|Add1~10 ;
wire \data_manager_inst|Add1~5_sumout ;
wire \data_manager_inst|y_counter[4]~SCLR_LUT_combout ;
wire \data_manager_inst|y_counter[4]~_Duplicate_1_q ;
wire \data_manager_inst|Add1~6 ;
wire \data_manager_inst|Add1~1_sumout ;
wire \data_manager_inst|y_counter[5]~SCLR_LUT_combout ;
wire \data_manager_inst|y_counter[5]~_Duplicate_1_q ;
wire \data_manager_inst|Add1~2 ;
wire \data_manager_inst|Add1~29_sumout ;
wire \data_manager_inst|y_counter[6]~SCLR_LUT_combout ;
wire \data_manager_inst|y_counter[6]~_Duplicate_1_q ;
wire \data_manager_inst|Add1~30 ;
wire \data_manager_inst|Add1~25_sumout ;
wire \data_manager_inst|y_counter[7]~SCLR_LUT_combout ;
wire \data_manager_inst|y_counter[7]~_Duplicate_1_q ;
wire \data_manager_inst|always2~2_combout ;
wire \data_manager_inst|state.S_DONE~q ;
wire \data_manager_inst|Selector4~0_combout ;
wire \data_manager_inst|Selector4~1_combout ;
wire \data_manager_inst|state.S_DONE~DUPLICATE_q ;
wire \controller_inst|Selector2~0_combout ;
wire \controller_inst|state.S_DONE~q ;
wire \controller_inst|state.S_IDLE~0_combout ;
wire \controller_inst|state.S_IDLE~q ;
wire \controller_inst|Selector1~0_combout ;
wire \controller_inst|state.S_PROCESSING~q ;
wire \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ;
wire \vga_controller_inst|Add2~22_cout ;
wire \vga_controller_inst|Add2~18_cout ;
wire \vga_controller_inst|Add2~14_cout ;
wire \vga_controller_inst|Add2~2 ;
wire \vga_controller_inst|Add2~10 ;
wire \vga_controller_inst|Add2~5_sumout ;
wire \vga_controller_inst|Add2~9_sumout ;
wire \vga_controller_inst|LessThan1~4_combout ;
wire \vga_controller_inst|LessThan1~5_combout ;
wire \vga_controller_inst|LessThan1~0_combout ;
wire \vga_controller_inst|LessThan1~2_combout ;
wire \vga_controller_inst|Add2~1_sumout ;
wire \vga_controller_inst|LessThan1~1_combout ;
wire \vga_controller_inst|LessThan1~3_combout ;
wire \vga_module_inst|Add1~37_sumout ;
wire \vga_module_inst|Add1~18 ;
wire \vga_module_inst|Add1~25_sumout ;
wire \vga_module_inst|line_done~0_combout ;
wire \vga_module_inst|line_done~q ;
wire \vga_module_inst|v_counter[2]~4_combout ;
wire \vga_module_inst|Add1~26 ;
wire \vga_module_inst|Add1~21_sumout ;
wire \vga_module_inst|Add1~22 ;
wire \vga_module_inst|Add1~33_sumout ;
wire \vga_module_inst|Add1~34 ;
wire \vga_module_inst|Add1~29_sumout ;
wire \vga_module_inst|Add1~30 ;
wire \vga_module_inst|Add1~1_sumout ;
wire \vga_module_inst|Add1~2 ;
wire \vga_module_inst|Add1~5_sumout ;
wire \vga_module_inst|Equal6~0_combout ;
wire \vga_module_inst|Equal7~0_combout ;
wire \vga_module_inst|Equal8~0_combout ;
wire \vga_module_inst|Equal8~1_combout ;
wire \vga_module_inst|Equal6~1_combout ;
wire \vga_module_inst|Equal6~2_combout ;
wire \vga_module_inst|Equal5~0_combout ;
wire \vga_module_inst|Equal5~1_combout ;
wire \vga_module_inst|v_state~17_combout ;
wire \vga_module_inst|v_state.V_ACTIVE_STATE~q ;
wire \vga_module_inst|v_state~20_combout ;
wire \vga_module_inst|v_state.V_FRONT_STATE~q ;
wire \vga_module_inst|v_state~19_combout ;
wire \vga_module_inst|v_state.V_PULSE_STATE~q ;
wire \vga_module_inst|v_state~18_combout ;
wire \vga_module_inst|v_state.V_BACK_STATE~q ;
wire \vga_module_inst|v_counter[2]~1_combout ;
wire \vga_module_inst|v_counter[2]~2_combout ;
wire \vga_module_inst|v_counter[2]~3_combout ;
wire \vga_module_inst|Add1~38 ;
wire \vga_module_inst|Add1~9_sumout ;
wire \vga_module_inst|Add1~10 ;
wire \vga_module_inst|Add1~13_sumout ;
wire \vga_module_inst|Add1~14 ;
wire \vga_module_inst|Add1~17_sumout ;
wire \vga_controller_inst|CUR_COORD_STATE~1_combout ;
wire \vga_controller_inst|CUR_COORD_STATE~4_combout ;
wire \vga_controller_inst|CUR_COORD_STATE~0_combout ;
wire \vga_controller_inst|CUR_COORD_STATE~2_combout ;
wire \vga_controller_inst|CUR_COORD_STATE~3_combout ;
wire \vga_controller_inst|CUR_COORD_STATE~5_combout ;
wire \vga_controller_inst|CUR_COORD_STATE~7_combout ;
wire \vga_controller_inst|LessThan3~2_combout ;
wire \vga_controller_inst|LessThan3~1_combout ;
wire \vga_controller_inst|LessThan3~4_combout ;
wire \vga_controller_inst|LessThan3~0_combout ;
wire \vga_controller_inst|LessThan3~3_combout ;
wire \vga_controller_inst|CUR_COORD_STATE~8_combout ;
wire \vga_controller_inst|CUR_COORD_STATE~10_combout ;
wire \vga_controller_inst|CUR_COORD_STATE~11_combout ;
wire \vga_controller_inst|CUR_COORD_STATE~6_combout ;
wire \vga_controller_inst|CUR_COORD_STATE~9_combout ;
wire \vga_controller_inst|Add5~46_cout ;
wire \vga_controller_inst|Add5~42_cout ;
wire \vga_controller_inst|Add5~38_cout ;
wire \vga_controller_inst|Add5~34_cout ;
wire \vga_controller_inst|Add5~6 ;
wire \vga_controller_inst|Add5~10 ;
wire \vga_controller_inst|Add5~14 ;
wire \vga_controller_inst|Add5~18 ;
wire \vga_controller_inst|Add5~22 ;
wire \vga_controller_inst|Add5~26 ;
wire \vga_controller_inst|Add5~30 ;
wire \vga_controller_inst|Add5~1_sumout ;
wire \vga_module_inst|next_y[0]~0_combout ;
wire \vga_controller_inst|Add4~46_cout ;
wire \vga_controller_inst|Add4~42_cout ;
wire \vga_controller_inst|Add4~1_sumout ;
wire \vga_controller_inst|Add4~2 ;
wire \vga_controller_inst|Add4~5_sumout ;
wire \vga_controller_inst|Add4~6 ;
wire \vga_controller_inst|Add4~9_sumout ;
wire \vga_controller_inst|Add4~10 ;
wire \vga_controller_inst|Add4~13_sumout ;
wire \vga_controller_inst|Add4~14 ;
wire \vga_controller_inst|Add4~17_sumout ;
wire \vga_controller_inst|Add4~18 ;
wire \vga_controller_inst|Add4~21_sumout ;
wire \vga_controller_inst|Add4~22 ;
wire \vga_controller_inst|Add4~25_sumout ;
wire \vga_controller_inst|Add4~26 ;
wire \vga_controller_inst|Add4~29_sumout ;
wire \vga_controller_inst|Add4~30 ;
wire \vga_controller_inst|Add4~33_sumout ;
wire \vga_controller_inst|Add4~34 ;
wire \vga_controller_inst|Add4~37_sumout ;
wire \vga_controller_inst|Mult0~24 ;
wire \vga_controller_inst|Mult0~23 ;
wire \vga_controller_inst|Mult0~22 ;
wire \vga_controller_inst|Mult0~21 ;
wire \vga_controller_inst|Mult0~20 ;
wire \vga_controller_inst|Mult0~19 ;
wire \vga_controller_inst|Mult0~18 ;
wire \vga_controller_inst|Mult0~17 ;
wire \vga_controller_inst|Add5~29_sumout ;
wire \vga_controller_inst|Mult0~16 ;
wire \vga_controller_inst|Add5~25_sumout ;
wire \vga_controller_inst|Mult0~15 ;
wire \vga_controller_inst|Add5~21_sumout ;
wire \vga_controller_inst|Mult0~14 ;
wire \vga_controller_inst|Add5~17_sumout ;
wire \vga_controller_inst|Add5~13_sumout ;
wire \vga_controller_inst|Mult0~13 ;
wire \vga_controller_inst|Add5~9_sumout ;
wire \vga_controller_inst|Mult0~12 ;
wire \vga_controller_inst|Mult0~11 ;
wire \vga_controller_inst|Add5~5_sumout ;
wire \vga_controller_inst|Mult0~10 ;
wire \vga_controller_inst|Mult0~9 ;
wire \vga_controller_inst|Mult0~8_resulta ;
wire \vga_controller_inst|Add6~18 ;
wire \vga_controller_inst|Add6~22 ;
wire \vga_controller_inst|Add6~26 ;
wire \vga_controller_inst|Add6~30 ;
wire \vga_controller_inst|Add6~34 ;
wire \vga_controller_inst|Add6~38 ;
wire \vga_controller_inst|Add6~42 ;
wire \vga_controller_inst|Add6~46 ;
wire \vga_controller_inst|Add6~50 ;
wire \vga_controller_inst|Add6~54 ;
wire \vga_controller_inst|Add6~58 ;
wire \vga_controller_inst|Add6~62 ;
wire \vga_controller_inst|Add6~66 ;
wire \vga_controller_inst|Add6~2 ;
wire \vga_controller_inst|Add6~6 ;
wire \vga_controller_inst|Add6~10 ;
wire \vga_controller_inst|Add6~13_sumout ;
wire \vga_controller_inst|LessThan1~6_combout ;
wire \vga_controller_inst|R_ADDR[16]~15_combout ;
wire \data_manager_inst|Mult0~23 ;
wire \data_manager_inst|Mult0~22 ;
wire \data_manager_inst|Mult0~21 ;
wire \data_manager_inst|Mult0~20 ;
wire \data_manager_inst|Mult0~19 ;
wire \data_manager_inst|Mult0~18 ;
wire \data_manager_inst|Mult0~17 ;
wire \data_manager_inst|Mult0~16 ;
wire \data_manager_inst|Mult0~15 ;
wire \data_manager_inst|Mult0~14 ;
wire \data_manager_inst|Mult0~13 ;
wire \data_manager_inst|Mult0~12 ;
wire \data_manager_inst|Mult0~11 ;
wire \data_manager_inst|Mult0~10 ;
wire \data_manager_inst|Mult0~9 ;
wire \data_manager_inst|Mult0~8_resulta ;
wire \data_manager_inst|Add2~18 ;
wire \data_manager_inst|Add2~22 ;
wire \data_manager_inst|Add2~26 ;
wire \data_manager_inst|Add2~30 ;
wire \data_manager_inst|Add2~34 ;
wire \data_manager_inst|Add2~38 ;
wire \data_manager_inst|Add2~42 ;
wire \data_manager_inst|Add2~46 ;
wire \data_manager_inst|Add2~50 ;
wire \data_manager_inst|Add2~54 ;
wire \data_manager_inst|Add2~58 ;
wire \data_manager_inst|Add2~62 ;
wire \data_manager_inst|Add2~66 ;
wire \data_manager_inst|Add2~6 ;
wire \data_manager_inst|Add2~10 ;
wire \data_manager_inst|Add2~13_sumout ;
wire \data_manager_inst|Mult0~24 ;
wire \data_manager_inst|Add2~14 ;
wire \data_manager_inst|Add2~1_sumout ;
wire \data_manager_inst|Add2~5_sumout ;
wire \data_manager_inst|Add2~9_sumout ;
wire \vga_controller_inst|Add6~9_sumout ;
wire \vga_controller_inst|Add6~1_sumout ;
wire \vga_controller_inst|Add6~5_sumout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~feeder_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~1_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~feeder_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~2_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~feeder_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0_combout ;
wire \vga_controller_inst|Add6~17_sumout ;
wire \vga_controller_inst|R_ADDR[0]~0_combout ;
wire \vga_controller_inst|Add6~21_sumout ;
wire \vga_controller_inst|R_ADDR[1]~1_combout ;
wire \vga_controller_inst|Add6~25_sumout ;
wire \vga_controller_inst|R_ADDR[2]~2_combout ;
wire \vga_controller_inst|Add6~29_sumout ;
wire \vga_controller_inst|R_ADDR[3]~3_combout ;
wire \vga_controller_inst|Add6~33_sumout ;
wire \vga_controller_inst|R_ADDR[4]~4_combout ;
wire \vga_controller_inst|Add6~37_sumout ;
wire \vga_controller_inst|R_ADDR[5]~5_combout ;
wire \vga_controller_inst|Add6~41_sumout ;
wire \vga_controller_inst|R_ADDR[6]~6_combout ;
wire \vga_controller_inst|Add6~45_sumout ;
wire \vga_controller_inst|R_ADDR[7]~7_combout ;
wire \vga_controller_inst|Add6~49_sumout ;
wire \vga_controller_inst|R_ADDR[8]~8_combout ;
wire \vga_controller_inst|Add6~53_sumout ;
wire \vga_controller_inst|R_ADDR[9]~9_combout ;
wire \vga_controller_inst|Add6~57_sumout ;
wire \vga_controller_inst|R_ADDR[10]~10_combout ;
wire \vga_controller_inst|Add6~61_sumout ;
wire \vga_controller_inst|R_ADDR[11]~11_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ;
wire \vga_controller_inst|Add6~65_sumout ;
wire \vga_controller_inst|R_ADDR[12]~12_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE_q ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~feeder_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ;
wire \data_manager_inst|ba_inst|Add1~10 ;
wire \data_manager_inst|ba_inst|Add1~11 ;
wire \data_manager_inst|ba_inst|Add1~14 ;
wire \data_manager_inst|ba_inst|Add1~15 ;
wire \data_manager_inst|ba_inst|Add1~18 ;
wire \data_manager_inst|ba_inst|Add1~19 ;
wire \data_manager_inst|ba_inst|Add1~22 ;
wire \data_manager_inst|ba_inst|Add1~23 ;
wire \data_manager_inst|ba_inst|Add1~26 ;
wire \data_manager_inst|ba_inst|Add1~27 ;
wire \data_manager_inst|ba_inst|Add1~30 ;
wire \data_manager_inst|ba_inst|Add1~31 ;
wire \data_manager_inst|ba_inst|Add1~34 ;
wire \data_manager_inst|ba_inst|Add1~35 ;
wire \data_manager_inst|ba_inst|Add1~5_sumout ;
wire \data_manager_inst|dc_inst|Add1~10 ;
wire \data_manager_inst|dc_inst|Add1~11 ;
wire \data_manager_inst|dc_inst|Add1~14 ;
wire \data_manager_inst|dc_inst|Add1~15 ;
wire \data_manager_inst|dc_inst|Add1~18 ;
wire \data_manager_inst|dc_inst|Add1~19 ;
wire \data_manager_inst|dc_inst|Add1~22 ;
wire \data_manager_inst|dc_inst|Add1~23 ;
wire \data_manager_inst|dc_inst|Add1~26 ;
wire \data_manager_inst|dc_inst|Add1~27 ;
wire \data_manager_inst|dc_inst|Add1~30 ;
wire \data_manager_inst|dc_inst|Add1~31 ;
wire \data_manager_inst|dc_inst|Add1~34 ;
wire \data_manager_inst|dc_inst|Add1~35 ;
wire \data_manager_inst|dc_inst|Add1~5_sumout ;
wire \data_manager_inst|R_ADDR[13]~2_combout ;
wire \data_manager_inst|ba_inst|Add1~6 ;
wire \data_manager_inst|ba_inst|Add1~7 ;
wire \data_manager_inst|ba_inst|Add1~1_sumout ;
wire \data_manager_inst|dc_inst|Add1~6 ;
wire \data_manager_inst|dc_inst|Add1~7 ;
wire \data_manager_inst|dc_inst|Add1~1_sumout ;
wire \data_manager_inst|R_ADDR[14]~0_combout ;
wire \data_manager_inst|nn_inst|Add1~10 ;
wire \data_manager_inst|nn_inst|Add1~11 ;
wire \data_manager_inst|nn_inst|Add1~14 ;
wire \data_manager_inst|nn_inst|Add1~15 ;
wire \data_manager_inst|nn_inst|Add1~18 ;
wire \data_manager_inst|nn_inst|Add1~19 ;
wire \data_manager_inst|nn_inst|Add1~22 ;
wire \data_manager_inst|nn_inst|Add1~23 ;
wire \data_manager_inst|nn_inst|Add1~26 ;
wire \data_manager_inst|nn_inst|Add1~27 ;
wire \data_manager_inst|nn_inst|Add1~30 ;
wire \data_manager_inst|nn_inst|Add1~31 ;
wire \data_manager_inst|nn_inst|Add1~34 ;
wire \data_manager_inst|nn_inst|Add1~35 ;
wire \data_manager_inst|nn_inst|Add1~38 ;
wire \data_manager_inst|nn_inst|Add1~39 ;
wire \data_manager_inst|nn_inst|Add1~5_sumout ;
wire \data_manager_inst|pr_inst|Add1~10 ;
wire \data_manager_inst|pr_inst|Add1~11 ;
wire \data_manager_inst|pr_inst|Add1~14 ;
wire \data_manager_inst|pr_inst|Add1~15 ;
wire \data_manager_inst|pr_inst|Add1~18 ;
wire \data_manager_inst|pr_inst|Add1~19 ;
wire \data_manager_inst|pr_inst|Add1~22 ;
wire \data_manager_inst|pr_inst|Add1~23 ;
wire \data_manager_inst|pr_inst|Add1~26 ;
wire \data_manager_inst|pr_inst|Add1~27 ;
wire \data_manager_inst|pr_inst|Add1~30 ;
wire \data_manager_inst|pr_inst|Add1~31 ;
wire \data_manager_inst|pr_inst|Add1~34 ;
wire \data_manager_inst|pr_inst|Add1~35 ;
wire \data_manager_inst|pr_inst|Add1~38 ;
wire \data_manager_inst|pr_inst|Add1~39 ;
wire \data_manager_inst|pr_inst|Add1~5_sumout ;
wire \data_manager_inst|ba_inst|Add3~10 ;
wire \data_manager_inst|ba_inst|Add3~11 ;
wire \data_manager_inst|ba_inst|Add3~14 ;
wire \data_manager_inst|ba_inst|Add3~15 ;
wire \data_manager_inst|ba_inst|Add3~18 ;
wire \data_manager_inst|ba_inst|Add3~19 ;
wire \data_manager_inst|ba_inst|Add3~22 ;
wire \data_manager_inst|ba_inst|Add3~23 ;
wire \data_manager_inst|ba_inst|Add3~26 ;
wire \data_manager_inst|ba_inst|Add3~27 ;
wire \data_manager_inst|ba_inst|Add3~30 ;
wire \data_manager_inst|ba_inst|Add3~31 ;
wire \data_manager_inst|ba_inst|Add3~34 ;
wire \data_manager_inst|ba_inst|Add3~35 ;
wire \data_manager_inst|ba_inst|Add3~38 ;
wire \data_manager_inst|ba_inst|Add3~39 ;
wire \data_manager_inst|ba_inst|Add3~5_sumout ;
wire \data_manager_inst|R_ADDR[13]~3_combout ;
wire \data_manager_inst|pr_inst|Add1~6 ;
wire \data_manager_inst|pr_inst|Add1~7 ;
wire \data_manager_inst|pr_inst|Add1~1_sumout ;
wire \data_manager_inst|ba_inst|Add3~6 ;
wire \data_manager_inst|ba_inst|Add3~7 ;
wire \data_manager_inst|ba_inst|Add3~1_sumout ;
wire \data_manager_inst|nn_inst|Add1~6 ;
wire \data_manager_inst|nn_inst|Add1~7 ;
wire \data_manager_inst|nn_inst|Add1~1_sumout ;
wire \data_manager_inst|R_ADDR[14]~1_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ;
wire \data_manager_inst|R_ADDR[0]~4_combout ;
wire \data_manager_inst|R_ADDR[1]~5_combout ;
wire \data_manager_inst|R_ADDR[2]~6_combout ;
wire \data_manager_inst|R_ADDR[3]~7_combout ;
wire \data_manager_inst|R_ADDR[4]~8_combout ;
wire \data_manager_inst|pr_inst|Add1~9_sumout ;
wire \data_manager_inst|ba_inst|Add3~9_sumout ;
wire \data_manager_inst|nn_inst|Add1~9_sumout ;
wire \data_manager_inst|R_ADDR[5]~37_combout ;
wire \data_manager_inst|nn_inst|Add1~13_sumout ;
wire \data_manager_inst|pr_inst|Add1~13_sumout ;
wire \data_manager_inst|ba_inst|Add3~13_sumout ;
wire \data_manager_inst|ba_inst|Add1~9_sumout ;
wire \data_manager_inst|dc_inst|Add1~9_sumout ;
wire \data_manager_inst|R_ADDR[6]~9_combout ;
wire \data_manager_inst|R_ADDR[6]~10_combout ;
wire \data_manager_inst|ba_inst|Add1~13_sumout ;
wire \data_manager_inst|ba_inst|Add3~17_sumout ;
wire \data_manager_inst|dc_inst|Add1~13_sumout ;
wire \data_manager_inst|R_ADDR[7]~11_combout ;
wire \data_manager_inst|nn_inst|Add1~17_sumout ;
wire \data_manager_inst|pr_inst|Add1~17_sumout ;
wire \data_manager_inst|R_ADDR[7]~12_combout ;
wire \data_manager_inst|ba_inst|Add3~21_sumout ;
wire \data_manager_inst|dc_inst|Add1~17_sumout ;
wire \data_manager_inst|ba_inst|Add1~17_sumout ;
wire \data_manager_inst|R_ADDR[8]~13_combout ;
wire \data_manager_inst|nn_inst|Add1~21_sumout ;
wire \data_manager_inst|pr_inst|Add1~21_sumout ;
wire \data_manager_inst|R_ADDR[8]~14_combout ;
wire \data_manager_inst|dc_inst|Add1~21_sumout ;
wire \data_manager_inst|ba_inst|Add3~25_sumout ;
wire \data_manager_inst|R_ADDR[9]~15_combout ;
wire \data_manager_inst|pr_inst|Add1~25_sumout ;
wire \data_manager_inst|ba_inst|Add1~21_sumout ;
wire \data_manager_inst|nn_inst|Add1~25_sumout ;
wire \data_manager_inst|R_ADDR[9]~33_combout ;
wire \data_manager_inst|ba_inst|Add1~25_sumout ;
wire \data_manager_inst|ba_inst|Add3~29_sumout ;
wire \data_manager_inst|dc_inst|Add1~25_sumout ;
wire \data_manager_inst|R_ADDR[10]~16_combout ;
wire \data_manager_inst|pr_inst|Add1~29_sumout ;
wire \data_manager_inst|nn_inst|Add1~29_sumout ;
wire \data_manager_inst|R_ADDR[10]~29_combout ;
wire \data_manager_inst|ba_inst|Add3~33_sumout ;
wire \data_manager_inst|dc_inst|Add1~29_sumout ;
wire \data_manager_inst|R_ADDR[11]~17_combout ;
wire \data_manager_inst|ba_inst|Add1~29_sumout ;
wire \data_manager_inst|pr_inst|Add1~33_sumout ;
wire \data_manager_inst|nn_inst|Add1~33_sumout ;
wire \data_manager_inst|R_ADDR[11]~25_combout ;
wire \data_manager_inst|dc_inst|Add1~33_sumout ;
wire \data_manager_inst|ba_inst|Add3~37_sumout ;
wire \data_manager_inst|R_ADDR[12]~18_combout ;
wire \data_manager_inst|pr_inst|Add1~37_sumout ;
wire \data_manager_inst|ba_inst|Add1~33_sumout ;
wire \data_manager_inst|nn_inst|Add1~37_sumout ;
wire \data_manager_inst|R_ADDR[12]~21_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \data_manager_inst|R_ADDR[14]~19_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \data_manager_inst|R_ADDR[13]~20_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout ;
wire \data_manager_inst|ba_inst|Decoder0~2_combout ;
wire \data_manager_inst|ba_inst|p_b_reg[2]~feeder_combout ;
wire \data_manager_inst|ba_inst|Decoder0~0_combout ;
wire \data_manager_inst|ba_inst|Decoder0~1_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout ;
wire \data_manager_inst|ba_inst|Add6~78 ;
wire \data_manager_inst|ba_inst|Add6~79 ;
wire \data_manager_inst|ba_inst|Add6~70 ;
wire \data_manager_inst|ba_inst|Add6~71 ;
wire \data_manager_inst|ba_inst|Add6~33_sumout ;
wire \data_manager_inst|ba_inst|p_d_reg[2]~feeder_combout ;
wire \data_manager_inst|ba_inst|Add6~69_sumout ;
wire \data_manager_inst|ba_inst|p_d_reg[1]~feeder_combout ;
wire \data_manager_inst|ba_inst|Add6~77_sumout ;
wire \data_manager_inst|ba_inst|Add6~74_cout ;
wire \data_manager_inst|ba_inst|Add6~38_cout ;
wire \data_manager_inst|ba_inst|Add6~1_sumout ;
wire \data_manager_inst|PIXEL_OUT[0]~0_combout ;
wire \data_manager_inst|Add2~17_sumout ;
wire \data_manager_inst|W_ADDR[0]~0_combout ;
wire \data_manager_inst|Add2~21_sumout ;
wire \data_manager_inst|W_ADDR[1]~1_combout ;
wire \data_manager_inst|Add2~25_sumout ;
wire \data_manager_inst|W_ADDR[2]~2_combout ;
wire \data_manager_inst|Add2~29_sumout ;
wire \data_manager_inst|W_ADDR[3]~3_combout ;
wire \data_manager_inst|Add2~33_sumout ;
wire \data_manager_inst|W_ADDR[4]~4_combout ;
wire \data_manager_inst|Add2~37_sumout ;
wire \data_manager_inst|W_ADDR[5]~5_combout ;
wire \data_manager_inst|Add2~41_sumout ;
wire \data_manager_inst|W_ADDR[6]~6_combout ;
wire \data_manager_inst|Add2~45_sumout ;
wire \data_manager_inst|W_ADDR[7]~7_combout ;
wire \data_manager_inst|Add2~49_sumout ;
wire \data_manager_inst|W_ADDR[8]~8_combout ;
wire \data_manager_inst|Add2~53_sumout ;
wire \data_manager_inst|W_ADDR[9]~9_combout ;
wire \data_manager_inst|Add2~57_sumout ;
wire \data_manager_inst|W_ADDR[10]~10_combout ;
wire \data_manager_inst|Add2~61_sumout ;
wire \data_manager_inst|W_ADDR[11]~11_combout ;
wire \data_manager_inst|Add2~65_sumout ;
wire \data_manager_inst|W_ADDR[12]~12_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \vga_controller_inst|R_ADDR[15]~14_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ;
wire \vga_module_inst|red_reg~3_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \vga_module_inst|red_reg~2_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \vga_module_inst|red_reg~4_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \vga_module_inst|red_reg~1_combout ;
wire \vga_controller_inst|R_ADDR[14]~13_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ;
wire \vga_controller_inst|R_ADDR[13]~16_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \vga_module_inst|red_reg~5_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \vga_module_inst|red_reg~77_combout ;
wire \vga_module_inst|red_reg~0_combout ;
wire \vga_module_inst|red_reg~6_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3_combout ;
wire \data_manager_inst|ba_inst|p_d_reg[3]~feeder_combout ;
wire \data_manager_inst|ba_inst|Add6~34 ;
wire \data_manager_inst|ba_inst|Add6~35 ;
wire \data_manager_inst|ba_inst|Add6~41_sumout ;
wire \data_manager_inst|ba_inst|Add6~2 ;
wire \data_manager_inst|ba_inst|Add6~5_sumout ;
wire \data_manager_inst|PIXEL_OUT[1]~1_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113~portbdataout ;
wire \vga_module_inst|red_reg~10_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \vga_module_inst|red_reg~7_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \vga_module_inst|red_reg~8_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \vga_module_inst|red_reg~9_combout ;
wire \vga_module_inst|red_reg~11_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \vga_module_inst|red_reg~73_combout ;
wire \vga_module_inst|red_reg~12_combout ;
wire \vga_module_inst|red_reg[1]~feeder_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4_combout ;
wire \data_manager_inst|ba_inst|Add6~42 ;
wire \data_manager_inst|ba_inst|Add6~43 ;
wire \data_manager_inst|ba_inst|Add6~45_sumout ;
wire \data_manager_inst|ba_inst|p_d_reg[4]~feeder_combout ;
wire \data_manager_inst|ba_inst|Add6~6 ;
wire \data_manager_inst|ba_inst|Add6~9_sumout ;
wire \data_manager_inst|PIXEL_OUT[2]~2_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \vga_module_inst|red_reg~15_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \vga_module_inst|red_reg~16_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106~portbdataout ;
wire \vga_module_inst|red_reg~14_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98~portbdataout ;
wire \vga_module_inst|red_reg~13_combout ;
wire \vga_module_inst|red_reg~17_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \vga_module_inst|red_reg~69_combout ;
wire \vga_module_inst|red_reg~18_combout ;
wire \vga_module_inst|red_reg[2]~feeder_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5_combout ;
wire \data_manager_inst|ba_inst|Add6~46 ;
wire \data_manager_inst|ba_inst|Add6~47 ;
wire \data_manager_inst|ba_inst|Add6~49_sumout ;
wire \data_manager_inst|ba_inst|Add6~10 ;
wire \data_manager_inst|ba_inst|Add6~13_sumout ;
wire \data_manager_inst|PIXEL_OUT[3]~3_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99~portbdataout ;
wire \vga_module_inst|red_reg~22_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \vga_module_inst|red_reg~21_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \vga_module_inst|red_reg~20_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \vga_module_inst|red_reg~19_combout ;
wire \vga_module_inst|red_reg~23_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \vga_module_inst|red_reg~65_combout ;
wire \vga_module_inst|red_reg~24_combout ;
wire \vga_module_inst|red_reg[3]~feeder_combout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~6_combout ;
wire \data_manager_inst|ba_inst|Add6~50 ;
wire \data_manager_inst|ba_inst|Add6~51 ;
wire \data_manager_inst|ba_inst|Add6~53_sumout ;
wire \data_manager_inst|ba_inst|Add6~14 ;
wire \data_manager_inst|ba_inst|Add6~17_sumout ;
wire \data_manager_inst|PIXEL_OUT[4]~4_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \vga_module_inst|red_reg~28_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108~portbdataout ;
wire \vga_module_inst|red_reg~26_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116~portbdataout ;
wire \vga_module_inst|red_reg~27_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \vga_module_inst|red_reg~25_combout ;
wire \vga_module_inst|red_reg~29_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \vga_module_inst|red_reg~61_combout ;
wire \vga_module_inst|red_reg~30_combout ;
wire \vga_module_inst|red_reg[4]~feeder_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout ;
wire \data_manager_inst|ba_inst|Add6~54 ;
wire \data_manager_inst|ba_inst|Add6~55 ;
wire \data_manager_inst|ba_inst|Add6~57_sumout ;
wire \data_manager_inst|ba_inst|p_d_reg[7]~feeder_combout ;
wire \data_manager_inst|ba_inst|Add6~18 ;
wire \data_manager_inst|ba_inst|Add6~21_sumout ;
wire \data_manager_inst|PIXEL_OUT[5]~5_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \vga_module_inst|red_reg~31_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \vga_module_inst|red_reg~32_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109~portbdataout ;
wire \vga_module_inst|red_reg~34_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \vga_module_inst|red_reg~33_combout ;
wire \vga_module_inst|red_reg~35_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \vga_module_inst|red_reg~57_combout ;
wire \vga_module_inst|red_reg~36_combout ;
wire \vga_module_inst|red_reg[5]~feeder_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \data_manager_inst|ba_inst|Add6~58 ;
wire \data_manager_inst|ba_inst|Add6~59 ;
wire \data_manager_inst|ba_inst|Add6~61_sumout ;
wire \data_manager_inst|ba_inst|Add6~22 ;
wire \data_manager_inst|ba_inst|Add6~25_sumout ;
wire \data_manager_inst|PIXEL_OUT[6]~6_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118~portbdataout ;
wire \vga_module_inst|red_reg~39_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \vga_module_inst|red_reg~40_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110~portbdataout ;
wire \vga_module_inst|red_reg~38_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \vga_module_inst|red_reg~37_combout ;
wire \vga_module_inst|red_reg~41_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \vga_module_inst|red_reg~53_combout ;
wire \vga_module_inst|red_reg~42_combout ;
wire \vga_module_inst|red_reg[6]~feeder_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \data_manager_inst|ba_inst|Add6~62 ;
wire \data_manager_inst|ba_inst|Add6~63 ;
wire \data_manager_inst|ba_inst|Add6~65_sumout ;
wire \data_manager_inst|ba_inst|Add6~26 ;
wire \data_manager_inst|ba_inst|Add6~29_sumout ;
wire \data_manager_inst|PIXEL_OUT[7]~7_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \vga_module_inst|red_reg~43_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103~portbdataout ;
wire \vga_module_inst|red_reg~46_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \vga_module_inst|red_reg~45_combout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \vga_module_inst|red_reg~44_combout ;
wire \vga_module_inst|red_reg~47_combout ;
wire \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \vga_module_inst|red_reg~49_combout ;
wire \vga_module_inst|red_reg~48_combout ;
wire \vga_module_inst|red_reg[7]~feeder_combout ;
wire \vga_module_inst|green_reg[2]~feeder_combout ;
wire \vga_module_inst|green_reg[5]~feeder_combout ;
wire \vga_module_inst|green_reg[7]~feeder_combout ;
wire \vga_module_inst|blue_reg[1]~feeder_combout ;
wire \vga_module_inst|blue_reg[2]~feeder_combout ;
wire \vga_module_inst|blue_reg[3]~feeder_combout ;
wire \vga_module_inst|blue_reg[4]~feeder_combout ;
wire \vga_module_inst|blue_reg[5]~feeder_combout ;
wire \vga_module_inst|blue_reg[6]~feeder_combout ;
wire \vga_module_inst|hysnc_reg~0_combout ;
wire \vga_module_inst|hysnc_reg~q ;
wire \vga_module_inst|vsync_reg~0_combout ;
wire \vga_module_inst|vsync_reg~feeder_combout ;
wire \vga_module_inst|vsync_reg~q ;
wire \vga_module_inst|blank~combout ;
wire \display_inst|Decoder0~0_combout ;
wire \display_inst|Decoder0~2_combout ;
wire \altera_internal_jtag~TDO ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [1:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [8:0] \data_manager_inst|x_counter ;
wire [9:0] \vga_module_inst|h_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [9:0] \vga_module_inst|v_counter ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w ;
wire [7:0] \vga_module_inst|green_reg ;
wire [14:0] \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [2:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w ;
wire [14:0] \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [7:0] \vga_module_inst|red_reg ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w ;
wire [7:0] \vga_module_inst|blue_reg ;
wire [2:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w ;
wire [3:0] \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [1:0] \zoom_controller_inst|ALGORITHM ;
wire [6:0] \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [7:0] \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w ;
wire [6:0] \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [7:0] \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b ;
wire [3:0] \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [2:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w ;
wire [3:0] \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [3:0] \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [1:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [1:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w ;
wire [3:0] \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w ;
wire [2:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w ;
wire [1:0] \data_manager_inst|ba_inst|fetch_counter ;
wire [1:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [7:0] \data_manager_inst|ba_inst|p_d_reg ;
wire [7:0] \data_manager_inst|ba_inst|p_b_reg ;
wire [7:0] \data_manager_inst|ba_inst|p_a_reg ;
wire [7:0] \data_manager_inst|ba_inst|p_c_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [1:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [1:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [1:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [1:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [1:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [1:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [1:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [1:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [1:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [1:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [1:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [1:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [1:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [1:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [1:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [1:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [63:0] \data_manager_inst|Mult0~8_RESULTA_bus ;
wire [63:0] \vga_controller_inst|Mult0~8_RESULTA_bus ;

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];
assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a17  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [1];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];
assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [1];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];
assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a19  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [1];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];
assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [1];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];
assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a21  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [1];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];
assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [1];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];
assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a23  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [1];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];
assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [1];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127~portbdataout  = \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];
assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [1];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];
assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [1];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];
assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [1];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];
assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [1];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];
assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [1];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];
assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [1];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];
assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [1];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];
assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [1];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \data_manager_inst|Mult0~8_resulta  = \data_manager_inst|Mult0~8_RESULTA_bus [0];
assign \data_manager_inst|Mult0~9  = \data_manager_inst|Mult0~8_RESULTA_bus [1];
assign \data_manager_inst|Mult0~10  = \data_manager_inst|Mult0~8_RESULTA_bus [2];
assign \data_manager_inst|Mult0~11  = \data_manager_inst|Mult0~8_RESULTA_bus [3];
assign \data_manager_inst|Mult0~12  = \data_manager_inst|Mult0~8_RESULTA_bus [4];
assign \data_manager_inst|Mult0~13  = \data_manager_inst|Mult0~8_RESULTA_bus [5];
assign \data_manager_inst|Mult0~14  = \data_manager_inst|Mult0~8_RESULTA_bus [6];
assign \data_manager_inst|Mult0~15  = \data_manager_inst|Mult0~8_RESULTA_bus [7];
assign \data_manager_inst|Mult0~16  = \data_manager_inst|Mult0~8_RESULTA_bus [8];
assign \data_manager_inst|Mult0~17  = \data_manager_inst|Mult0~8_RESULTA_bus [9];
assign \data_manager_inst|Mult0~18  = \data_manager_inst|Mult0~8_RESULTA_bus [10];
assign \data_manager_inst|Mult0~19  = \data_manager_inst|Mult0~8_RESULTA_bus [11];
assign \data_manager_inst|Mult0~20  = \data_manager_inst|Mult0~8_RESULTA_bus [12];
assign \data_manager_inst|Mult0~21  = \data_manager_inst|Mult0~8_RESULTA_bus [13];
assign \data_manager_inst|Mult0~22  = \data_manager_inst|Mult0~8_RESULTA_bus [14];
assign \data_manager_inst|Mult0~23  = \data_manager_inst|Mult0~8_RESULTA_bus [15];
assign \data_manager_inst|Mult0~24  = \data_manager_inst|Mult0~8_RESULTA_bus [16];
assign \data_manager_inst|Mult0~25  = \data_manager_inst|Mult0~8_RESULTA_bus [17];
assign \data_manager_inst|Mult0~26  = \data_manager_inst|Mult0~8_RESULTA_bus [18];
assign \data_manager_inst|Mult0~27  = \data_manager_inst|Mult0~8_RESULTA_bus [19];
assign \data_manager_inst|Mult0~28  = \data_manager_inst|Mult0~8_RESULTA_bus [20];
assign \data_manager_inst|Mult0~29  = \data_manager_inst|Mult0~8_RESULTA_bus [21];
assign \data_manager_inst|Mult0~30  = \data_manager_inst|Mult0~8_RESULTA_bus [22];
assign \data_manager_inst|Mult0~31  = \data_manager_inst|Mult0~8_RESULTA_bus [23];
assign \data_manager_inst|Mult0~32  = \data_manager_inst|Mult0~8_RESULTA_bus [24];
assign \data_manager_inst|Mult0~33  = \data_manager_inst|Mult0~8_RESULTA_bus [25];
assign \data_manager_inst|Mult0~34  = \data_manager_inst|Mult0~8_RESULTA_bus [26];
assign \data_manager_inst|Mult0~35  = \data_manager_inst|Mult0~8_RESULTA_bus [27];
assign \data_manager_inst|Mult0~36  = \data_manager_inst|Mult0~8_RESULTA_bus [28];
assign \data_manager_inst|Mult0~37  = \data_manager_inst|Mult0~8_RESULTA_bus [29];
assign \data_manager_inst|Mult0~38  = \data_manager_inst|Mult0~8_RESULTA_bus [30];
assign \data_manager_inst|Mult0~39  = \data_manager_inst|Mult0~8_RESULTA_bus [31];
assign \data_manager_inst|Mult0~40  = \data_manager_inst|Mult0~8_RESULTA_bus [32];
assign \data_manager_inst|Mult0~41  = \data_manager_inst|Mult0~8_RESULTA_bus [33];
assign \data_manager_inst|Mult0~42  = \data_manager_inst|Mult0~8_RESULTA_bus [34];
assign \data_manager_inst|Mult0~43  = \data_manager_inst|Mult0~8_RESULTA_bus [35];
assign \data_manager_inst|Mult0~44  = \data_manager_inst|Mult0~8_RESULTA_bus [36];
assign \data_manager_inst|Mult0~45  = \data_manager_inst|Mult0~8_RESULTA_bus [37];
assign \data_manager_inst|Mult0~46  = \data_manager_inst|Mult0~8_RESULTA_bus [38];
assign \data_manager_inst|Mult0~47  = \data_manager_inst|Mult0~8_RESULTA_bus [39];
assign \data_manager_inst|Mult0~48  = \data_manager_inst|Mult0~8_RESULTA_bus [40];
assign \data_manager_inst|Mult0~49  = \data_manager_inst|Mult0~8_RESULTA_bus [41];
assign \data_manager_inst|Mult0~50  = \data_manager_inst|Mult0~8_RESULTA_bus [42];
assign \data_manager_inst|Mult0~51  = \data_manager_inst|Mult0~8_RESULTA_bus [43];
assign \data_manager_inst|Mult0~52  = \data_manager_inst|Mult0~8_RESULTA_bus [44];
assign \data_manager_inst|Mult0~53  = \data_manager_inst|Mult0~8_RESULTA_bus [45];
assign \data_manager_inst|Mult0~54  = \data_manager_inst|Mult0~8_RESULTA_bus [46];
assign \data_manager_inst|Mult0~55  = \data_manager_inst|Mult0~8_RESULTA_bus [47];
assign \data_manager_inst|Mult0~56  = \data_manager_inst|Mult0~8_RESULTA_bus [48];
assign \data_manager_inst|Mult0~57  = \data_manager_inst|Mult0~8_RESULTA_bus [49];
assign \data_manager_inst|Mult0~58  = \data_manager_inst|Mult0~8_RESULTA_bus [50];
assign \data_manager_inst|Mult0~59  = \data_manager_inst|Mult0~8_RESULTA_bus [51];
assign \data_manager_inst|Mult0~60  = \data_manager_inst|Mult0~8_RESULTA_bus [52];
assign \data_manager_inst|Mult0~61  = \data_manager_inst|Mult0~8_RESULTA_bus [53];
assign \data_manager_inst|Mult0~62  = \data_manager_inst|Mult0~8_RESULTA_bus [54];
assign \data_manager_inst|Mult0~63  = \data_manager_inst|Mult0~8_RESULTA_bus [55];
assign \data_manager_inst|Mult0~64  = \data_manager_inst|Mult0~8_RESULTA_bus [56];
assign \data_manager_inst|Mult0~65  = \data_manager_inst|Mult0~8_RESULTA_bus [57];
assign \data_manager_inst|Mult0~66  = \data_manager_inst|Mult0~8_RESULTA_bus [58];
assign \data_manager_inst|Mult0~67  = \data_manager_inst|Mult0~8_RESULTA_bus [59];
assign \data_manager_inst|Mult0~68  = \data_manager_inst|Mult0~8_RESULTA_bus [60];
assign \data_manager_inst|Mult0~69  = \data_manager_inst|Mult0~8_RESULTA_bus [61];
assign \data_manager_inst|Mult0~70  = \data_manager_inst|Mult0~8_RESULTA_bus [62];
assign \data_manager_inst|Mult0~71  = \data_manager_inst|Mult0~8_RESULTA_bus [63];

assign \vga_controller_inst|Mult0~8_resulta  = \vga_controller_inst|Mult0~8_RESULTA_bus [0];
assign \vga_controller_inst|Mult0~9  = \vga_controller_inst|Mult0~8_RESULTA_bus [1];
assign \vga_controller_inst|Mult0~10  = \vga_controller_inst|Mult0~8_RESULTA_bus [2];
assign \vga_controller_inst|Mult0~11  = \vga_controller_inst|Mult0~8_RESULTA_bus [3];
assign \vga_controller_inst|Mult0~12  = \vga_controller_inst|Mult0~8_RESULTA_bus [4];
assign \vga_controller_inst|Mult0~13  = \vga_controller_inst|Mult0~8_RESULTA_bus [5];
assign \vga_controller_inst|Mult0~14  = \vga_controller_inst|Mult0~8_RESULTA_bus [6];
assign \vga_controller_inst|Mult0~15  = \vga_controller_inst|Mult0~8_RESULTA_bus [7];
assign \vga_controller_inst|Mult0~16  = \vga_controller_inst|Mult0~8_RESULTA_bus [8];
assign \vga_controller_inst|Mult0~17  = \vga_controller_inst|Mult0~8_RESULTA_bus [9];
assign \vga_controller_inst|Mult0~18  = \vga_controller_inst|Mult0~8_RESULTA_bus [10];
assign \vga_controller_inst|Mult0~19  = \vga_controller_inst|Mult0~8_RESULTA_bus [11];
assign \vga_controller_inst|Mult0~20  = \vga_controller_inst|Mult0~8_RESULTA_bus [12];
assign \vga_controller_inst|Mult0~21  = \vga_controller_inst|Mult0~8_RESULTA_bus [13];
assign \vga_controller_inst|Mult0~22  = \vga_controller_inst|Mult0~8_RESULTA_bus [14];
assign \vga_controller_inst|Mult0~23  = \vga_controller_inst|Mult0~8_RESULTA_bus [15];
assign \vga_controller_inst|Mult0~24  = \vga_controller_inst|Mult0~8_RESULTA_bus [16];
assign \vga_controller_inst|Mult0~25  = \vga_controller_inst|Mult0~8_RESULTA_bus [17];
assign \vga_controller_inst|Mult0~26  = \vga_controller_inst|Mult0~8_RESULTA_bus [18];
assign \vga_controller_inst|Mult0~27  = \vga_controller_inst|Mult0~8_RESULTA_bus [19];
assign \vga_controller_inst|Mult0~28  = \vga_controller_inst|Mult0~8_RESULTA_bus [20];
assign \vga_controller_inst|Mult0~29  = \vga_controller_inst|Mult0~8_RESULTA_bus [21];
assign \vga_controller_inst|Mult0~30  = \vga_controller_inst|Mult0~8_RESULTA_bus [22];
assign \vga_controller_inst|Mult0~31  = \vga_controller_inst|Mult0~8_RESULTA_bus [23];
assign \vga_controller_inst|Mult0~32  = \vga_controller_inst|Mult0~8_RESULTA_bus [24];
assign \vga_controller_inst|Mult0~33  = \vga_controller_inst|Mult0~8_RESULTA_bus [25];
assign \vga_controller_inst|Mult0~34  = \vga_controller_inst|Mult0~8_RESULTA_bus [26];
assign \vga_controller_inst|Mult0~35  = \vga_controller_inst|Mult0~8_RESULTA_bus [27];
assign \vga_controller_inst|Mult0~36  = \vga_controller_inst|Mult0~8_RESULTA_bus [28];
assign \vga_controller_inst|Mult0~37  = \vga_controller_inst|Mult0~8_RESULTA_bus [29];
assign \vga_controller_inst|Mult0~38  = \vga_controller_inst|Mult0~8_RESULTA_bus [30];
assign \vga_controller_inst|Mult0~39  = \vga_controller_inst|Mult0~8_RESULTA_bus [31];
assign \vga_controller_inst|Mult0~40  = \vga_controller_inst|Mult0~8_RESULTA_bus [32];
assign \vga_controller_inst|Mult0~41  = \vga_controller_inst|Mult0~8_RESULTA_bus [33];
assign \vga_controller_inst|Mult0~42  = \vga_controller_inst|Mult0~8_RESULTA_bus [34];
assign \vga_controller_inst|Mult0~43  = \vga_controller_inst|Mult0~8_RESULTA_bus [35];
assign \vga_controller_inst|Mult0~44  = \vga_controller_inst|Mult0~8_RESULTA_bus [36];
assign \vga_controller_inst|Mult0~45  = \vga_controller_inst|Mult0~8_RESULTA_bus [37];
assign \vga_controller_inst|Mult0~46  = \vga_controller_inst|Mult0~8_RESULTA_bus [38];
assign \vga_controller_inst|Mult0~47  = \vga_controller_inst|Mult0~8_RESULTA_bus [39];
assign \vga_controller_inst|Mult0~48  = \vga_controller_inst|Mult0~8_RESULTA_bus [40];
assign \vga_controller_inst|Mult0~49  = \vga_controller_inst|Mult0~8_RESULTA_bus [41];
assign \vga_controller_inst|Mult0~50  = \vga_controller_inst|Mult0~8_RESULTA_bus [42];
assign \vga_controller_inst|Mult0~51  = \vga_controller_inst|Mult0~8_RESULTA_bus [43];
assign \vga_controller_inst|Mult0~52  = \vga_controller_inst|Mult0~8_RESULTA_bus [44];
assign \vga_controller_inst|Mult0~53  = \vga_controller_inst|Mult0~8_RESULTA_bus [45];
assign \vga_controller_inst|Mult0~54  = \vga_controller_inst|Mult0~8_RESULTA_bus [46];
assign \vga_controller_inst|Mult0~55  = \vga_controller_inst|Mult0~8_RESULTA_bus [47];
assign \vga_controller_inst|Mult0~56  = \vga_controller_inst|Mult0~8_RESULTA_bus [48];
assign \vga_controller_inst|Mult0~57  = \vga_controller_inst|Mult0~8_RESULTA_bus [49];
assign \vga_controller_inst|Mult0~58  = \vga_controller_inst|Mult0~8_RESULTA_bus [50];
assign \vga_controller_inst|Mult0~59  = \vga_controller_inst|Mult0~8_RESULTA_bus [51];
assign \vga_controller_inst|Mult0~60  = \vga_controller_inst|Mult0~8_RESULTA_bus [52];
assign \vga_controller_inst|Mult0~61  = \vga_controller_inst|Mult0~8_RESULTA_bus [53];
assign \vga_controller_inst|Mult0~62  = \vga_controller_inst|Mult0~8_RESULTA_bus [54];
assign \vga_controller_inst|Mult0~63  = \vga_controller_inst|Mult0~8_RESULTA_bus [55];
assign \vga_controller_inst|Mult0~64  = \vga_controller_inst|Mult0~8_RESULTA_bus [56];
assign \vga_controller_inst|Mult0~65  = \vga_controller_inst|Mult0~8_RESULTA_bus [57];
assign \vga_controller_inst|Mult0~66  = \vga_controller_inst|Mult0~8_RESULTA_bus [58];
assign \vga_controller_inst|Mult0~67  = \vga_controller_inst|Mult0~8_RESULTA_bus [59];
assign \vga_controller_inst|Mult0~68  = \vga_controller_inst|Mult0~8_RESULTA_bus [60];
assign \vga_controller_inst|Mult0~69  = \vga_controller_inst|Mult0~8_RESULTA_bus [61];
assign \vga_controller_inst|Mult0~70  = \vga_controller_inst|Mult0~8_RESULTA_bus [62];
assign \vga_controller_inst|Mult0~71  = \vga_controller_inst|Mult0~8_RESULTA_bus [63];

// Location: FF_X4_Y4_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\vga_module_inst|red_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\vga_module_inst|red_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\vga_module_inst|red_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\vga_module_inst|red_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\vga_module_inst|red_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\vga_module_inst|red_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\vga_module_inst|red_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\vga_module_inst|red_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\vga_module_inst|green_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\vga_module_inst|green_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\vga_module_inst|green_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\vga_module_inst|green_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\vga_module_inst|green_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\vga_module_inst|green_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\vga_module_inst|green_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\vga_module_inst|green_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\vga_module_inst|blue_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\vga_module_inst|blue_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\vga_module_inst|blue_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\vga_module_inst|blue_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\vga_module_inst|blue_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\vga_module_inst|blue_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\vga_module_inst|blue_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\vga_module_inst|blue_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\vga_module_inst|hysnc_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga_module_inst|vsync_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(!\vga_clock_inst|CLK_OUT_25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK~output (
	.i(\vga_module_inst|blank~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
defparam \VGA_BLANK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
defparam \VGA_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\display_inst|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\display_inst|HEX2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(!\display_inst|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\display_inst|Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\display_inst|Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\display_inst|Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\display_inst|Decoder0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(!\zoom_controller_inst|ALGORITHM [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\zoom_controller_inst|ALGORITHM [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N36
cyclonev_lcell_comb \vga_clock_inst|CLK_OUT_25~0 (
// Equation(s):
// \vga_clock_inst|CLK_OUT_25~0_combout  = ( !\vga_clock_inst|CLK_OUT_25~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_clock_inst|CLK_OUT_25~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_clock_inst|CLK_OUT_25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_clock_inst|CLK_OUT_25~0 .extended_lut = "off";
defparam \vga_clock_inst|CLK_OUT_25~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_clock_inst|CLK_OUT_25~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \RESET~input (
	.i(RESET),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET~input_o ));
// synopsys translate_off
defparam \RESET~input .bus_hold = "false";
defparam \RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y12_N41
dffeas \vga_clock_inst|CLK_OUT_25 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\vga_clock_inst|CLK_OUT_25~0_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_clock_inst|CLK_OUT_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_clock_inst|CLK_OUT_25 .is_wysiwyg = "true";
defparam \vga_clock_inst|CLK_OUT_25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \vga_module_inst|Add0~29 (
// Equation(s):
// \vga_module_inst|Add0~29_sumout  = SUM(( \vga_module_inst|h_counter [0] ) + ( VCC ) + ( !VCC ))
// \vga_module_inst|Add0~30  = CARRY(( \vga_module_inst|h_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~29_sumout ),
	.cout(\vga_module_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~29 .extended_lut = "off";
defparam \vga_module_inst|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \vga_module_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N54
cyclonev_lcell_comb \vga_module_inst|Add0~25 (
// Equation(s):
// \vga_module_inst|Add0~25_sumout  = SUM(( \vga_module_inst|h_counter [8] ) + ( GND ) + ( \vga_module_inst|Add0~2  ))
// \vga_module_inst|Add0~26  = CARRY(( \vga_module_inst|h_counter [8] ) + ( GND ) + ( \vga_module_inst|Add0~2  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|h_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~25_sumout ),
	.cout(\vga_module_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~25 .extended_lut = "off";
defparam \vga_module_inst|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_module_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N57
cyclonev_lcell_comb \vga_module_inst|Add0~21 (
// Equation(s):
// \vga_module_inst|Add0~21_sumout  = SUM(( \vga_module_inst|h_counter [9] ) + ( GND ) + ( \vga_module_inst|Add0~26  ))

	.dataa(!\vga_module_inst|h_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~21 .extended_lut = "off";
defparam \vga_module_inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N50
dffeas \vga_module_inst|h_counter[9] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[6]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[9] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N9
cyclonev_lcell_comb \vga_module_inst|Equal1~0 (
// Equation(s):
// \vga_module_inst|Equal1~0_combout  = (!\vga_module_inst|h_counter [6] & (!\vga_module_inst|h_counter [4] & !\vga_module_inst|h_counter [9]))

	.dataa(gnd),
	.datab(!\vga_module_inst|h_counter [6]),
	.datac(!\vga_module_inst|h_counter [4]),
	.datad(!\vga_module_inst|h_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal1~0 .extended_lut = "off";
defparam \vga_module_inst|Equal1~0 .lut_mask = 64'hC000C000C000C000;
defparam \vga_module_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N51
cyclonev_lcell_comb \vga_module_inst|Equal0~0 (
// Equation(s):
// \vga_module_inst|Equal0~0_combout  = ( !\vga_module_inst|h_counter [8] & ( (\vga_module_inst|h_counter [2] & (!\vga_module_inst|h_counter [7] & (\vga_module_inst|h_counter [3] & \vga_module_inst|h_counter [1]))) ) )

	.dataa(!\vga_module_inst|h_counter [2]),
	.datab(!\vga_module_inst|h_counter [7]),
	.datac(!\vga_module_inst|h_counter [3]),
	.datad(!\vga_module_inst|h_counter [1]),
	.datae(gnd),
	.dataf(!\vga_module_inst|h_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal0~0 .extended_lut = "off";
defparam \vga_module_inst|Equal0~0 .lut_mask = 64'h0004000400000000;
defparam \vga_module_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N15
cyclonev_lcell_comb \vga_module_inst|Equal3~0 (
// Equation(s):
// \vga_module_inst|Equal3~0_combout  = ( \vga_module_inst|Equal0~0_combout  & ( (\vga_module_inst|h_counter [5] & (\vga_module_inst|h_counter [0] & \vga_module_inst|Equal1~0_combout )) ) )

	.dataa(!\vga_module_inst|h_counter [5]),
	.datab(!\vga_module_inst|h_counter [0]),
	.datac(!\vga_module_inst|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal3~0 .extended_lut = "off";
defparam \vga_module_inst|Equal3~0 .lut_mask = 64'h0000000001010101;
defparam \vga_module_inst|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N12
cyclonev_lcell_comb \vga_module_inst|Equal1~1 (
// Equation(s):
// \vga_module_inst|Equal1~1_combout  = ( \vga_module_inst|Equal0~0_combout  & ( (\vga_module_inst|h_counter [0] & (!\vga_module_inst|h_counter [5] & \vga_module_inst|Equal1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\vga_module_inst|h_counter [0]),
	.datac(!\vga_module_inst|h_counter [5]),
	.datad(!\vga_module_inst|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal1~1 .extended_lut = "off";
defparam \vga_module_inst|Equal1~1 .lut_mask = 64'h0000000000300030;
defparam \vga_module_inst|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \vga_module_inst|Equal0~1 (
// Equation(s):
// \vga_module_inst|Equal0~1_combout  = (\vga_module_inst|h_counter [6] & (\vga_module_inst|h_counter [0] & \vga_module_inst|h_counter [4]))

	.dataa(gnd),
	.datab(!\vga_module_inst|h_counter [6]),
	.datac(!\vga_module_inst|h_counter [0]),
	.datad(!\vga_module_inst|h_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal0~1 .extended_lut = "off";
defparam \vga_module_inst|Equal0~1 .lut_mask = 64'h0003000300030003;
defparam \vga_module_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N27
cyclonev_lcell_comb \vga_module_inst|Equal0~2 (
// Equation(s):
// \vga_module_inst|Equal0~2_combout  = ( \vga_module_inst|Equal0~0_combout  & ( (\vga_module_inst|h_counter [5] & (\vga_module_inst|Equal0~1_combout  & \vga_module_inst|h_counter [9])) ) )

	.dataa(!\vga_module_inst|h_counter [5]),
	.datab(!\vga_module_inst|Equal0~1_combout ),
	.datac(gnd),
	.datad(!\vga_module_inst|h_counter [9]),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal0~2 .extended_lut = "off";
defparam \vga_module_inst|Equal0~2 .lut_mask = 64'h0000000000110011;
defparam \vga_module_inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N42
cyclonev_lcell_comb \vga_module_inst|h_state~17 (
// Equation(s):
// \vga_module_inst|h_state~17_combout  = ( \RESET~input_o  & ( (!\vga_module_inst|h_state.H_BACK_STATE~q  & (((\vga_module_inst|h_state.H_ACTIVE_STATE~q ) # (\vga_module_inst|Equal0~2_combout )))) # (\vga_module_inst|h_state.H_BACK_STATE~q  & 
// (!\vga_module_inst|Equal3~0_combout )) ) )

	.dataa(!\vga_module_inst|h_state.H_BACK_STATE~q ),
	.datab(!\vga_module_inst|Equal3~0_combout ),
	.datac(!\vga_module_inst|Equal0~2_combout ),
	.datad(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\RESET~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_state~17 .extended_lut = "off";
defparam \vga_module_inst|h_state~17 .lut_mask = 64'h000000004EEE4EEE;
defparam \vga_module_inst|h_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N35
dffeas \vga_module_inst|h_state.H_ACTIVE_STATE (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|h_state~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_state.H_ACTIVE_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|h_state.H_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N18
cyclonev_lcell_comb \vga_module_inst|h_state~21 (
// Equation(s):
// \vga_module_inst|h_state~21_combout  = ( \vga_module_inst|Equal1~1_combout  & ( (\vga_module_inst|Equal0~2_combout  & !\vga_module_inst|h_state.H_ACTIVE_STATE~q ) ) ) # ( !\vga_module_inst|Equal1~1_combout  & ( ((\vga_module_inst|Equal0~2_combout  & 
// !\vga_module_inst|h_state.H_ACTIVE_STATE~q )) # (\vga_module_inst|h_state.H_FRONT_STATE~q ) ) )

	.dataa(!\vga_module_inst|Equal0~2_combout ),
	.datab(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_module_inst|h_state.H_FRONT_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_state~21 .extended_lut = "off";
defparam \vga_module_inst|h_state~21 .lut_mask = 64'h4F4F4F4F44444444;
defparam \vga_module_inst|h_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N5
dffeas \vga_module_inst|h_state.H_FRONT_STATE (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|h_state~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_state.H_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_state.H_FRONT_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|h_state.H_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \vga_module_inst|Equal2~0 (
// Equation(s):
// \vga_module_inst|Equal2~0_combout  = ( \vga_module_inst|Equal0~0_combout  & ( (!\vga_module_inst|h_counter [5] & (\vga_module_inst|Equal0~1_combout  & !\vga_module_inst|h_counter [9])) ) )

	.dataa(!\vga_module_inst|h_counter [5]),
	.datab(!\vga_module_inst|Equal0~1_combout ),
	.datac(!\vga_module_inst|h_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal2~0 .extended_lut = "off";
defparam \vga_module_inst|Equal2~0 .lut_mask = 64'h0000000020202020;
defparam \vga_module_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N15
cyclonev_lcell_comb \vga_module_inst|h_state~20 (
// Equation(s):
// \vga_module_inst|h_state~20_combout  = ( \vga_module_inst|Equal2~0_combout  & ( (!\vga_module_inst|h_state.H_PULSE_STATE~q  & (\vga_module_inst|Equal1~1_combout  & \vga_module_inst|h_state.H_FRONT_STATE~q )) ) ) # ( !\vga_module_inst|Equal2~0_combout  & ( 
// ((\vga_module_inst|Equal1~1_combout  & \vga_module_inst|h_state.H_FRONT_STATE~q )) # (\vga_module_inst|h_state.H_PULSE_STATE~q ) ) )

	.dataa(gnd),
	.datab(!\vga_module_inst|h_state.H_PULSE_STATE~q ),
	.datac(!\vga_module_inst|Equal1~1_combout ),
	.datad(!\vga_module_inst|h_state.H_FRONT_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_state~20 .extended_lut = "off";
defparam \vga_module_inst|h_state~20 .lut_mask = 64'h333F333F000C000C;
defparam \vga_module_inst|h_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N20
dffeas \vga_module_inst|h_state.H_PULSE_STATE (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|h_state~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_state.H_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_state.H_PULSE_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|h_state.H_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \vga_module_inst|h_state~18 (
// Equation(s):
// \vga_module_inst|h_state~18_combout  = ( \vga_module_inst|Equal0~1_combout  & ( (\vga_module_inst|Equal0~0_combout  & (\vga_module_inst|h_state.H_PULSE_STATE~q  & (!\vga_module_inst|h_counter [5] & !\vga_module_inst|h_counter [9]))) ) )

	.dataa(!\vga_module_inst|Equal0~0_combout ),
	.datab(!\vga_module_inst|h_state.H_PULSE_STATE~q ),
	.datac(!\vga_module_inst|h_counter [5]),
	.datad(!\vga_module_inst|h_counter [9]),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_state~18 .extended_lut = "off";
defparam \vga_module_inst|h_state~18 .lut_mask = 64'h0000000010001000;
defparam \vga_module_inst|h_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N45
cyclonev_lcell_comb \vga_module_inst|h_state~19 (
// Equation(s):
// \vga_module_inst|h_state~19_combout  = (!\vga_module_inst|h_state.H_BACK_STATE~q  & ((\vga_module_inst|h_state~18_combout ))) # (\vga_module_inst|h_state.H_BACK_STATE~q  & (!\vga_module_inst|Equal3~0_combout ))

	.dataa(!\vga_module_inst|h_state.H_BACK_STATE~q ),
	.datab(!\vga_module_inst|Equal3~0_combout ),
	.datac(gnd),
	.datad(!\vga_module_inst|h_state~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_state~19 .extended_lut = "off";
defparam \vga_module_inst|h_state~19 .lut_mask = 64'h44EE44EE44EE44EE;
defparam \vga_module_inst|h_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N53
dffeas \vga_module_inst|h_state.H_BACK_STATE (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|h_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_state.H_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_state.H_BACK_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|h_state.H_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N3
cyclonev_lcell_comb \vga_module_inst|h_counter[6]~3 (
// Equation(s):
// \vga_module_inst|h_counter[6]~3_combout  = ( !\vga_module_inst|h_state.H_FRONT_STATE~q  & ( \vga_module_inst|h_counter [5] & ( (\vga_module_inst|h_counter [9] & (\vga_module_inst|h_counter [4] & (\vga_module_inst|h_counter [6] & \vga_module_inst|h_counter 
// [0]))) ) ) ) # ( \vga_module_inst|h_state.H_FRONT_STATE~q  & ( !\vga_module_inst|h_counter [5] & ( (!\vga_module_inst|h_counter [9] & (!\vga_module_inst|h_counter [4] & (!\vga_module_inst|h_counter [6] & \vga_module_inst|h_counter [0]))) ) ) )

	.dataa(!\vga_module_inst|h_counter [9]),
	.datab(!\vga_module_inst|h_counter [4]),
	.datac(!\vga_module_inst|h_counter [6]),
	.datad(!\vga_module_inst|h_counter [0]),
	.datae(!\vga_module_inst|h_state.H_FRONT_STATE~q ),
	.dataf(!\vga_module_inst|h_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_counter[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_counter[6]~3 .extended_lut = "off";
defparam \vga_module_inst|h_counter[6]~3 .lut_mask = 64'h0000008000010000;
defparam \vga_module_inst|h_counter[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \vga_module_inst|h_counter[6]~1 (
// Equation(s):
// \vga_module_inst|h_counter[6]~1_combout  = ( \vga_module_inst|h_counter [1] & ( \vga_module_inst|h_counter [3] & ( (\vga_module_inst|h_counter[6]~3_combout  & (!\vga_module_inst|h_counter [8] & (!\vga_module_inst|h_counter [7] & \vga_module_inst|h_counter 
// [2]))) ) ) )

	.dataa(!\vga_module_inst|h_counter[6]~3_combout ),
	.datab(!\vga_module_inst|h_counter [8]),
	.datac(!\vga_module_inst|h_counter [7]),
	.datad(!\vga_module_inst|h_counter [2]),
	.datae(!\vga_module_inst|h_counter [1]),
	.dataf(!\vga_module_inst|h_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_counter[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_counter[6]~1 .extended_lut = "off";
defparam \vga_module_inst|h_counter[6]~1 .lut_mask = 64'h0000000000000040;
defparam \vga_module_inst|h_counter[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N48
cyclonev_lcell_comb \vga_module_inst|h_counter[6]~2 (
// Equation(s):
// \vga_module_inst|h_counter[6]~2_combout  = ( \vga_module_inst|h_state~18_combout  & ( \RESET~input_o  & ( (!\vga_module_inst|h_state.H_BACK_STATE~q ) # (\vga_module_inst|Equal3~0_combout ) ) ) ) # ( !\vga_module_inst|h_state~18_combout  & ( \RESET~input_o 
//  & ( (!\vga_module_inst|h_state.H_BACK_STATE~q  & (\vga_module_inst|h_counter[6]~1_combout  & (!\vga_module_inst|h_state.H_PULSE_STATE~q ))) # (\vga_module_inst|h_state.H_BACK_STATE~q  & (((\vga_module_inst|Equal3~0_combout )))) ) ) ) # ( 
// \vga_module_inst|h_state~18_combout  & ( !\RESET~input_o  ) ) # ( !\vga_module_inst|h_state~18_combout  & ( !\RESET~input_o  ) )

	.dataa(!\vga_module_inst|h_state.H_BACK_STATE~q ),
	.datab(!\vga_module_inst|h_counter[6]~1_combout ),
	.datac(!\vga_module_inst|h_state.H_PULSE_STATE~q ),
	.datad(!\vga_module_inst|Equal3~0_combout ),
	.datae(!\vga_module_inst|h_state~18_combout ),
	.dataf(!\RESET~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|h_counter[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|h_counter[6]~2 .extended_lut = "off";
defparam \vga_module_inst|h_counter[6]~2 .lut_mask = 64'hFFFFFFFF2075AAFF;
defparam \vga_module_inst|h_counter[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N2
dffeas \vga_module_inst|h_counter[0] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[6]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[0] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \vga_module_inst|Add0~37 (
// Equation(s):
// \vga_module_inst|Add0~37_sumout  = SUM(( \vga_module_inst|h_counter [1] ) + ( GND ) + ( \vga_module_inst|Add0~30  ))
// \vga_module_inst|Add0~38  = CARRY(( \vga_module_inst|h_counter [1] ) + ( GND ) + ( \vga_module_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~37_sumout ),
	.cout(\vga_module_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~37 .extended_lut = "off";
defparam \vga_module_inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N47
dffeas \vga_module_inst|h_counter[1] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[6]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[1] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \vga_module_inst|Add0~33 (
// Equation(s):
// \vga_module_inst|Add0~33_sumout  = SUM(( \vga_module_inst|h_counter [2] ) + ( GND ) + ( \vga_module_inst|Add0~38  ))
// \vga_module_inst|Add0~34  = CARRY(( \vga_module_inst|h_counter [2] ) + ( GND ) + ( \vga_module_inst|Add0~38  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|h_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~33_sumout ),
	.cout(\vga_module_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~33 .extended_lut = "off";
defparam \vga_module_inst|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_module_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N32
dffeas \vga_module_inst|h_counter[2] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[6]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[2] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N39
cyclonev_lcell_comb \vga_module_inst|Add0~9 (
// Equation(s):
// \vga_module_inst|Add0~9_sumout  = SUM(( \vga_module_inst|h_counter [3] ) + ( GND ) + ( \vga_module_inst|Add0~34  ))
// \vga_module_inst|Add0~10  = CARRY(( \vga_module_inst|h_counter [3] ) + ( GND ) + ( \vga_module_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~9_sumout ),
	.cout(\vga_module_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~9 .extended_lut = "off";
defparam \vga_module_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N44
dffeas \vga_module_inst|h_counter[3] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[6]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[3] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \vga_module_inst|Add0~5 (
// Equation(s):
// \vga_module_inst|Add0~5_sumout  = SUM(( \vga_module_inst|h_counter [4] ) + ( GND ) + ( \vga_module_inst|Add0~10  ))
// \vga_module_inst|Add0~6  = CARRY(( \vga_module_inst|h_counter [4] ) + ( GND ) + ( \vga_module_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|h_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~5_sumout ),
	.cout(\vga_module_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~5 .extended_lut = "off";
defparam \vga_module_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_module_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N35
dffeas \vga_module_inst|h_counter[4] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[6]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[4] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N45
cyclonev_lcell_comb \vga_module_inst|Add0~17 (
// Equation(s):
// \vga_module_inst|Add0~17_sumout  = SUM(( \vga_module_inst|h_counter [5] ) + ( GND ) + ( \vga_module_inst|Add0~6  ))
// \vga_module_inst|Add0~18  = CARRY(( \vga_module_inst|h_counter [5] ) + ( GND ) + ( \vga_module_inst|Add0~6  ))

	.dataa(!\vga_module_inst|h_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~17_sumout ),
	.cout(\vga_module_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~17 .extended_lut = "off";
defparam \vga_module_inst|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N41
dffeas \vga_module_inst|h_counter[5] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[6]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[5] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \vga_module_inst|Add0~13 (
// Equation(s):
// \vga_module_inst|Add0~13_sumout  = SUM(( \vga_module_inst|h_counter [6] ) + ( GND ) + ( \vga_module_inst|Add0~18  ))
// \vga_module_inst|Add0~14  = CARRY(( \vga_module_inst|h_counter [6] ) + ( GND ) + ( \vga_module_inst|Add0~18  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|h_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~13_sumout ),
	.cout(\vga_module_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~13 .extended_lut = "off";
defparam \vga_module_inst|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_module_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N38
dffeas \vga_module_inst|h_counter[6] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[6]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[6] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N51
cyclonev_lcell_comb \vga_module_inst|Add0~1 (
// Equation(s):
// \vga_module_inst|Add0~1_sumout  = SUM(( \vga_module_inst|h_counter [7] ) + ( GND ) + ( \vga_module_inst|Add0~14  ))
// \vga_module_inst|Add0~2  = CARRY(( \vga_module_inst|h_counter [7] ) + ( GND ) + ( \vga_module_inst|Add0~14  ))

	.dataa(!\vga_module_inst|h_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add0~1_sumout ),
	.cout(\vga_module_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add0~1 .extended_lut = "off";
defparam \vga_module_inst|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N56
dffeas \vga_module_inst|h_counter[7] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[6]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[7] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N53
dffeas \vga_module_inst|h_counter[8] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|h_counter[6]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|h_counter[8] .is_wysiwyg = "true";
defparam \vga_module_inst|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLK~inputCLKENA0 (
	.inclk(\CLK~input_o ),
	.ena(vcc),
	.outclk(\CLK~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLK~inputCLKENA0 .clock_type = "global clock";
defparam \CLK~inputCLKENA0 .disable_mode = "low";
defparam \CLK~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLK~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLK~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~feeder (
// Equation(s):
// \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~feeder .extended_lut = "off";
defparam \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \RUN~input (
	.i(RUN),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RUN~input_o ));
// synopsys translate_off
defparam \RUN~input .bus_hold = "false";
defparam \RUN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N15
cyclonev_lcell_comb \zoom_controller_inst|ALGORITHM[0]~0 (
// Equation(s):
// \zoom_controller_inst|ALGORITHM[0]~0_combout  = !\zoom_controller_inst|ALGORITHM [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\zoom_controller_inst|ALGORITHM [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zoom_controller_inst|ALGORITHM[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zoom_controller_inst|ALGORITHM[0]~0 .extended_lut = "off";
defparam \zoom_controller_inst|ALGORITHM[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \zoom_controller_inst|ALGORITHM[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \ALGORITHM_SELECTOR~input (
	.i(ALGORITHM_SELECTOR),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALGORITHM_SELECTOR~input_o ));
// synopsys translate_off
defparam \ALGORITHM_SELECTOR~input .bus_hold = "false";
defparam \ALGORITHM_SELECTOR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N18
cyclonev_lcell_comb \zoom_controller_inst|select_button_d~0 (
// Equation(s):
// \zoom_controller_inst|select_button_d~0_combout  = !\ALGORITHM_SELECTOR~input_o 

	.dataa(gnd),
	.datab(!\ALGORITHM_SELECTOR~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zoom_controller_inst|select_button_d~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zoom_controller_inst|select_button_d~0 .extended_lut = "off";
defparam \zoom_controller_inst|select_button_d~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \zoom_controller_inst|select_button_d~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N20
dffeas \zoom_controller_inst|select_button_d (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\zoom_controller_inst|select_button_d~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\zoom_controller_inst|select_button_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \zoom_controller_inst|select_button_d .is_wysiwyg = "true";
defparam \zoom_controller_inst|select_button_d .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N21
cyclonev_lcell_comb \zoom_controller_inst|select_button_posedge (
// Equation(s):
// \zoom_controller_inst|select_button_posedge~combout  = ( !\zoom_controller_inst|select_button_d~q  & ( !\ALGORITHM_SELECTOR~input_o  ) )

	.dataa(gnd),
	.datab(!\ALGORITHM_SELECTOR~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|select_button_d~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zoom_controller_inst|select_button_posedge~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zoom_controller_inst|select_button_posedge .extended_lut = "off";
defparam \zoom_controller_inst|select_button_posedge .lut_mask = 64'hCCCCCCCC00000000;
defparam \zoom_controller_inst|select_button_posedge .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N17
dffeas \zoom_controller_inst|ALGORITHM[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\zoom_controller_inst|ALGORITHM[0]~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\zoom_controller_inst|select_button_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\zoom_controller_inst|ALGORITHM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \zoom_controller_inst|ALGORITHM[0] .is_wysiwyg = "true";
defparam \zoom_controller_inst|ALGORITHM[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \display_inst|HEX2~0 (
// Equation(s):
// \display_inst|HEX2~0_combout  = ( \zoom_controller_inst|ALGORITHM [1] & ( !\zoom_controller_inst|ALGORITHM [0] ) ) # ( !\zoom_controller_inst|ALGORITHM [1] & ( \zoom_controller_inst|ALGORITHM [0] ) )

	.dataa(gnd),
	.datab(!\zoom_controller_inst|ALGORITHM [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|ALGORITHM [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_inst|HEX2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_inst|HEX2~0 .extended_lut = "off";
defparam \display_inst|HEX2~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \display_inst|HEX2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N14
dffeas \zoom_controller_inst|ALGORITHM[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\display_inst|HEX2~0_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\zoom_controller_inst|select_button_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\zoom_controller_inst|ALGORITHM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \zoom_controller_inst|ALGORITHM[1] .is_wysiwyg = "true";
defparam \zoom_controller_inst|ALGORITHM[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N51
cyclonev_lcell_comb \zoom_controller_inst|IMAGE_STATE.S_REDUCED~feeder (
// Equation(s):
// \zoom_controller_inst|IMAGE_STATE.S_REDUCED~feeder_combout  = ( \zoom_controller_inst|ALGORITHM [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|ALGORITHM [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zoom_controller_inst|IMAGE_STATE.S_REDUCED~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zoom_controller_inst|IMAGE_STATE.S_REDUCED~feeder .extended_lut = "off";
defparam \zoom_controller_inst|IMAGE_STATE.S_REDUCED~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \zoom_controller_inst|IMAGE_STATE.S_REDUCED~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N52
dffeas \zoom_controller_inst|IMAGE_STATE.S_REDUCED (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\zoom_controller_inst|IMAGE_STATE.S_REDUCED~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_inst|state.S_PROCESSING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.prn(vcc));
// synopsys translate_off
defparam \zoom_controller_inst|IMAGE_STATE.S_REDUCED .is_wysiwyg = "true";
defparam \zoom_controller_inst|IMAGE_STATE.S_REDUCED .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \data_manager_inst|Selector0~0 (
// Equation(s):
// \data_manager_inst|Selector0~0_combout  = ( \controller_inst|state.S_PROCESSING~q  ) # ( !\controller_inst|state.S_PROCESSING~q  & ( (!\data_manager_inst|state.S_DONE~DUPLICATE_q  & \data_manager_inst|state.S_IDLE~q ) ) )

	.dataa(gnd),
	.datab(!\data_manager_inst|state.S_DONE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\data_manager_inst|state.S_IDLE~q ),
	.datae(gnd),
	.dataf(!\controller_inst|state.S_PROCESSING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Selector0~0 .extended_lut = "off";
defparam \data_manager_inst|Selector0~0 .lut_mask = 64'h00CC00CCFFFFFFFF;
defparam \data_manager_inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N37
dffeas \data_manager_inst|state.S_IDLE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|state.S_IDLE .is_wysiwyg = "true";
defparam \data_manager_inst|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N45
cyclonev_lcell_comb \data_manager_inst|always1~1 (
// Equation(s):
// \data_manager_inst|always1~1_combout  = ( !\data_manager_inst|state.S_IDLE~q  & ( \controller_inst|state.S_PROCESSING~q  ) )

	.dataa(!\controller_inst|state.S_PROCESSING~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|state.S_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|always1~1 .extended_lut = "off";
defparam \data_manager_inst|always1~1 .lut_mask = 64'h5555555500000000;
defparam \data_manager_inst|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \data_manager_inst|Add1~21 (
// Equation(s):
// \data_manager_inst|Add1~21_sumout  = SUM(( \data_manager_inst|y_counter[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))
// \data_manager_inst|Add1~22  = CARRY(( \data_manager_inst|y_counter[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\data_manager_inst|y_counter[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add1~21_sumout ),
	.cout(\data_manager_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add1~21 .extended_lut = "off";
defparam \data_manager_inst|Add1~21 .lut_mask = 64'h0000000000003333;
defparam \data_manager_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \data_manager_inst|y_counter[0]~SCLR_LUT (
// Equation(s):
// \data_manager_inst|y_counter[0]~SCLR_LUT_combout  = (!\data_manager_inst|always1~1_combout  & \data_manager_inst|Add1~21_sumout )

	.dataa(gnd),
	.datab(!\data_manager_inst|always1~1_combout ),
	.datac(gnd),
	.datad(!\data_manager_inst|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|y_counter[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|y_counter[0]~SCLR_LUT .extended_lut = "off";
defparam \data_manager_inst|y_counter[0]~SCLR_LUT .lut_mask = 64'h00CC00CC00CC00CC;
defparam \data_manager_inst|y_counter[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \data_manager_inst|Add0~9 (
// Equation(s):
// \data_manager_inst|Add0~9_sumout  = SUM(( \data_manager_inst|x_counter [0] ) + ( VCC ) + ( !VCC ))
// \data_manager_inst|Add0~10  = CARRY(( \data_manager_inst|x_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_manager_inst|x_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add0~9_sumout ),
	.cout(\data_manager_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add0~9 .extended_lut = "off";
defparam \data_manager_inst|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \data_manager_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \data_manager_inst|Add0~33 (
// Equation(s):
// \data_manager_inst|Add0~33_sumout  = SUM(( \data_manager_inst|x_counter [6] ) + ( GND ) + ( \data_manager_inst|Add0~22  ))
// \data_manager_inst|Add0~34  = CARRY(( \data_manager_inst|x_counter [6] ) + ( GND ) + ( \data_manager_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_manager_inst|x_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add0~33_sumout ),
	.cout(\data_manager_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add0~33 .extended_lut = "off";
defparam \data_manager_inst|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \data_manager_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N21
cyclonev_lcell_comb \data_manager_inst|Add0~29 (
// Equation(s):
// \data_manager_inst|Add0~29_sumout  = SUM(( \data_manager_inst|x_counter [7] ) + ( GND ) + ( \data_manager_inst|Add0~34  ))
// \data_manager_inst|Add0~30  = CARRY(( \data_manager_inst|x_counter [7] ) + ( GND ) + ( \data_manager_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_manager_inst|x_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add0~29_sumout ),
	.cout(\data_manager_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add0~29 .extended_lut = "off";
defparam \data_manager_inst|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \data_manager_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~0 (
// Equation(s):
// \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~0_combout  = ( !\zoom_controller_inst|ALGORITHM [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|ALGORITHM [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~0 .extended_lut = "off";
defparam \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N52
dffeas \zoom_controller_inst|IMAGE_STATE.S_ENLARGED (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_inst|state.S_PROCESSING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.prn(vcc));
// synopsys translate_off
defparam \zoom_controller_inst|IMAGE_STATE.S_ENLARGED .is_wysiwyg = "true";
defparam \zoom_controller_inst|IMAGE_STATE.S_ENLARGED .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \data_manager_inst|always2~0 (
// Equation(s):
// \data_manager_inst|always2~0_combout  = ( \data_manager_inst|y_counter[2]~_Duplicate_1_q  & ( ((\data_manager_inst|y_counter[1]~_Duplicate_1_q  & \data_manager_inst|y_counter[0]~_Duplicate_1_q )) # (\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ) ) ) # ( 
// !\data_manager_inst|y_counter[2]~_Duplicate_1_q  & ( (\data_manager_inst|y_counter[1]~_Duplicate_1_q  & (\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & \data_manager_inst|y_counter[0]~_Duplicate_1_q )) ) )

	.dataa(!\data_manager_inst|y_counter[1]~_Duplicate_1_q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datac(!\data_manager_inst|y_counter[0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|y_counter[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|always2~0 .extended_lut = "off";
defparam \data_manager_inst|always2~0 .lut_mask = 64'h0101010137373737;
defparam \data_manager_inst|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \data_manager_inst|always2~1 (
// Equation(s):
// \data_manager_inst|always2~1_combout  = ( \data_manager_inst|y_counter[4]~_Duplicate_1_q  & ( \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & ( (\data_manager_inst|y_counter[5]~_Duplicate_1_q  & (((\data_manager_inst|always2~0_combout  & 
// \data_manager_inst|y_counter[3]~_Duplicate_1_q )) # (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ))) ) ) ) # ( !\data_manager_inst|y_counter[4]~_Duplicate_1_q  & ( \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & ( 
// (\data_manager_inst|y_counter[5]~_Duplicate_1_q  & (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & (\data_manager_inst|always2~0_combout  & \data_manager_inst|y_counter[3]~_Duplicate_1_q ))) ) ) ) # ( \data_manager_inst|y_counter[4]~_Duplicate_1_q  & ( 
// !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & ( (\data_manager_inst|y_counter[5]~_Duplicate_1_q  & (((\data_manager_inst|y_counter[3]~_Duplicate_1_q ) # (\data_manager_inst|always2~0_combout )) # (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ))) ) ) 
// ) # ( !\data_manager_inst|y_counter[4]~_Duplicate_1_q  & ( !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & ( (\data_manager_inst|y_counter[5]~_Duplicate_1_q  & (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & 
// ((\data_manager_inst|y_counter[3]~_Duplicate_1_q ) # (\data_manager_inst|always2~0_combout )))) ) ) )

	.dataa(!\data_manager_inst|y_counter[5]~_Duplicate_1_q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datac(!\data_manager_inst|always2~0_combout ),
	.datad(!\data_manager_inst|y_counter[3]~_Duplicate_1_q ),
	.datae(!\data_manager_inst|y_counter[4]~_Duplicate_1_q ),
	.dataf(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|always2~1 .extended_lut = "off";
defparam \data_manager_inst|always2~1 .lut_mask = 64'h0111155500011115;
defparam \data_manager_inst|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N15
cyclonev_lcell_comb \display_inst|Decoder0~1 (
// Equation(s):
// \display_inst|Decoder0~1_combout  = ( \zoom_controller_inst|ALGORITHM [0] & ( \zoom_controller_inst|ALGORITHM [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\zoom_controller_inst|ALGORITHM [0]),
	.dataf(!\zoom_controller_inst|ALGORITHM [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_inst|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_inst|Decoder0~1 .extended_lut = "off";
defparam \display_inst|Decoder0~1 .lut_mask = 64'h000000000000FFFF;
defparam \display_inst|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N9
cyclonev_lcell_comb \data_manager_inst|ba_inst|fetch_counter~1 (
// Equation(s):
// \data_manager_inst|ba_inst|fetch_counter~1_combout  = ( \data_manager_inst|state.S_FETCH~q  & ( (\zoom_controller_inst|ALGORITHM [0] & (\zoom_controller_inst|ALGORITHM [1] & !\data_manager_inst|ba_inst|fetch_counter [0])) ) )

	.dataa(!\zoom_controller_inst|ALGORITHM [0]),
	.datab(!\zoom_controller_inst|ALGORITHM [1]),
	.datac(gnd),
	.datad(!\data_manager_inst|ba_inst|fetch_counter [0]),
	.datae(gnd),
	.dataf(!\data_manager_inst|state.S_FETCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|ba_inst|fetch_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|fetch_counter~1 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|fetch_counter~1 .lut_mask = 64'h0000000011001100;
defparam \data_manager_inst|ba_inst|fetch_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N10
dffeas \data_manager_inst|ba_inst|fetch_counter[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|ba_inst|fetch_counter~1_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|fetch_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|fetch_counter[0] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|fetch_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \data_manager_inst|ba_inst|fetch_counter~0 (
// Equation(s):
// \data_manager_inst|ba_inst|fetch_counter~0_combout  = ( \data_manager_inst|state.S_FETCH~q  & ( \data_manager_inst|ba_inst|fetch_counter [0] & ( (\display_inst|Decoder0~1_combout  & !\data_manager_inst|ba_inst|fetch_counter [1]) ) ) ) # ( 
// \data_manager_inst|state.S_FETCH~q  & ( !\data_manager_inst|ba_inst|fetch_counter [0] & ( (\display_inst|Decoder0~1_combout  & \data_manager_inst|ba_inst|fetch_counter [1]) ) ) )

	.dataa(gnd),
	.datab(!\display_inst|Decoder0~1_combout ),
	.datac(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datad(gnd),
	.datae(!\data_manager_inst|state.S_FETCH~q ),
	.dataf(!\data_manager_inst|ba_inst|fetch_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|ba_inst|fetch_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|fetch_counter~0 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|fetch_counter~0 .lut_mask = 64'h0000030300003030;
defparam \data_manager_inst|ba_inst|fetch_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N31
dffeas \data_manager_inst|ba_inst|fetch_counter[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_manager_inst|ba_inst|fetch_counter~0_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|fetch_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|fetch_counter[1] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|fetch_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \data_manager_inst|ba_inst|FETCH_DONE~0 (
// Equation(s):
// \data_manager_inst|ba_inst|FETCH_DONE~0_combout  = ( \data_manager_inst|state.S_FETCH~q  & ( (\zoom_controller_inst|ALGORITHM [0] & (\zoom_controller_inst|ALGORITHM [1] & (\data_manager_inst|ba_inst|fetch_counter [1] & 
// \data_manager_inst|ba_inst|fetch_counter [0]))) ) )

	.dataa(!\zoom_controller_inst|ALGORITHM [0]),
	.datab(!\zoom_controller_inst|ALGORITHM [1]),
	.datac(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datad(!\data_manager_inst|ba_inst|fetch_counter [0]),
	.datae(gnd),
	.dataf(!\data_manager_inst|state.S_FETCH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|ba_inst|FETCH_DONE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|FETCH_DONE~0 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|FETCH_DONE~0 .lut_mask = 64'h0000000000010001;
defparam \data_manager_inst|ba_inst|FETCH_DONE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \data_manager_inst|ba_inst|FETCH_DONE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_manager_inst|ba_inst|FETCH_DONE~0_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|FETCH_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|FETCH_DONE .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|FETCH_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \data_manager_inst|Selector1~1 (
// Equation(s):
// \data_manager_inst|Selector1~1_combout  = ( \data_manager_inst|state.S_FETCH~q  & ( \controller_inst|state.S_PROCESSING~q  & ( (!\data_manager_inst|state.S_IDLE~q ) # ((\zoom_controller_inst|ALGORITHM [1] & (\zoom_controller_inst|ALGORITHM [0] & 
// !\data_manager_inst|ba_inst|FETCH_DONE~q ))) ) ) ) # ( !\data_manager_inst|state.S_FETCH~q  & ( \controller_inst|state.S_PROCESSING~q  & ( !\data_manager_inst|state.S_IDLE~q  ) ) ) # ( \data_manager_inst|state.S_FETCH~q  & ( 
// !\controller_inst|state.S_PROCESSING~q  & ( (\zoom_controller_inst|ALGORITHM [1] & (\zoom_controller_inst|ALGORITHM [0] & !\data_manager_inst|ba_inst|FETCH_DONE~q )) ) ) )

	.dataa(!\zoom_controller_inst|ALGORITHM [1]),
	.datab(!\zoom_controller_inst|ALGORITHM [0]),
	.datac(!\data_manager_inst|ba_inst|FETCH_DONE~q ),
	.datad(!\data_manager_inst|state.S_IDLE~q ),
	.datae(!\data_manager_inst|state.S_FETCH~q ),
	.dataf(!\controller_inst|state.S_PROCESSING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Selector1~1 .extended_lut = "off";
defparam \data_manager_inst|Selector1~1 .lut_mask = 64'h00001010FF00FF10;
defparam \data_manager_inst|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \data_manager_inst|always2~3 (
// Equation(s):
// \data_manager_inst|always2~3_combout  = ( \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & ( (!\data_manager_inst|y_counter[7]~_Duplicate_1_q ) # ((!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & !\data_manager_inst|y_counter[6]~_Duplicate_1_q )) ) ) # 
// ( !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & ( (!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & (!\data_manager_inst|y_counter[6]~_Duplicate_1_q  & !\data_manager_inst|y_counter[7]~_Duplicate_1_q )) ) )

	.dataa(gnd),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datac(!\data_manager_inst|y_counter[6]~_Duplicate_1_q ),
	.datad(!\data_manager_inst|y_counter[7]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|always2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|always2~3 .extended_lut = "off";
defparam \data_manager_inst|always2~3 .lut_mask = 64'hC000C000FFC0FFC0;
defparam \data_manager_inst|always2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \data_manager_inst|Selector1~2 (
// Equation(s):
// \data_manager_inst|Selector1~2_combout  = ( \data_manager_inst|Selector1~1_combout  & ( \data_manager_inst|always2~3_combout  ) ) # ( !\data_manager_inst|Selector1~1_combout  & ( \data_manager_inst|always2~3_combout  & ( 
// \data_manager_inst|state.S_UPDATE~q  ) ) ) # ( \data_manager_inst|Selector1~1_combout  & ( !\data_manager_inst|always2~3_combout  ) ) # ( !\data_manager_inst|Selector1~1_combout  & ( !\data_manager_inst|always2~3_combout  & ( 
// (\data_manager_inst|state.S_UPDATE~q  & ((!\data_manager_inst|LessThan2~3_combout ) # ((\data_manager_inst|always2~2_combout  & !\data_manager_inst|always2~1_combout )))) ) ) )

	.dataa(!\data_manager_inst|always2~2_combout ),
	.datab(!\data_manager_inst|always2~1_combout ),
	.datac(!\data_manager_inst|LessThan2~3_combout ),
	.datad(!\data_manager_inst|state.S_UPDATE~q ),
	.datae(!\data_manager_inst|Selector1~1_combout ),
	.dataf(!\data_manager_inst|always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Selector1~2 .extended_lut = "off";
defparam \data_manager_inst|Selector1~2 .lut_mask = 64'h00F4FFFF00FFFFFF;
defparam \data_manager_inst|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N13
dffeas \data_manager_inst|state.S_FETCH (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|state.S_FETCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|state.S_FETCH .is_wysiwyg = "true";
defparam \data_manager_inst|state.S_FETCH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N12
cyclonev_lcell_comb \data_manager_inst|Selector2~0 (
// Equation(s):
// \data_manager_inst|Selector2~0_combout  = ( \display_inst|Decoder0~1_combout  & ( \data_manager_inst|ba_inst|FETCH_DONE~q  & ( \data_manager_inst|state.S_FETCH~q  ) ) ) # ( !\display_inst|Decoder0~1_combout  & ( \data_manager_inst|ba_inst|FETCH_DONE~q  & 
// ( \data_manager_inst|state.S_FETCH~q  ) ) ) # ( !\display_inst|Decoder0~1_combout  & ( !\data_manager_inst|ba_inst|FETCH_DONE~q  & ( \data_manager_inst|state.S_FETCH~q  ) ) )

	.dataa(gnd),
	.datab(!\data_manager_inst|state.S_FETCH~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\display_inst|Decoder0~1_combout ),
	.dataf(!\data_manager_inst|ba_inst|FETCH_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Selector2~0 .extended_lut = "off";
defparam \data_manager_inst|Selector2~0 .lut_mask = 64'h3333000033333333;
defparam \data_manager_inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N13
dffeas \data_manager_inst|state.S_WRITE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|state.S_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|state.S_WRITE .is_wysiwyg = "true";
defparam \data_manager_inst|state.S_WRITE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N44
dffeas \data_manager_inst|state.S_UPDATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_manager_inst|state.S_WRITE~q ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|state.S_UPDATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|state.S_UPDATE .is_wysiwyg = "true";
defparam \data_manager_inst|state.S_UPDATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \data_manager_inst|x_counter[2]~2 (
// Equation(s):
// \data_manager_inst|x_counter[2]~2_combout  = ( \data_manager_inst|state.S_IDLE~q  & ( \data_manager_inst|state.S_UPDATE~q  ) ) # ( !\data_manager_inst|state.S_IDLE~q  & ( (\data_manager_inst|state.S_UPDATE~q ) # (\controller_inst|state.S_PROCESSING~q ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|state.S_PROCESSING~q ),
	.datad(!\data_manager_inst|state.S_UPDATE~q ),
	.datae(gnd),
	.dataf(!\data_manager_inst|state.S_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|x_counter[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|x_counter[2]~2 .extended_lut = "off";
defparam \data_manager_inst|x_counter[2]~2 .lut_mask = 64'h0FFF0FFF00FF00FF;
defparam \data_manager_inst|x_counter[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N22
dffeas \data_manager_inst|x_counter[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(\data_manager_inst|x_counter[2]~1_combout ),
	.sload(gnd),
	.ena(\data_manager_inst|x_counter[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|x_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|x_counter[7] .is_wysiwyg = "true";
defparam \data_manager_inst|x_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N51
cyclonev_lcell_comb \data_manager_inst|LessThan2~2 (
// Equation(s):
// \data_manager_inst|LessThan2~2_combout  = ( \data_manager_inst|x_counter [5] & ( (!\data_manager_inst|x_counter [7] & ((!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ) # ((!\data_manager_inst|x_counter [6] & \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q 
// )))) ) ) # ( !\data_manager_inst|x_counter [5] & ( (!\data_manager_inst|x_counter [6] & ((!\data_manager_inst|x_counter [7]) # ((!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q )))) # 
// (\data_manager_inst|x_counter [6] & (!\data_manager_inst|x_counter [7] & (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ))) ) )

	.dataa(!\data_manager_inst|x_counter [6]),
	.datab(!\data_manager_inst|x_counter [7]),
	.datac(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datad(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datae(gnd),
	.dataf(!\data_manager_inst|x_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|LessThan2~2 .extended_lut = "off";
defparam \data_manager_inst|LessThan2~2 .lut_mask = 64'hC8E8C8E8C0C8C0C8;
defparam \data_manager_inst|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \data_manager_inst|Add0~25 (
// Equation(s):
// \data_manager_inst|Add0~25_sumout  = SUM(( \data_manager_inst|x_counter [8] ) + ( GND ) + ( \data_manager_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_manager_inst|x_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add0~25 .extended_lut = "off";
defparam \data_manager_inst|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \data_manager_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N25
dffeas \data_manager_inst|x_counter[8] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(\data_manager_inst|x_counter[2]~1_combout ),
	.sload(gnd),
	.ena(\data_manager_inst|x_counter[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|x_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|x_counter[8] .is_wysiwyg = "true";
defparam \data_manager_inst|x_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \data_manager_inst|LessThan2~0 (
// Equation(s):
// \data_manager_inst|LessThan2~0_combout  = ( \data_manager_inst|x_counter [0] & ( \data_manager_inst|x_counter [1] & ( (!\data_manager_inst|x_counter [4] & (\data_manager_inst|x_counter [3] & (\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & 
// \data_manager_inst|x_counter [2]))) # (\data_manager_inst|x_counter [4] & (((\data_manager_inst|x_counter [3] & \data_manager_inst|x_counter [2])) # (\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ))) ) ) ) # ( !\data_manager_inst|x_counter [0] & ( 
// \data_manager_inst|x_counter [1] & ( (\data_manager_inst|x_counter [4] & \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ) ) ) ) # ( \data_manager_inst|x_counter [0] & ( !\data_manager_inst|x_counter [1] & ( (\data_manager_inst|x_counter [4] & 
// \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ) ) ) ) # ( !\data_manager_inst|x_counter [0] & ( !\data_manager_inst|x_counter [1] & ( (\data_manager_inst|x_counter [4] & \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ) ) ) )

	.dataa(!\data_manager_inst|x_counter [3]),
	.datab(!\data_manager_inst|x_counter [4]),
	.datac(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datad(!\data_manager_inst|x_counter [2]),
	.datae(!\data_manager_inst|x_counter [0]),
	.dataf(!\data_manager_inst|x_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|LessThan2~0 .extended_lut = "off";
defparam \data_manager_inst|LessThan2~0 .lut_mask = 64'h0303030303030317;
defparam \data_manager_inst|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \data_manager_inst|x_counter[2]~1 (
// Equation(s):
// \data_manager_inst|x_counter[2]~1_combout  = ( \data_manager_inst|always1~1_combout  & ( \data_manager_inst|LessThan2~0_combout  ) ) # ( !\data_manager_inst|always1~1_combout  & ( \data_manager_inst|LessThan2~0_combout  & ( 
// (!\data_manager_inst|LessThan2~2_combout  & ((!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ) # (\data_manager_inst|x_counter [8]))) # (\data_manager_inst|LessThan2~2_combout  & (\data_manager_inst|x_counter [8] & 
// !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q )) ) ) ) # ( \data_manager_inst|always1~1_combout  & ( !\data_manager_inst|LessThan2~0_combout  ) ) # ( !\data_manager_inst|always1~1_combout  & ( !\data_manager_inst|LessThan2~0_combout  & ( 
// (!\data_manager_inst|x_counter [8] & (!\data_manager_inst|LessThan2~2_combout  & (!\data_manager_inst|LessThan2~1_combout  & !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ))) # (\data_manager_inst|x_counter [8] & 
// ((!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ) # ((!\data_manager_inst|LessThan2~2_combout  & !\data_manager_inst|LessThan2~1_combout )))) ) ) )

	.dataa(!\data_manager_inst|LessThan2~2_combout ),
	.datab(!\data_manager_inst|x_counter [8]),
	.datac(!\data_manager_inst|LessThan2~1_combout ),
	.datad(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datae(!\data_manager_inst|always1~1_combout ),
	.dataf(!\data_manager_inst|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|x_counter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|x_counter[2]~1 .extended_lut = "off";
defparam \data_manager_inst|x_counter[2]~1 .lut_mask = 64'hB320FFFFBB22FFFF;
defparam \data_manager_inst|x_counter[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N1
dffeas \data_manager_inst|x_counter[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(\data_manager_inst|x_counter[2]~1_combout ),
	.sload(gnd),
	.ena(\data_manager_inst|x_counter[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|x_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|x_counter[0] .is_wysiwyg = "true";
defparam \data_manager_inst|x_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N3
cyclonev_lcell_comb \data_manager_inst|Add0~1 (
// Equation(s):
// \data_manager_inst|Add0~1_sumout  = SUM(( \data_manager_inst|x_counter [1] ) + ( GND ) + ( \data_manager_inst|Add0~10  ))
// \data_manager_inst|Add0~2  = CARRY(( \data_manager_inst|x_counter [1] ) + ( GND ) + ( \data_manager_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_manager_inst|x_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add0~1_sumout ),
	.cout(\data_manager_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add0~1 .extended_lut = "off";
defparam \data_manager_inst|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \data_manager_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N4
dffeas \data_manager_inst|x_counter[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(\data_manager_inst|x_counter[2]~1_combout ),
	.sload(gnd),
	.ena(\data_manager_inst|x_counter[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|x_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|x_counter[1] .is_wysiwyg = "true";
defparam \data_manager_inst|x_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \data_manager_inst|Add0~5 (
// Equation(s):
// \data_manager_inst|Add0~5_sumout  = SUM(( \data_manager_inst|x_counter [2] ) + ( GND ) + ( \data_manager_inst|Add0~2  ))
// \data_manager_inst|Add0~6  = CARRY(( \data_manager_inst|x_counter [2] ) + ( GND ) + ( \data_manager_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_manager_inst|x_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add0~5_sumout ),
	.cout(\data_manager_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add0~5 .extended_lut = "off";
defparam \data_manager_inst|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \data_manager_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N7
dffeas \data_manager_inst|x_counter[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(\data_manager_inst|x_counter[2]~1_combout ),
	.sload(gnd),
	.ena(\data_manager_inst|x_counter[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|x_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|x_counter[2] .is_wysiwyg = "true";
defparam \data_manager_inst|x_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \data_manager_inst|Add0~13 (
// Equation(s):
// \data_manager_inst|Add0~13_sumout  = SUM(( \data_manager_inst|x_counter [3] ) + ( GND ) + ( \data_manager_inst|Add0~6  ))
// \data_manager_inst|Add0~14  = CARRY(( \data_manager_inst|x_counter [3] ) + ( GND ) + ( \data_manager_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_manager_inst|x_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add0~13_sumout ),
	.cout(\data_manager_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add0~13 .extended_lut = "off";
defparam \data_manager_inst|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \data_manager_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N10
dffeas \data_manager_inst|x_counter[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(\data_manager_inst|x_counter[2]~1_combout ),
	.sload(gnd),
	.ena(\data_manager_inst|x_counter[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|x_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|x_counter[3] .is_wysiwyg = "true";
defparam \data_manager_inst|x_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \data_manager_inst|Add0~17 (
// Equation(s):
// \data_manager_inst|Add0~17_sumout  = SUM(( \data_manager_inst|x_counter [4] ) + ( GND ) + ( \data_manager_inst|Add0~14  ))
// \data_manager_inst|Add0~18  = CARRY(( \data_manager_inst|x_counter [4] ) + ( GND ) + ( \data_manager_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_manager_inst|x_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add0~17_sumout ),
	.cout(\data_manager_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add0~17 .extended_lut = "off";
defparam \data_manager_inst|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \data_manager_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N13
dffeas \data_manager_inst|x_counter[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(\data_manager_inst|x_counter[2]~1_combout ),
	.sload(gnd),
	.ena(\data_manager_inst|x_counter[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|x_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|x_counter[4] .is_wysiwyg = "true";
defparam \data_manager_inst|x_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \data_manager_inst|Add0~21 (
// Equation(s):
// \data_manager_inst|Add0~21_sumout  = SUM(( \data_manager_inst|x_counter [5] ) + ( GND ) + ( \data_manager_inst|Add0~18  ))
// \data_manager_inst|Add0~22  = CARRY(( \data_manager_inst|x_counter [5] ) + ( GND ) + ( \data_manager_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_manager_inst|x_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add0~21_sumout ),
	.cout(\data_manager_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add0~21 .extended_lut = "off";
defparam \data_manager_inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \data_manager_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N16
dffeas \data_manager_inst|x_counter[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(\data_manager_inst|x_counter[2]~1_combout ),
	.sload(gnd),
	.ena(\data_manager_inst|x_counter[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|x_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|x_counter[5] .is_wysiwyg = "true";
defparam \data_manager_inst|x_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N20
dffeas \data_manager_inst|x_counter[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(\data_manager_inst|x_counter[2]~1_combout ),
	.sload(gnd),
	.ena(\data_manager_inst|x_counter[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|x_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|x_counter[6] .is_wysiwyg = "true";
defparam \data_manager_inst|x_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \data_manager_inst|LessThan2~1 (
// Equation(s):
// \data_manager_inst|LessThan2~1_combout  = ( \data_manager_inst|x_counter [5] & ( (!\data_manager_inst|x_counter [6] & ((!\data_manager_inst|x_counter [7] & (!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q )) 
// # (\data_manager_inst|x_counter [7] & (\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q )))) ) ) # ( !\data_manager_inst|x_counter [5] & ( (!\data_manager_inst|x_counter [6] & (\data_manager_inst|x_counter 
// [7] & (!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ))) # (\data_manager_inst|x_counter [6] & (!\data_manager_inst|x_counter [7] & (\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & 
// \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ))) ) )

	.dataa(!\data_manager_inst|x_counter [6]),
	.datab(!\data_manager_inst|x_counter [7]),
	.datac(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datad(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datae(gnd),
	.dataf(!\data_manager_inst|x_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|LessThan2~1 .extended_lut = "off";
defparam \data_manager_inst|LessThan2~1 .lut_mask = 64'h2004200402800280;
defparam \data_manager_inst|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \data_manager_inst|LessThan2~3 (
// Equation(s):
// \data_manager_inst|LessThan2~3_combout  = ( \data_manager_inst|LessThan2~0_combout  & ( (!\data_manager_inst|x_counter [8] & (!\data_manager_inst|LessThan2~2_combout  & !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q )) # (\data_manager_inst|x_counter [8] 
// & ((!\data_manager_inst|LessThan2~2_combout ) # (!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ))) ) ) # ( !\data_manager_inst|LessThan2~0_combout  & ( (!\data_manager_inst|x_counter [8] & (!\data_manager_inst|LessThan2~1_combout  & 
// (!\data_manager_inst|LessThan2~2_combout  & !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ))) # (\data_manager_inst|x_counter [8] & ((!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ) # ((!\data_manager_inst|LessThan2~1_combout  & 
// !\data_manager_inst|LessThan2~2_combout )))) ) )

	.dataa(!\data_manager_inst|LessThan2~1_combout ),
	.datab(!\data_manager_inst|x_counter [8]),
	.datac(!\data_manager_inst|LessThan2~2_combout ),
	.datad(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datae(gnd),
	.dataf(!\data_manager_inst|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|LessThan2~3 .extended_lut = "off";
defparam \data_manager_inst|LessThan2~3 .lut_mask = 64'hB320B320F330F330;
defparam \data_manager_inst|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \data_manager_inst|y_counter[0]~0 (
// Equation(s):
// \data_manager_inst|y_counter[0]~0_combout  = ((\data_manager_inst|LessThan2~3_combout  & \data_manager_inst|state.S_UPDATE~q )) # (\data_manager_inst|always1~1_combout )

	.dataa(gnd),
	.datab(!\data_manager_inst|always1~1_combout ),
	.datac(!\data_manager_inst|LessThan2~3_combout ),
	.datad(!\data_manager_inst|state.S_UPDATE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|y_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|y_counter[0]~0 .extended_lut = "off";
defparam \data_manager_inst|y_counter[0]~0 .lut_mask = 64'h333F333F333F333F;
defparam \data_manager_inst|y_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N41
dffeas \data_manager_inst|y_counter[0]~_Duplicate_1 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|y_counter[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|y_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|y_counter[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|y_counter[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \data_manager_inst|y_counter[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \data_manager_inst|Add1~17 (
// Equation(s):
// \data_manager_inst|Add1~17_sumout  = SUM(( \data_manager_inst|y_counter[1]~_Duplicate_1_q  ) + ( GND ) + ( \data_manager_inst|Add1~22  ))
// \data_manager_inst|Add1~18  = CARRY(( \data_manager_inst|y_counter[1]~_Duplicate_1_q  ) + ( GND ) + ( \data_manager_inst|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[1]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add1~17_sumout ),
	.cout(\data_manager_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add1~17 .extended_lut = "off";
defparam \data_manager_inst|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data_manager_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \data_manager_inst|y_counter[1]~SCLR_LUT (
// Equation(s):
// \data_manager_inst|y_counter[1]~SCLR_LUT_combout  = (!\data_manager_inst|always1~1_combout  & \data_manager_inst|Add1~17_sumout )

	.dataa(gnd),
	.datab(!\data_manager_inst|always1~1_combout ),
	.datac(!\data_manager_inst|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|y_counter[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|y_counter[1]~SCLR_LUT .extended_lut = "off";
defparam \data_manager_inst|y_counter[1]~SCLR_LUT .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \data_manager_inst|y_counter[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N32
dffeas \data_manager_inst|y_counter[1]~_Duplicate_1 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|y_counter[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|y_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|y_counter[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|y_counter[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \data_manager_inst|y_counter[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \data_manager_inst|Add1~13 (
// Equation(s):
// \data_manager_inst|Add1~13_sumout  = SUM(( \data_manager_inst|y_counter[2]~_Duplicate_1_q  ) + ( GND ) + ( \data_manager_inst|Add1~18  ))
// \data_manager_inst|Add1~14  = CARRY(( \data_manager_inst|y_counter[2]~_Duplicate_1_q  ) + ( GND ) + ( \data_manager_inst|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[2]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add1~13_sumout ),
	.cout(\data_manager_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add1~13 .extended_lut = "off";
defparam \data_manager_inst|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data_manager_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \data_manager_inst|y_counter[2]~SCLR_LUT (
// Equation(s):
// \data_manager_inst|y_counter[2]~SCLR_LUT_combout  = ( \data_manager_inst|Add1~13_sumout  & ( !\data_manager_inst|always1~1_combout  ) )

	.dataa(gnd),
	.datab(!\data_manager_inst|always1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|y_counter[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|y_counter[2]~SCLR_LUT .extended_lut = "off";
defparam \data_manager_inst|y_counter[2]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \data_manager_inst|y_counter[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N56
dffeas \data_manager_inst|y_counter[2]~_Duplicate_1 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|y_counter[2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|y_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|y_counter[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|y_counter[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \data_manager_inst|y_counter[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \data_manager_inst|Add1~9 (
// Equation(s):
// \data_manager_inst|Add1~9_sumout  = SUM(( \data_manager_inst|y_counter[3]~_Duplicate_1_q  ) + ( GND ) + ( \data_manager_inst|Add1~14  ))
// \data_manager_inst|Add1~10  = CARRY(( \data_manager_inst|y_counter[3]~_Duplicate_1_q  ) + ( GND ) + ( \data_manager_inst|Add1~14  ))

	.dataa(!\data_manager_inst|y_counter[3]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add1~9_sumout ),
	.cout(\data_manager_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add1~9 .extended_lut = "off";
defparam \data_manager_inst|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \data_manager_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \data_manager_inst|y_counter[3]~SCLR_LUT (
// Equation(s):
// \data_manager_inst|y_counter[3]~SCLR_LUT_combout  = ( \data_manager_inst|Add1~9_sumout  & ( !\data_manager_inst|always1~1_combout  ) )

	.dataa(gnd),
	.datab(!\data_manager_inst|always1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|y_counter[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|y_counter[3]~SCLR_LUT .extended_lut = "off";
defparam \data_manager_inst|y_counter[3]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \data_manager_inst|y_counter[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N29
dffeas \data_manager_inst|y_counter[3]~_Duplicate_1 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|y_counter[3]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|y_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|y_counter[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|y_counter[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \data_manager_inst|y_counter[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \data_manager_inst|Add1~5 (
// Equation(s):
// \data_manager_inst|Add1~5_sumout  = SUM(( \data_manager_inst|y_counter[4]~_Duplicate_1_q  ) + ( GND ) + ( \data_manager_inst|Add1~10  ))
// \data_manager_inst|Add1~6  = CARRY(( \data_manager_inst|y_counter[4]~_Duplicate_1_q  ) + ( GND ) + ( \data_manager_inst|Add1~10  ))

	.dataa(gnd),
	.datab(!\data_manager_inst|y_counter[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add1~5_sumout ),
	.cout(\data_manager_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add1~5 .extended_lut = "off";
defparam \data_manager_inst|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \data_manager_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N57
cyclonev_lcell_comb \data_manager_inst|y_counter[4]~SCLR_LUT (
// Equation(s):
// \data_manager_inst|y_counter[4]~SCLR_LUT_combout  = ( \data_manager_inst|Add1~5_sumout  & ( !\data_manager_inst|always1~1_combout  ) )

	.dataa(gnd),
	.datab(!\data_manager_inst|always1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|y_counter[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|y_counter[4]~SCLR_LUT .extended_lut = "off";
defparam \data_manager_inst|y_counter[4]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \data_manager_inst|y_counter[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N59
dffeas \data_manager_inst|y_counter[4]~_Duplicate_1 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|y_counter[4]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|y_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|y_counter[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|y_counter[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \data_manager_inst|y_counter[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \data_manager_inst|Add1~1 (
// Equation(s):
// \data_manager_inst|Add1~1_sumout  = SUM(( \data_manager_inst|y_counter[5]~_Duplicate_1_q  ) + ( GND ) + ( \data_manager_inst|Add1~6  ))
// \data_manager_inst|Add1~2  = CARRY(( \data_manager_inst|y_counter[5]~_Duplicate_1_q  ) + ( GND ) + ( \data_manager_inst|Add1~6  ))

	.dataa(!\data_manager_inst|y_counter[5]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add1~1_sumout ),
	.cout(\data_manager_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add1~1 .extended_lut = "off";
defparam \data_manager_inst|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \data_manager_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \data_manager_inst|y_counter[5]~SCLR_LUT (
// Equation(s):
// \data_manager_inst|y_counter[5]~SCLR_LUT_combout  = ( \data_manager_inst|Add1~1_sumout  & ( !\data_manager_inst|always1~1_combout  ) )

	.dataa(gnd),
	.datab(!\data_manager_inst|always1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|y_counter[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|y_counter[5]~SCLR_LUT .extended_lut = "off";
defparam \data_manager_inst|y_counter[5]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \data_manager_inst|y_counter[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N38
dffeas \data_manager_inst|y_counter[5]~_Duplicate_1 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|y_counter[5]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|y_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|y_counter[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|y_counter[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \data_manager_inst|y_counter[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \data_manager_inst|Add1~29 (
// Equation(s):
// \data_manager_inst|Add1~29_sumout  = SUM(( \data_manager_inst|y_counter[6]~_Duplicate_1_q  ) + ( GND ) + ( \data_manager_inst|Add1~2  ))
// \data_manager_inst|Add1~30  = CARRY(( \data_manager_inst|y_counter[6]~_Duplicate_1_q  ) + ( GND ) + ( \data_manager_inst|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[6]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add1~29_sumout ),
	.cout(\data_manager_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add1~29 .extended_lut = "off";
defparam \data_manager_inst|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data_manager_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \data_manager_inst|y_counter[6]~SCLR_LUT (
// Equation(s):
// \data_manager_inst|y_counter[6]~SCLR_LUT_combout  = ( \data_manager_inst|Add1~29_sumout  & ( !\data_manager_inst|always1~1_combout  ) )

	.dataa(gnd),
	.datab(!\data_manager_inst|always1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|y_counter[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|y_counter[6]~SCLR_LUT .extended_lut = "off";
defparam \data_manager_inst|y_counter[6]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \data_manager_inst|y_counter[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N35
dffeas \data_manager_inst|y_counter[6]~_Duplicate_1 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|y_counter[6]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|y_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|y_counter[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|y_counter[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \data_manager_inst|y_counter[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \data_manager_inst|Add1~25 (
// Equation(s):
// \data_manager_inst|Add1~25_sumout  = SUM(( \data_manager_inst|y_counter[7]~_Duplicate_1_q  ) + ( GND ) + ( \data_manager_inst|Add1~30  ))

	.dataa(!\data_manager_inst|y_counter[7]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add1~25 .extended_lut = "off";
defparam \data_manager_inst|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \data_manager_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \data_manager_inst|y_counter[7]~SCLR_LUT (
// Equation(s):
// \data_manager_inst|y_counter[7]~SCLR_LUT_combout  = ( \data_manager_inst|Add1~25_sumout  & ( !\data_manager_inst|always1~1_combout  ) )

	.dataa(gnd),
	.datab(!\data_manager_inst|always1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|y_counter[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|y_counter[7]~SCLR_LUT .extended_lut = "off";
defparam \data_manager_inst|y_counter[7]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \data_manager_inst|y_counter[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N26
dffeas \data_manager_inst|y_counter[7]~_Duplicate_1 (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|y_counter[7]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|y_counter[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|y_counter[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|y_counter[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \data_manager_inst|y_counter[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N3
cyclonev_lcell_comb \data_manager_inst|always2~2 (
// Equation(s):
// \data_manager_inst|always2~2_combout  = ( \data_manager_inst|y_counter[6]~_Duplicate_1_q  & ( (!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & (!\data_manager_inst|y_counter[7]~_Duplicate_1_q  $ (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ))) ) ) # 
// ( !\data_manager_inst|y_counter[6]~_Duplicate_1_q  & ( (\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & (!\data_manager_inst|y_counter[7]~_Duplicate_1_q  $ (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ))) ) )

	.dataa(gnd),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datac(!\data_manager_inst|y_counter[7]~_Duplicate_1_q ),
	.datad(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datae(gnd),
	.dataf(!\data_manager_inst|y_counter[6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|always2~2 .extended_lut = "off";
defparam \data_manager_inst|always2~2 .lut_mask = 64'h30033003C00CC00C;
defparam \data_manager_inst|always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N26
dffeas \data_manager_inst|state.S_DONE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|state.S_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|state.S_DONE .is_wysiwyg = "true";
defparam \data_manager_inst|state.S_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N21
cyclonev_lcell_comb \data_manager_inst|Selector4~0 (
// Equation(s):
// \data_manager_inst|Selector4~0_combout  = ( \data_manager_inst|state.S_DONE~q  & ( \controller_inst|state.S_PROCESSING~q  ) )

	.dataa(!\controller_inst|state.S_PROCESSING~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|state.S_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Selector4~0 .extended_lut = "off";
defparam \data_manager_inst|Selector4~0 .lut_mask = 64'h0000000055555555;
defparam \data_manager_inst|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \data_manager_inst|Selector4~1 (
// Equation(s):
// \data_manager_inst|Selector4~1_combout  = ( \data_manager_inst|Selector4~0_combout  & ( \data_manager_inst|always2~3_combout  ) ) # ( \data_manager_inst|Selector4~0_combout  & ( !\data_manager_inst|always2~3_combout  ) ) # ( 
// !\data_manager_inst|Selector4~0_combout  & ( !\data_manager_inst|always2~3_combout  & ( (\data_manager_inst|LessThan2~3_combout  & (\data_manager_inst|state.S_UPDATE~q  & ((!\data_manager_inst|always2~2_combout ) # (\data_manager_inst|always2~1_combout 
// )))) ) ) )

	.dataa(!\data_manager_inst|always2~2_combout ),
	.datab(!\data_manager_inst|always2~1_combout ),
	.datac(!\data_manager_inst|LessThan2~3_combout ),
	.datad(!\data_manager_inst|state.S_UPDATE~q ),
	.datae(!\data_manager_inst|Selector4~0_combout ),
	.dataf(!\data_manager_inst|always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Selector4~1 .extended_lut = "off";
defparam \data_manager_inst|Selector4~1 .lut_mask = 64'h000BFFFF0000FFFF;
defparam \data_manager_inst|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N25
dffeas \data_manager_inst|state.S_DONE~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|state.S_DONE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|state.S_DONE~DUPLICATE .is_wysiwyg = "true";
defparam \data_manager_inst|state.S_DONE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N33
cyclonev_lcell_comb \controller_inst|Selector2~0 (
// Equation(s):
// \controller_inst|Selector2~0_combout  = ( \controller_inst|state.S_PROCESSING~q  & ( \data_manager_inst|state.S_DONE~DUPLICATE_q  ) ) # ( !\controller_inst|state.S_PROCESSING~q  & ( (\RUN~input_o  & \controller_inst|state.S_DONE~q ) ) )

	.dataa(!\RUN~input_o ),
	.datab(gnd),
	.datac(!\data_manager_inst|state.S_DONE~DUPLICATE_q ),
	.datad(!\controller_inst|state.S_DONE~q ),
	.datae(gnd),
	.dataf(!\controller_inst|state.S_PROCESSING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_inst|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_inst|Selector2~0 .extended_lut = "off";
defparam \controller_inst|Selector2~0 .lut_mask = 64'h005500550F0F0F0F;
defparam \controller_inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N35
dffeas \controller_inst|state.S_DONE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\controller_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|state.S_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|state.S_DONE .is_wysiwyg = "true";
defparam \controller_inst|state.S_DONE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \controller_inst|state.S_IDLE~0 (
// Equation(s):
// \controller_inst|state.S_IDLE~0_combout  = ( \controller_inst|state.S_DONE~q  & ( (\RUN~input_o  & \controller_inst|state.S_IDLE~q ) ) ) # ( !\controller_inst|state.S_DONE~q  & ( (!\RUN~input_o ) # (\controller_inst|state.S_IDLE~q ) ) )

	.dataa(!\RUN~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller_inst|state.S_IDLE~q ),
	.datae(gnd),
	.dataf(!\controller_inst|state.S_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_inst|state.S_IDLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_inst|state.S_IDLE~0 .extended_lut = "off";
defparam \controller_inst|state.S_IDLE~0 .lut_mask = 64'hAAFFAAFF00550055;
defparam \controller_inst|state.S_IDLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N32
dffeas \controller_inst|state.S_IDLE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\controller_inst|state.S_IDLE~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|state.S_IDLE .is_wysiwyg = "true";
defparam \controller_inst|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_lcell_comb \controller_inst|Selector1~0 (
// Equation(s):
// \controller_inst|Selector1~0_combout  = ( \RUN~input_o  & ( (!\data_manager_inst|state.S_DONE~DUPLICATE_q  & \controller_inst|state.S_PROCESSING~q ) ) ) # ( !\RUN~input_o  & ( (!\controller_inst|state.S_DONE~q  & ((!\controller_inst|state.S_PROCESSING~q  
// & ((!\controller_inst|state.S_IDLE~q ))) # (\controller_inst|state.S_PROCESSING~q  & (!\data_manager_inst|state.S_DONE~DUPLICATE_q )))) ) )

	.dataa(!\controller_inst|state.S_DONE~q ),
	.datab(!\data_manager_inst|state.S_DONE~DUPLICATE_q ),
	.datac(!\controller_inst|state.S_IDLE~q ),
	.datad(!\controller_inst|state.S_PROCESSING~q ),
	.datae(gnd),
	.dataf(!\RUN~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_inst|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_inst|Selector1~0 .extended_lut = "off";
defparam \controller_inst|Selector1~0 .lut_mask = 64'hA088A08800CC00CC;
defparam \controller_inst|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N41
dffeas \controller_inst|state.S_PROCESSING (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\controller_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|state.S_PROCESSING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|state.S_PROCESSING .is_wysiwyg = "true";
defparam \controller_inst|state.S_PROCESSING .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N49
dffeas \zoom_controller_inst|IMAGE_STATE.S_DEFAULT (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_inst|state.S_PROCESSING~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \zoom_controller_inst|IMAGE_STATE.S_DEFAULT .is_wysiwyg = "true";
defparam \zoom_controller_inst|IMAGE_STATE.S_DEFAULT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \vga_controller_inst|Add2~22 (
// Equation(s):
// \vga_controller_inst|Add2~22_cout  = CARRY(( !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  $ (\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ) ) + ( \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  ) + ( !VCC ))

	.dataa(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller_inst|Add2~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add2~22 .extended_lut = "off";
defparam \vga_controller_inst|Add2~22 .lut_mask = 64'h0000CCCC00009999;
defparam \vga_controller_inst|Add2~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N3
cyclonev_lcell_comb \vga_controller_inst|Add2~18 (
// Equation(s):
// \vga_controller_inst|Add2~18_cout  = CARRY(( (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ) # (!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ) ) + ( !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  ) + ( \vga_controller_inst|Add2~22_cout  ))

	.dataa(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add2~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller_inst|Add2~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add2~18 .extended_lut = "off";
defparam \vga_controller_inst|Add2~18 .lut_mask = 64'h000055550000EEEE;
defparam \vga_controller_inst|Add2~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \vga_controller_inst|Add2~14 (
// Equation(s):
// \vga_controller_inst|Add2~14_cout  = CARRY(( !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  ) + ( \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  ) + ( \vga_controller_inst|Add2~18_cout  ))

	.dataa(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add2~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller_inst|Add2~14_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add2~14 .extended_lut = "off";
defparam \vga_controller_inst|Add2~14 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \vga_controller_inst|Add2~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N9
cyclonev_lcell_comb \vga_controller_inst|Add2~1 (
// Equation(s):
// \vga_controller_inst|Add2~1_sumout  = SUM(( !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  $ (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ) ) + ( !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  ) + ( \vga_controller_inst|Add2~14_cout  ))
// \vga_controller_inst|Add2~2  = CARRY(( !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  $ (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ) ) + ( !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  ) + ( \vga_controller_inst|Add2~14_cout  ))

	.dataa(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datab(gnd),
	.datac(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add2~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add2~1_sumout ),
	.cout(\vga_controller_inst|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add2~1 .extended_lut = "off";
defparam \vga_controller_inst|Add2~1 .lut_mask = 64'h000055550000A5A5;
defparam \vga_controller_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \vga_controller_inst|Add2~9 (
// Equation(s):
// \vga_controller_inst|Add2~9_sumout  = SUM(( (\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ) ) + ( \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  ) + ( \vga_controller_inst|Add2~2  ))
// \vga_controller_inst|Add2~10  = CARRY(( (\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ) ) + ( \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  ) + ( \vga_controller_inst|Add2~2  ))

	.dataa(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datab(gnd),
	.datac(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add2~9_sumout ),
	.cout(\vga_controller_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add2~9 .extended_lut = "off";
defparam \vga_controller_inst|Add2~9 .lut_mask = 64'h0000F0F000005050;
defparam \vga_controller_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \vga_controller_inst|Add2~5 (
// Equation(s):
// \vga_controller_inst|Add2~5_sumout  = SUM(( GND ) + ( GND ) + ( \vga_controller_inst|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add2~5 .extended_lut = "off";
defparam \vga_controller_inst|Add2~5 .lut_mask = 64'h0000FFFF00000000;
defparam \vga_controller_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \vga_controller_inst|LessThan1~4 (
// Equation(s):
// \vga_controller_inst|LessThan1~4_combout  = ( \vga_controller_inst|Add2~9_sumout  & ( (\vga_module_inst|h_counter [8] & (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & (!\vga_controller_inst|Add2~5_sumout  $ (\vga_module_inst|h_counter [9])))) ) ) # ( 
// !\vga_controller_inst|Add2~9_sumout  & ( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & (!\vga_module_inst|h_counter [8] & (!\vga_controller_inst|Add2~5_sumout  $ (\vga_module_inst|h_counter [9])))) # (\vga_module_inst|h_state.H_ACTIVE_STATE~q  & 
// (((!\vga_controller_inst|Add2~5_sumout )))) ) )

	.dataa(!\vga_module_inst|h_counter [8]),
	.datab(!\vga_controller_inst|Add2~5_sumout ),
	.datac(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datad(!\vga_module_inst|h_counter [9]),
	.datae(gnd),
	.dataf(!\vga_controller_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|LessThan1~4 .extended_lut = "off";
defparam \vga_controller_inst|LessThan1~4 .lut_mask = 64'h8C2C8C2C40104010;
defparam \vga_controller_inst|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N39
cyclonev_lcell_comb \vga_controller_inst|LessThan1~5 (
// Equation(s):
// \vga_controller_inst|LessThan1~5_combout  = ( \vga_controller_inst|Add2~9_sumout  & ( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & ((!\vga_module_inst|h_counter [8] & (!\vga_controller_inst|Add2~5_sumout  & \vga_module_inst|h_counter [9])) # 
// (\vga_module_inst|h_counter [8] & ((!\vga_controller_inst|Add2~5_sumout ) # (\vga_module_inst|h_counter [9]))))) ) ) # ( !\vga_controller_inst|Add2~9_sumout  & ( (!\vga_controller_inst|Add2~5_sumout ) # ((\vga_module_inst|h_counter [9] & 
// !\vga_module_inst|h_state.H_ACTIVE_STATE~q )) ) )

	.dataa(!\vga_module_inst|h_counter [8]),
	.datab(!\vga_controller_inst|Add2~5_sumout ),
	.datac(!\vga_module_inst|h_counter [9]),
	.datad(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|LessThan1~5 .extended_lut = "off";
defparam \vga_controller_inst|LessThan1~5 .lut_mask = 64'hCFCCCFCC4D004D00;
defparam \vga_controller_inst|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \vga_controller_inst|LessThan1~0 (
// Equation(s):
// \vga_controller_inst|LessThan1~0_combout  = ( \vga_module_inst|h_counter [4] & ( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & ((!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ) # 
// (\vga_module_inst|h_counter [3])))) ) )

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datac(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datad(!\vga_module_inst|h_counter [3]),
	.datae(gnd),
	.dataf(!\vga_module_inst|h_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|LessThan1~0 .extended_lut = "off";
defparam \vga_controller_inst|LessThan1~0 .lut_mask = 64'h0000000080888088;
defparam \vga_controller_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \vga_controller_inst|LessThan1~2 (
// Equation(s):
// \vga_controller_inst|LessThan1~2_combout  = ( \vga_module_inst|h_counter [6] & ( \vga_module_inst|h_counter [4] & ( (\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ) ) ) ) # ( !\vga_module_inst|h_counter [6] & ( 
// \vga_module_inst|h_counter [4] & ( \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  ) ) ) # ( \vga_module_inst|h_counter [6] & ( !\vga_module_inst|h_counter [4] & ( (\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & 
// (((\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & !\vga_module_inst|h_counter [3])) # (\vga_module_inst|h_state.H_ACTIVE_STATE~q ))) ) ) ) # ( !\vga_module_inst|h_counter [6] & ( !\vga_module_inst|h_counter [4] & ( 
// \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  ) ) )

	.dataa(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datab(!\vga_module_inst|h_counter [3]),
	.datac(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datad(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datae(!\vga_module_inst|h_counter [6]),
	.dataf(!\vga_module_inst|h_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|LessThan1~2 .extended_lut = "off";
defparam \vga_controller_inst|LessThan1~2 .lut_mask = 64'h00FF004F00FF000F;
defparam \vga_controller_inst|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N3
cyclonev_lcell_comb \vga_controller_inst|LessThan1~1 (
// Equation(s):
// \vga_controller_inst|LessThan1~1_combout  = ( \vga_module_inst|h_counter [5] & ( (\vga_module_inst|h_state.H_ACTIVE_STATE~q  & !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ) ) ) # ( !\vga_module_inst|h_counter [5] & ( 
// !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  $ (((!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [6]))) ) )

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datac(!\vga_module_inst|h_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|h_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|LessThan1~1 .extended_lut = "off";
defparam \vga_controller_inst|LessThan1~1 .lut_mask = 64'hC6C6C6C644444444;
defparam \vga_controller_inst|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \vga_controller_inst|LessThan1~3 (
// Equation(s):
// \vga_controller_inst|LessThan1~3_combout  = ( \vga_controller_inst|Add2~1_sumout  & ( \vga_controller_inst|LessThan1~1_combout  & ( (\vga_controller_inst|LessThan1~0_combout  & (!\vga_controller_inst|LessThan1~2_combout  & (\vga_module_inst|h_counter [7] 
// & !\vga_module_inst|h_state.H_ACTIVE_STATE~q ))) ) ) ) # ( !\vga_controller_inst|Add2~1_sumout  & ( \vga_controller_inst|LessThan1~1_combout  & ( (!\vga_controller_inst|LessThan1~0_combout  & (((\vga_module_inst|h_counter [7] & 
// !\vga_module_inst|h_state.H_ACTIVE_STATE~q )))) # (\vga_controller_inst|LessThan1~0_combout  & ((!\vga_controller_inst|LessThan1~2_combout ) # ((\vga_module_inst|h_counter [7] & !\vga_module_inst|h_state.H_ACTIVE_STATE~q )))) ) ) ) # ( 
// \vga_controller_inst|Add2~1_sumout  & ( !\vga_controller_inst|LessThan1~1_combout  & ( (!\vga_controller_inst|LessThan1~2_combout  & (\vga_module_inst|h_counter [7] & !\vga_module_inst|h_state.H_ACTIVE_STATE~q )) ) ) ) # ( 
// !\vga_controller_inst|Add2~1_sumout  & ( !\vga_controller_inst|LessThan1~1_combout  & ( (!\vga_controller_inst|LessThan1~2_combout ) # ((\vga_module_inst|h_counter [7] & !\vga_module_inst|h_state.H_ACTIVE_STATE~q )) ) ) )

	.dataa(!\vga_controller_inst|LessThan1~0_combout ),
	.datab(!\vga_controller_inst|LessThan1~2_combout ),
	.datac(!\vga_module_inst|h_counter [7]),
	.datad(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datae(!\vga_controller_inst|Add2~1_sumout ),
	.dataf(!\vga_controller_inst|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|LessThan1~3 .extended_lut = "off";
defparam \vga_controller_inst|LessThan1~3 .lut_mask = 64'hCFCC0C004F440400;
defparam \vga_controller_inst|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \vga_module_inst|Add1~37 (
// Equation(s):
// \vga_module_inst|Add1~37_sumout  = SUM(( \vga_module_inst|v_counter [0] ) + ( VCC ) + ( !VCC ))
// \vga_module_inst|Add1~38  = CARRY(( \vga_module_inst|v_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga_module_inst|v_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~37_sumout ),
	.cout(\vga_module_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~37 .extended_lut = "off";
defparam \vga_module_inst|Add1~37 .lut_mask = 64'h0000000000003333;
defparam \vga_module_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \vga_module_inst|Add1~17 (
// Equation(s):
// \vga_module_inst|Add1~17_sumout  = SUM(( \vga_module_inst|v_counter [3] ) + ( GND ) + ( \vga_module_inst|Add1~14  ))
// \vga_module_inst|Add1~18  = CARRY(( \vga_module_inst|v_counter [3] ) + ( GND ) + ( \vga_module_inst|Add1~14  ))

	.dataa(!\vga_module_inst|v_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~17_sumout ),
	.cout(\vga_module_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~17 .extended_lut = "off";
defparam \vga_module_inst|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \vga_module_inst|Add1~25 (
// Equation(s):
// \vga_module_inst|Add1~25_sumout  = SUM(( \vga_module_inst|v_counter [4] ) + ( GND ) + ( \vga_module_inst|Add1~18  ))
// \vga_module_inst|Add1~26  = CARRY(( \vga_module_inst|v_counter [4] ) + ( GND ) + ( \vga_module_inst|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~25_sumout ),
	.cout(\vga_module_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~25 .extended_lut = "off";
defparam \vga_module_inst|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N36
cyclonev_lcell_comb \vga_module_inst|line_done~0 (
// Equation(s):
// \vga_module_inst|line_done~0_combout  = ( !\vga_module_inst|h_state.H_BACK_STATE~q  & ( (\vga_module_inst|line_done~q  & (((\vga_module_inst|h_state.H_ACTIVE_STATE~q )))) ) ) # ( \vga_module_inst|h_state.H_BACK_STATE~q  & ( ((!\vga_module_inst|h_counter 
// [0] & (\vga_module_inst|Equal1~0_combout  & (\vga_module_inst|Equal0~0_combout  & \vga_module_inst|h_counter [5])))) ) )

	.dataa(!\vga_module_inst|line_done~q ),
	.datab(!\vga_module_inst|h_counter [0]),
	.datac(!\vga_module_inst|Equal1~0_combout ),
	.datad(!\vga_module_inst|Equal0~0_combout ),
	.datae(!\vga_module_inst|h_state.H_BACK_STATE~q ),
	.dataf(!\vga_module_inst|h_counter [5]),
	.datag(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|line_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|line_done~0 .extended_lut = "on";
defparam \vga_module_inst|line_done~0 .lut_mask = 64'h050500000505000C;
defparam \vga_module_inst|line_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N38
dffeas \vga_module_inst|line_done (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|line_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|line_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|line_done .is_wysiwyg = "true";
defparam \vga_module_inst|line_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N21
cyclonev_lcell_comb \vga_module_inst|v_counter[2]~4 (
// Equation(s):
// \vga_module_inst|v_counter[2]~4_combout  = ( \RESET~input_o  & ( \vga_module_inst|line_done~q  ) ) # ( !\RESET~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module_inst|line_done~q ),
	.datae(gnd),
	.dataf(!\RESET~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|v_counter[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|v_counter[2]~4 .extended_lut = "off";
defparam \vga_module_inst|v_counter[2]~4 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \vga_module_inst|v_counter[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N26
dffeas \vga_module_inst|v_counter[4] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[2]~3_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|v_counter[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[4] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \vga_module_inst|Add1~21 (
// Equation(s):
// \vga_module_inst|Add1~21_sumout  = SUM(( \vga_module_inst|v_counter [5] ) + ( GND ) + ( \vga_module_inst|Add1~26  ))
// \vga_module_inst|Add1~22  = CARRY(( \vga_module_inst|v_counter [5] ) + ( GND ) + ( \vga_module_inst|Add1~26  ))

	.dataa(!\vga_module_inst|v_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~21_sumout ),
	.cout(\vga_module_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~21 .extended_lut = "off";
defparam \vga_module_inst|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N5
dffeas \vga_module_inst|v_counter[5] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[2]~3_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|v_counter[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[5] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \vga_module_inst|Add1~33 (
// Equation(s):
// \vga_module_inst|Add1~33_sumout  = SUM(( \vga_module_inst|v_counter [6] ) + ( GND ) + ( \vga_module_inst|Add1~22  ))
// \vga_module_inst|Add1~34  = CARRY(( \vga_module_inst|v_counter [6] ) + ( GND ) + ( \vga_module_inst|Add1~22  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|v_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~33_sumout ),
	.cout(\vga_module_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~33 .extended_lut = "off";
defparam \vga_module_inst|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_module_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N11
dffeas \vga_module_inst|v_counter[6] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[2]~3_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|v_counter[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[6] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \vga_module_inst|Add1~29 (
// Equation(s):
// \vga_module_inst|Add1~29_sumout  = SUM(( \vga_module_inst|v_counter [7] ) + ( GND ) + ( \vga_module_inst|Add1~34  ))
// \vga_module_inst|Add1~30  = CARRY(( \vga_module_inst|v_counter [7] ) + ( GND ) + ( \vga_module_inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~29_sumout ),
	.cout(\vga_module_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~29 .extended_lut = "off";
defparam \vga_module_inst|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N8
dffeas \vga_module_inst|v_counter[7] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[2]~3_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|v_counter[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[7] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \vga_module_inst|Add1~1 (
// Equation(s):
// \vga_module_inst|Add1~1_sumout  = SUM(( \vga_module_inst|v_counter [8] ) + ( GND ) + ( \vga_module_inst|Add1~30  ))
// \vga_module_inst|Add1~2  = CARRY(( \vga_module_inst|v_counter [8] ) + ( GND ) + ( \vga_module_inst|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~1_sumout ),
	.cout(\vga_module_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~1 .extended_lut = "off";
defparam \vga_module_inst|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N5
dffeas \vga_module_inst|v_counter[8] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[2]~3_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|v_counter[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[8] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \vga_module_inst|Add1~5 (
// Equation(s):
// \vga_module_inst|Add1~5_sumout  = SUM(( \vga_module_inst|v_counter [9] ) + ( GND ) + ( \vga_module_inst|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~5 .extended_lut = "off";
defparam \vga_module_inst|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_module_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N44
dffeas \vga_module_inst|v_counter[9] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[2]~3_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|v_counter[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[9] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \vga_module_inst|Equal6~0 (
// Equation(s):
// \vga_module_inst|Equal6~0_combout  = ( !\vga_module_inst|v_counter [2] & ( (!\vga_module_inst|v_counter [7] & (!\vga_module_inst|v_counter [4] & (!\vga_module_inst|v_counter [6] & !\vga_module_inst|v_counter [8]))) ) )

	.dataa(!\vga_module_inst|v_counter [7]),
	.datab(!\vga_module_inst|v_counter [4]),
	.datac(!\vga_module_inst|v_counter [6]),
	.datad(!\vga_module_inst|v_counter [8]),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal6~0 .extended_lut = "off";
defparam \vga_module_inst|Equal6~0 .lut_mask = 64'h8000800000000000;
defparam \vga_module_inst|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N45
cyclonev_lcell_comb \vga_module_inst|Equal7~0 (
// Equation(s):
// \vga_module_inst|Equal7~0_combout  = ( !\vga_module_inst|v_counter [1] & ( !\vga_module_inst|v_counter [3] & ( (\vga_module_inst|Equal6~0_combout  & (\vga_module_inst|v_counter [0] & (!\vga_module_inst|v_counter [9] & !\vga_module_inst|v_counter [5]))) ) 
// ) )

	.dataa(!\vga_module_inst|Equal6~0_combout ),
	.datab(!\vga_module_inst|v_counter [0]),
	.datac(!\vga_module_inst|v_counter [9]),
	.datad(!\vga_module_inst|v_counter [5]),
	.datae(!\vga_module_inst|v_counter [1]),
	.dataf(!\vga_module_inst|v_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal7~0 .extended_lut = "off";
defparam \vga_module_inst|Equal7~0 .lut_mask = 64'h1000000000000000;
defparam \vga_module_inst|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N21
cyclonev_lcell_comb \vga_module_inst|Equal8~0 (
// Equation(s):
// \vga_module_inst|Equal8~0_combout  = ( \vga_module_inst|v_counter [5] & ( !\vga_module_inst|v_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal8~0 .extended_lut = "off";
defparam \vga_module_inst|Equal8~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga_module_inst|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \vga_module_inst|Equal8~1 (
// Equation(s):
// \vga_module_inst|Equal8~1_combout  = ( !\vga_module_inst|v_counter [3] & ( (!\vga_module_inst|v_counter [1] & (!\vga_module_inst|v_counter [9] & (\vga_module_inst|Equal8~0_combout  & \vga_module_inst|Equal6~0_combout ))) ) )

	.dataa(!\vga_module_inst|v_counter [1]),
	.datab(!\vga_module_inst|v_counter [9]),
	.datac(!\vga_module_inst|Equal8~0_combout ),
	.datad(!\vga_module_inst|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal8~1 .extended_lut = "off";
defparam \vga_module_inst|Equal8~1 .lut_mask = 64'h0008000800000000;
defparam \vga_module_inst|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N39
cyclonev_lcell_comb \vga_module_inst|Equal6~1 (
// Equation(s):
// \vga_module_inst|Equal6~1_combout  = (\vga_module_inst|v_counter [3] & (\vga_module_inst|v_counter [0] & !\vga_module_inst|v_counter [5]))

	.dataa(!\vga_module_inst|v_counter [3]),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [0]),
	.datad(!\vga_module_inst|v_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal6~1 .extended_lut = "off";
defparam \vga_module_inst|Equal6~1 .lut_mask = 64'h0500050005000500;
defparam \vga_module_inst|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \vga_module_inst|Equal6~2 (
// Equation(s):
// \vga_module_inst|Equal6~2_combout  = (!\vga_module_inst|v_counter [1] & (!\vga_module_inst|v_counter [9] & (\vga_module_inst|Equal6~1_combout  & \vga_module_inst|Equal6~0_combout )))

	.dataa(!\vga_module_inst|v_counter [1]),
	.datab(!\vga_module_inst|v_counter [9]),
	.datac(!\vga_module_inst|Equal6~1_combout ),
	.datad(!\vga_module_inst|Equal6~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal6~2 .extended_lut = "off";
defparam \vga_module_inst|Equal6~2 .lut_mask = 64'h0008000800080008;
defparam \vga_module_inst|Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N9
cyclonev_lcell_comb \vga_module_inst|Equal5~0 (
// Equation(s):
// \vga_module_inst|Equal5~0_combout  = ( \vga_module_inst|v_counter [2] & ( (\vga_module_inst|v_counter [7] & (\vga_module_inst|v_counter [4] & (\vga_module_inst|v_counter [8] & \vga_module_inst|v_counter [6]))) ) )

	.dataa(!\vga_module_inst|v_counter [7]),
	.datab(!\vga_module_inst|v_counter [4]),
	.datac(!\vga_module_inst|v_counter [8]),
	.datad(!\vga_module_inst|v_counter [6]),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal5~0 .extended_lut = "off";
defparam \vga_module_inst|Equal5~0 .lut_mask = 64'h0000000000010001;
defparam \vga_module_inst|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \vga_module_inst|Equal5~1 (
// Equation(s):
// \vga_module_inst|Equal5~1_combout  = ( \vga_module_inst|Equal6~1_combout  & ( (!\vga_module_inst|v_counter [9] & (\vga_module_inst|v_counter [1] & \vga_module_inst|Equal5~0_combout )) ) )

	.dataa(gnd),
	.datab(!\vga_module_inst|v_counter [9]),
	.datac(!\vga_module_inst|v_counter [1]),
	.datad(!\vga_module_inst|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Equal5~1 .extended_lut = "off";
defparam \vga_module_inst|Equal5~1 .lut_mask = 64'h00000000000C000C;
defparam \vga_module_inst|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N0
cyclonev_lcell_comb \vga_module_inst|v_state~17 (
// Equation(s):
// \vga_module_inst|v_state~17_combout  = ( \vga_module_inst|line_done~q  & ( \RESET~input_o  & ( (!\vga_module_inst|v_counter[2]~1_combout  & (((\vga_module_inst|v_state.V_ACTIVE_STATE~q ) # (\vga_module_inst|Equal5~1_combout )) # 
// (\vga_module_inst|v_state.V_BACK_STATE~q ))) ) ) ) # ( !\vga_module_inst|line_done~q  & ( \RESET~input_o  & ( (\vga_module_inst|v_state.V_ACTIVE_STATE~q ) # (\vga_module_inst|v_state.V_BACK_STATE~q ) ) ) )

	.dataa(!\vga_module_inst|v_counter[2]~1_combout ),
	.datab(!\vga_module_inst|v_state.V_BACK_STATE~q ),
	.datac(!\vga_module_inst|Equal5~1_combout ),
	.datad(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datae(!\vga_module_inst|line_done~q ),
	.dataf(!\RESET~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|v_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|v_state~17 .extended_lut = "off";
defparam \vga_module_inst|v_state~17 .lut_mask = 64'h0000000033FF2AAA;
defparam \vga_module_inst|v_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N11
dffeas \vga_module_inst|v_state.V_ACTIVE_STATE (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|v_state~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_state.V_ACTIVE_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|v_state.V_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N54
cyclonev_lcell_comb \vga_module_inst|v_state~20 (
// Equation(s):
// \vga_module_inst|v_state~20_combout  = ( \vga_module_inst|Equal6~2_combout  & ( (!\vga_module_inst|line_done~q  & (\vga_module_inst|v_state.V_FRONT_STATE~q )) # (\vga_module_inst|line_done~q  & (((!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & 
// \vga_module_inst|Equal5~1_combout )))) ) ) # ( !\vga_module_inst|Equal6~2_combout  & ( ((!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & (\vga_module_inst|Equal5~1_combout  & \vga_module_inst|line_done~q ))) # (\vga_module_inst|v_state.V_FRONT_STATE~q ) ) )

	.dataa(!\vga_module_inst|v_state.V_FRONT_STATE~q ),
	.datab(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datac(!\vga_module_inst|Equal5~1_combout ),
	.datad(!\vga_module_inst|line_done~q ),
	.datae(gnd),
	.dataf(!\vga_module_inst|Equal6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|v_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|v_state~20 .extended_lut = "off";
defparam \vga_module_inst|v_state~20 .lut_mask = 64'h555D555D550C550C;
defparam \vga_module_inst|v_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N56
dffeas \vga_module_inst|v_state.V_FRONT_STATE (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|v_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_state.V_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_state.V_FRONT_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|v_state.V_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N27
cyclonev_lcell_comb \vga_module_inst|v_state~19 (
// Equation(s):
// \vga_module_inst|v_state~19_combout  = ( \vga_module_inst|v_state.V_PULSE_STATE~q  & ( (!\vga_module_inst|line_done~q ) # (!\vga_module_inst|Equal7~0_combout ) ) ) # ( !\vga_module_inst|v_state.V_PULSE_STATE~q  & ( (\vga_module_inst|line_done~q  & 
// (\vga_module_inst|Equal6~2_combout  & \vga_module_inst|v_state.V_FRONT_STATE~q )) ) )

	.dataa(!\vga_module_inst|line_done~q ),
	.datab(!\vga_module_inst|Equal7~0_combout ),
	.datac(!\vga_module_inst|Equal6~2_combout ),
	.datad(!\vga_module_inst|v_state.V_FRONT_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_state.V_PULSE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|v_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|v_state~19 .extended_lut = "off";
defparam \vga_module_inst|v_state~19 .lut_mask = 64'h00050005EEEEEEEE;
defparam \vga_module_inst|v_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N26
dffeas \vga_module_inst|v_state.V_PULSE_STATE (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|v_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_state.V_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_state.V_PULSE_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|v_state.V_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \vga_module_inst|v_state~18 (
// Equation(s):
// \vga_module_inst|v_state~18_combout  = ( \vga_module_inst|v_state.V_BACK_STATE~q  & ( (!\vga_module_inst|line_done~q ) # (!\vga_module_inst|Equal8~1_combout ) ) ) # ( !\vga_module_inst|v_state.V_BACK_STATE~q  & ( (\vga_module_inst|line_done~q  & 
// (\vga_module_inst|Equal7~0_combout  & \vga_module_inst|v_state.V_PULSE_STATE~q )) ) )

	.dataa(!\vga_module_inst|line_done~q ),
	.datab(!\vga_module_inst|Equal7~0_combout ),
	.datac(!\vga_module_inst|Equal8~1_combout ),
	.datad(!\vga_module_inst|v_state.V_PULSE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_state.V_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|v_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|v_state~18 .extended_lut = "off";
defparam \vga_module_inst|v_state~18 .lut_mask = 64'h00110011FAFAFAFA;
defparam \vga_module_inst|v_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N32
dffeas \vga_module_inst|v_state.V_BACK_STATE (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|v_state~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_state.V_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_state.V_BACK_STATE .is_wysiwyg = "true";
defparam \vga_module_inst|v_state.V_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \vga_module_inst|v_counter[2]~1 (
// Equation(s):
// \vga_module_inst|v_counter[2]~1_combout  = ( !\vga_module_inst|v_counter [1] & ( \vga_module_inst|Equal8~0_combout  & ( (!\vga_module_inst|v_counter [3] & (!\vga_module_inst|v_counter [9] & (\vga_module_inst|Equal6~0_combout  & 
// \vga_module_inst|v_state.V_BACK_STATE~q ))) ) ) )

	.dataa(!\vga_module_inst|v_counter [3]),
	.datab(!\vga_module_inst|v_counter [9]),
	.datac(!\vga_module_inst|Equal6~0_combout ),
	.datad(!\vga_module_inst|v_state.V_BACK_STATE~q ),
	.datae(!\vga_module_inst|v_counter [1]),
	.dataf(!\vga_module_inst|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|v_counter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|v_counter[2]~1 .extended_lut = "off";
defparam \vga_module_inst|v_counter[2]~1 .lut_mask = 64'h0000000000080000;
defparam \vga_module_inst|v_counter[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \vga_module_inst|v_counter[2]~2 (
// Equation(s):
// \vga_module_inst|v_counter[2]~2_combout  = ( \vga_module_inst|v_counter [1] & ( \vga_module_inst|Equal5~0_combout  & ( (!\vga_module_inst|v_state.V_FRONT_STATE~q  & (\vga_module_inst|Equal6~1_combout  & !\vga_module_inst|v_counter [9])) ) ) ) # ( 
// !\vga_module_inst|v_counter [1] & ( \vga_module_inst|Equal5~0_combout  & ( (\vga_module_inst|v_state.V_FRONT_STATE~q  & (\vga_module_inst|Equal6~1_combout  & (\vga_module_inst|Equal6~0_combout  & !\vga_module_inst|v_counter [9]))) ) ) ) # ( 
// !\vga_module_inst|v_counter [1] & ( !\vga_module_inst|Equal5~0_combout  & ( (\vga_module_inst|v_state.V_FRONT_STATE~q  & (\vga_module_inst|Equal6~1_combout  & (\vga_module_inst|Equal6~0_combout  & !\vga_module_inst|v_counter [9]))) ) ) )

	.dataa(!\vga_module_inst|v_state.V_FRONT_STATE~q ),
	.datab(!\vga_module_inst|Equal6~1_combout ),
	.datac(!\vga_module_inst|Equal6~0_combout ),
	.datad(!\vga_module_inst|v_counter [9]),
	.datae(!\vga_module_inst|v_counter [1]),
	.dataf(!\vga_module_inst|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|v_counter[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|v_counter[2]~2 .extended_lut = "off";
defparam \vga_module_inst|v_counter[2]~2 .lut_mask = 64'h0100000001002200;
defparam \vga_module_inst|v_counter[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N30
cyclonev_lcell_comb \vga_module_inst|v_counter[2]~3 (
// Equation(s):
// \vga_module_inst|v_counter[2]~3_combout  = ( \vga_module_inst|v_state.V_BACK_STATE~q  & ( \RESET~input_o  & ( \vga_module_inst|v_counter[2]~1_combout  ) ) ) # ( !\vga_module_inst|v_state.V_BACK_STATE~q  & ( \RESET~input_o  & ( 
// ((!\vga_module_inst|v_state.V_PULSE_STATE~q  & ((\vga_module_inst|v_counter[2]~2_combout ))) # (\vga_module_inst|v_state.V_PULSE_STATE~q  & (\vga_module_inst|Equal7~0_combout ))) # (\vga_module_inst|v_counter[2]~1_combout ) ) ) ) # ( 
// \vga_module_inst|v_state.V_BACK_STATE~q  & ( !\RESET~input_o  ) ) # ( !\vga_module_inst|v_state.V_BACK_STATE~q  & ( !\RESET~input_o  ) )

	.dataa(!\vga_module_inst|v_counter[2]~1_combout ),
	.datab(!\vga_module_inst|Equal7~0_combout ),
	.datac(!\vga_module_inst|v_state.V_PULSE_STATE~q ),
	.datad(!\vga_module_inst|v_counter[2]~2_combout ),
	.datae(!\vga_module_inst|v_state.V_BACK_STATE~q ),
	.dataf(!\RESET~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|v_counter[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|v_counter[2]~3 .extended_lut = "off";
defparam \vga_module_inst|v_counter[2]~3 .lut_mask = 64'hFFFFFFFF57F75555;
defparam \vga_module_inst|v_counter[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N59
dffeas \vga_module_inst|v_counter[0] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[2]~3_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|v_counter[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[0] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N3
cyclonev_lcell_comb \vga_module_inst|Add1~9 (
// Equation(s):
// \vga_module_inst|Add1~9_sumout  = SUM(( \vga_module_inst|v_counter [1] ) + ( GND ) + ( \vga_module_inst|Add1~38  ))
// \vga_module_inst|Add1~10  = CARRY(( \vga_module_inst|v_counter [1] ) + ( GND ) + ( \vga_module_inst|Add1~38  ))

	.dataa(!\vga_module_inst|v_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~9_sumout ),
	.cout(\vga_module_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~9 .extended_lut = "off";
defparam \vga_module_inst|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_module_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N2
dffeas \vga_module_inst|v_counter[1] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[2]~3_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|v_counter[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[1] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \vga_module_inst|Add1~13 (
// Equation(s):
// \vga_module_inst|Add1~13_sumout  = SUM(( \vga_module_inst|v_counter [2] ) + ( GND ) + ( \vga_module_inst|Add1~10  ))
// \vga_module_inst|Add1~14  = CARRY(( \vga_module_inst|v_counter [2] ) + ( GND ) + ( \vga_module_inst|Add1~10  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|v_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_module_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_module_inst|Add1~13_sumout ),
	.cout(\vga_module_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|Add1~13 .extended_lut = "off";
defparam \vga_module_inst|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_module_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N14
dffeas \vga_module_inst|v_counter[2] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[2]~3_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|v_counter[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[2] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N53
dffeas \vga_module_inst|v_counter[3] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_module_inst|v_counter[2]~3_combout ),
	.sload(vcc),
	.ena(\vga_module_inst|v_counter[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|v_counter[3] .is_wysiwyg = "true";
defparam \vga_module_inst|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N51
cyclonev_lcell_comb \vga_controller_inst|CUR_COORD_STATE~1 (
// Equation(s):
// \vga_controller_inst|CUR_COORD_STATE~1_combout  = ( \vga_module_inst|v_state.V_ACTIVE_STATE~q  & ( \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & ( !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  ) ) ) # ( !\vga_module_inst|v_state.V_ACTIVE_STATE~q  & 
// ( \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & ( (!\vga_module_inst|v_counter [5] & (!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  $ (\vga_module_inst|v_counter [3]))) ) ) ) # ( !\vga_module_inst|v_state.V_ACTIVE_STATE~q  & ( 
// !\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & ( (\vga_module_inst|v_counter [5] & (!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  $ (\vga_module_inst|v_counter [3]))) ) ) )

	.dataa(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datab(!\vga_module_inst|v_counter [3]),
	.datac(!\vga_module_inst|v_counter [5]),
	.datad(gnd),
	.datae(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|CUR_COORD_STATE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|CUR_COORD_STATE~1 .extended_lut = "off";
defparam \vga_controller_inst|CUR_COORD_STATE~1 .lut_mask = 64'h090900009090AAAA;
defparam \vga_controller_inst|CUR_COORD_STATE~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \vga_controller_inst|CUR_COORD_STATE~4 (
// Equation(s):
// \vga_controller_inst|CUR_COORD_STATE~4_combout  = ( \vga_module_inst|v_counter [6] & ( (!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & (((!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [7])))) # 
// (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & ((!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ) # ((!\vga_module_inst|v_state.V_ACTIVE_STATE~q )))) ) ) # ( !\vga_module_inst|v_counter [6] & ( (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & 
// (((!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [7])) # (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ))) # (\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & 
// (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [7]))) ) )

	.dataa(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datac(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(!\vga_module_inst|v_counter [7]),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|CUR_COORD_STATE~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|CUR_COORD_STATE~4 .extended_lut = "off";
defparam \vga_controller_inst|CUR_COORD_STATE~4 .lut_mask = 64'h22B222B232F232F2;
defparam \vga_controller_inst|CUR_COORD_STATE~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \vga_controller_inst|CUR_COORD_STATE~0 (
// Equation(s):
// \vga_controller_inst|CUR_COORD_STATE~0_combout  = ( \vga_module_inst|v_counter [2] & ( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & (((!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ) # (\vga_module_inst|v_counter [1])) # 
// (\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ))) # (\vga_module_inst|v_state.V_ACTIVE_STATE~q  & (\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & (!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ))) ) ) # ( !\vga_module_inst|v_counter [2] & ( 
// (\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & ((!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ) # ((!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [1])))) ) )

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datac(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datad(!\vga_module_inst|v_counter [1]),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|CUR_COORD_STATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|CUR_COORD_STATE~0 .extended_lut = "off";
defparam \vga_controller_inst|CUR_COORD_STATE~0 .lut_mask = 64'h30323032B2BAB2BA;
defparam \vga_controller_inst|CUR_COORD_STATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N54
cyclonev_lcell_comb \vga_controller_inst|CUR_COORD_STATE~2 (
// Equation(s):
// \vga_controller_inst|CUR_COORD_STATE~2_combout  = ( \vga_module_inst|v_counter [3] & ( \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & ( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & ((!\vga_module_inst|v_counter [5] & (\vga_module_inst|v_counter [4] & 
// \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q )) # (\vga_module_inst|v_counter [5] & ((\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ) # (\vga_module_inst|v_counter [4]))))) ) ) ) # ( !\vga_module_inst|v_counter [3] & ( 
// \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & ( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & (\vga_module_inst|v_counter [5] & \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q )) ) ) ) # ( \vga_module_inst|v_counter [3] & ( 
// !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & ( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & ((!\vga_module_inst|v_counter [5] & (\vga_module_inst|v_counter [4] & \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q )) # (\vga_module_inst|v_counter [5] & 
// ((\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ) # (\vga_module_inst|v_counter [4]))))) ) ) ) # ( !\vga_module_inst|v_counter [3] & ( !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & ( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & 
// ((!\vga_module_inst|v_counter [5] & (\vga_module_inst|v_counter [4] & \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q )) # (\vga_module_inst|v_counter [5] & ((\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ) # (\vga_module_inst|v_counter [4]))))) ) ) )

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(!\vga_module_inst|v_counter [5]),
	.datac(!\vga_module_inst|v_counter [4]),
	.datad(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datae(!\vga_module_inst|v_counter [3]),
	.dataf(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|CUR_COORD_STATE~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|CUR_COORD_STATE~2 .extended_lut = "off";
defparam \vga_controller_inst|CUR_COORD_STATE~2 .lut_mask = 64'h022A022A0022022A;
defparam \vga_controller_inst|CUR_COORD_STATE~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N57
cyclonev_lcell_comb \vga_controller_inst|CUR_COORD_STATE~3 (
// Equation(s):
// \vga_controller_inst|CUR_COORD_STATE~3_combout  = ( \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & ( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & (!\vga_module_inst|v_counter [7] & (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  $ 
// (\vga_module_inst|v_counter [6])))) # (\vga_module_inst|v_state.V_ACTIVE_STATE~q  & (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q )) ) ) # ( !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & ( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & 
// (\vga_module_inst|v_counter [7] & (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  $ (\vga_module_inst|v_counter [6])))) ) )

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datac(!\vga_module_inst|v_counter [6]),
	.datad(!\vga_module_inst|v_counter [7]),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|CUR_COORD_STATE~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|CUR_COORD_STATE~3 .extended_lut = "off";
defparam \vga_controller_inst|CUR_COORD_STATE~3 .lut_mask = 64'h00820082C644C644;
defparam \vga_controller_inst|CUR_COORD_STATE~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N36
cyclonev_lcell_comb \vga_controller_inst|CUR_COORD_STATE~5 (
// Equation(s):
// \vga_controller_inst|CUR_COORD_STATE~5_combout  = ( \vga_controller_inst|CUR_COORD_STATE~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~4_combout  & (\vga_controller_inst|CUR_COORD_STATE~2_combout  & ((!\vga_controller_inst|CUR_COORD_STATE~1_combout 
// ) # (\vga_controller_inst|CUR_COORD_STATE~0_combout )))) ) ) # ( !\vga_controller_inst|CUR_COORD_STATE~3_combout  & ( \vga_controller_inst|CUR_COORD_STATE~4_combout  ) )

	.dataa(!\vga_controller_inst|CUR_COORD_STATE~1_combout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~4_combout ),
	.datac(!\vga_controller_inst|CUR_COORD_STATE~0_combout ),
	.datad(!\vga_controller_inst|CUR_COORD_STATE~2_combout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|CUR_COORD_STATE~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|CUR_COORD_STATE~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|CUR_COORD_STATE~5 .extended_lut = "off";
defparam \vga_controller_inst|CUR_COORD_STATE~5 .lut_mask = 64'h3333333300230023;
defparam \vga_controller_inst|CUR_COORD_STATE~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N51
cyclonev_lcell_comb \vga_controller_inst|CUR_COORD_STATE~7 (
// Equation(s):
// \vga_controller_inst|CUR_COORD_STATE~7_combout  = ( \vga_module_inst|h_counter [8] & ( \vga_module_inst|h_counter [7] & ( (\vga_module_inst|h_state.H_ACTIVE_STATE~q  & ((!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ) # 
// (\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ))) ) ) ) # ( !\vga_module_inst|h_counter [8] & ( \vga_module_inst|h_counter [7] & ( (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & (((\vga_module_inst|h_state.H_ACTIVE_STATE~q  & 
// !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q )))) # (\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & (((!\vga_module_inst|h_counter [9] & !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q )) # (\vga_module_inst|h_state.H_ACTIVE_STATE~q ))) ) ) ) # ( 
// \vga_module_inst|h_counter [8] & ( !\vga_module_inst|h_counter [7] & ( (\vga_module_inst|h_state.H_ACTIVE_STATE~q  & ((!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ) # (\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ))) ) ) ) # ( 
// !\vga_module_inst|h_counter [8] & ( !\vga_module_inst|h_counter [7] & ( (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & (!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & ((!\vga_module_inst|h_counter [9]) # (\vga_module_inst|h_state.H_ACTIVE_STATE~q 
// )))) # (\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & ((!\vga_module_inst|h_counter [9]) # ((\vga_module_inst|h_state.H_ACTIVE_STATE~q )))) ) ) )

	.dataa(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datab(!\vga_module_inst|h_counter [9]),
	.datac(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datad(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datae(!\vga_module_inst|h_counter [8]),
	.dataf(!\vga_module_inst|h_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|CUR_COORD_STATE~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|CUR_COORD_STATE~7 .extended_lut = "off";
defparam \vga_controller_inst|CUR_COORD_STATE~7 .lut_mask = 64'hCF450F054F050F05;
defparam \vga_controller_inst|CUR_COORD_STATE~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N39
cyclonev_lcell_comb \vga_controller_inst|LessThan3~2 (
// Equation(s):
// \vga_controller_inst|LessThan3~2_combout  = ( \vga_module_inst|v_counter [5] & ( (!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & \vga_module_inst|v_state.V_ACTIVE_STATE~q ) ) ) # ( !\vga_module_inst|v_counter [5] & ( 
// !\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datad(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|LessThan3~2 .extended_lut = "off";
defparam \vga_controller_inst|LessThan3~2 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \vga_controller_inst|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N15
cyclonev_lcell_comb \vga_controller_inst|LessThan3~1 (
// Equation(s):
// \vga_controller_inst|LessThan3~1_combout  = ( \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & ( ((!\vga_module_inst|v_counter [4] & !\vga_module_inst|v_counter [5])) # (\vga_module_inst|v_state.V_ACTIVE_STATE~q ) ) ) # ( 
// !\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & ( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & (!\vga_module_inst|v_counter [4] & \vga_module_inst|v_counter [5])) ) )

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [4]),
	.datad(!\vga_module_inst|v_counter [5]),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|LessThan3~1 .extended_lut = "off";
defparam \vga_controller_inst|LessThan3~1 .lut_mask = 64'h00A000A0F555F555;
defparam \vga_controller_inst|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \vga_controller_inst|LessThan3~4 (
// Equation(s):
// \vga_controller_inst|LessThan3~4_combout  = ( \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & ( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & (\vga_module_inst|v_counter [8] & ((\vga_module_inst|v_counter [7]) # (\vga_module_inst|v_counter [6])))) ) ) 
// # ( !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & ( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [8]) ) )

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(!\vga_module_inst|v_counter [6]),
	.datac(!\vga_module_inst|v_counter [8]),
	.datad(!\vga_module_inst|v_counter [7]),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|LessThan3~4 .extended_lut = "off";
defparam \vga_controller_inst|LessThan3~4 .lut_mask = 64'h0A0A0A0A020A020A;
defparam \vga_controller_inst|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \vga_controller_inst|LessThan3~0 (
// Equation(s):
// \vga_controller_inst|LessThan3~0_combout  = ( \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & ( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & (!\vga_module_inst|v_counter [7] & \vga_module_inst|v_counter [6])) ) ) # ( 
// !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & ( ((!\vga_module_inst|v_counter [7] & !\vga_module_inst|v_counter [6])) # (\vga_module_inst|v_state.V_ACTIVE_STATE~q ) ) )

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(!\vga_module_inst|v_counter [7]),
	.datac(!\vga_module_inst|v_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|LessThan3~0 .extended_lut = "off";
defparam \vga_controller_inst|LessThan3~0 .lut_mask = 64'hD5D5D5D508080808;
defparam \vga_controller_inst|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \vga_controller_inst|LessThan3~3 (
// Equation(s):
// \vga_controller_inst|LessThan3~3_combout  = ( \vga_module_inst|v_counter [1] & ( !\vga_module_inst|v_state.V_ACTIVE_STATE~q  & ( (\vga_module_inst|v_counter [3] & (((!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & 
// \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q )) # (\vga_module_inst|v_counter [2]))) ) ) ) # ( !\vga_module_inst|v_counter [1] & ( !\vga_module_inst|v_state.V_ACTIVE_STATE~q  & ( (!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  & 
// (\vga_module_inst|v_counter [3] & ((\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ) # (\vga_module_inst|v_counter [2])))) ) ) )

	.dataa(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datab(!\vga_module_inst|v_counter [2]),
	.datac(!\vga_module_inst|v_counter [3]),
	.datad(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datae(!\vga_module_inst|v_counter [1]),
	.dataf(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|LessThan3~3 .extended_lut = "off";
defparam \vga_controller_inst|LessThan3~3 .lut_mask = 64'h020A030B00000000;
defparam \vga_controller_inst|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N42
cyclonev_lcell_comb \vga_controller_inst|CUR_COORD_STATE~8 (
// Equation(s):
// \vga_controller_inst|CUR_COORD_STATE~8_combout  = ( \vga_controller_inst|LessThan3~0_combout  & ( \vga_controller_inst|LessThan3~3_combout  & ( (!\vga_controller_inst|CUR_COORD_STATE~7_combout  & ((!\vga_controller_inst|LessThan3~4_combout ) # 
// (\vga_controller_inst|LessThan3~2_combout ))) ) ) ) # ( !\vga_controller_inst|LessThan3~0_combout  & ( \vga_controller_inst|LessThan3~3_combout  & ( (!\vga_controller_inst|CUR_COORD_STATE~7_combout  & !\vga_controller_inst|LessThan3~4_combout ) ) ) ) # ( 
// \vga_controller_inst|LessThan3~0_combout  & ( !\vga_controller_inst|LessThan3~3_combout  & ( (!\vga_controller_inst|CUR_COORD_STATE~7_combout  & (((!\vga_controller_inst|LessThan3~4_combout ) # (\vga_controller_inst|LessThan3~1_combout )) # 
// (\vga_controller_inst|LessThan3~2_combout ))) ) ) ) # ( !\vga_controller_inst|LessThan3~0_combout  & ( !\vga_controller_inst|LessThan3~3_combout  & ( (!\vga_controller_inst|CUR_COORD_STATE~7_combout  & !\vga_controller_inst|LessThan3~4_combout ) ) ) )

	.dataa(!\vga_controller_inst|CUR_COORD_STATE~7_combout ),
	.datab(!\vga_controller_inst|LessThan3~2_combout ),
	.datac(!\vga_controller_inst|LessThan3~1_combout ),
	.datad(!\vga_controller_inst|LessThan3~4_combout ),
	.datae(!\vga_controller_inst|LessThan3~0_combout ),
	.dataf(!\vga_controller_inst|LessThan3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|CUR_COORD_STATE~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|CUR_COORD_STATE~8 .extended_lut = "off";
defparam \vga_controller_inst|CUR_COORD_STATE~8 .lut_mask = 64'hAA00AA2AAA00AA22;
defparam \vga_controller_inst|CUR_COORD_STATE~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N45
cyclonev_lcell_comb \vga_controller_inst|CUR_COORD_STATE~10 (
// Equation(s):
// \vga_controller_inst|CUR_COORD_STATE~10_combout  = ( \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & ( \vga_module_inst|h_counter [4] & ( (((\vga_module_inst|h_counter [3] & \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q )) # (\vga_module_inst|h_counter 
// [6])) # (\vga_module_inst|h_counter [5]) ) ) ) # ( !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & ( \vga_module_inst|h_counter [4] & ( (\vga_module_inst|h_counter [5] & \vga_module_inst|h_counter [6]) ) ) ) # ( 
// \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & ( !\vga_module_inst|h_counter [4] & ( (\vga_module_inst|h_counter [6]) # (\vga_module_inst|h_counter [5]) ) ) ) # ( !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & ( !\vga_module_inst|h_counter [4] & ( 
// (\vga_module_inst|h_counter [5] & (\vga_module_inst|h_counter [3] & (\vga_module_inst|h_counter [6] & \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ))) ) ) )

	.dataa(!\vga_module_inst|h_counter [5]),
	.datab(!\vga_module_inst|h_counter [3]),
	.datac(!\vga_module_inst|h_counter [6]),
	.datad(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datae(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.dataf(!\vga_module_inst|h_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|CUR_COORD_STATE~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|CUR_COORD_STATE~10 .extended_lut = "off";
defparam \vga_controller_inst|CUR_COORD_STATE~10 .lut_mask = 64'h00015F5F05055F7F;
defparam \vga_controller_inst|CUR_COORD_STATE~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N57
cyclonev_lcell_comb \vga_controller_inst|CUR_COORD_STATE~11 (
// Equation(s):
// \vga_controller_inst|CUR_COORD_STATE~11_combout  = ( \vga_module_inst|h_counter [7] & ( (!\vga_module_inst|h_counter [8] & (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  $ (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ))) ) ) # ( 
// !\vga_module_inst|h_counter [7] & ( (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & !\vga_module_inst|h_counter [8])) # (\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & 
// (!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & \vga_module_inst|h_counter [8])) ) )

	.dataa(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datac(gnd),
	.datad(!\vga_module_inst|h_counter [8]),
	.datae(gnd),
	.dataf(!\vga_module_inst|h_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|CUR_COORD_STATE~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|CUR_COORD_STATE~11 .extended_lut = "off";
defparam \vga_controller_inst|CUR_COORD_STATE~11 .lut_mask = 64'h2244224499009900;
defparam \vga_controller_inst|CUR_COORD_STATE~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N24
cyclonev_lcell_comb \vga_controller_inst|CUR_COORD_STATE~6 (
// Equation(s):
// \vga_controller_inst|CUR_COORD_STATE~6_combout  = ( \vga_controller_inst|CUR_COORD_STATE~11_combout  & ( \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & ( (!\vga_module_inst|h_counter [9] & (!\vga_controller_inst|CUR_COORD_STATE~10_combout  & 
// !\vga_module_inst|h_state.H_ACTIVE_STATE~q )) ) ) ) # ( \vga_controller_inst|CUR_COORD_STATE~11_combout  & ( !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & ( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & (((!\vga_module_inst|h_counter [9] & 
// !\vga_controller_inst|CUR_COORD_STATE~10_combout )))) # (\vga_module_inst|h_state.H_ACTIVE_STATE~q  & (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q )) ) ) ) # ( !\vga_controller_inst|CUR_COORD_STATE~11_combout  & ( 
// !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & ( (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  & \vga_module_inst|h_state.H_ACTIVE_STATE~q ) ) ) )

	.dataa(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datab(!\vga_module_inst|h_counter [9]),
	.datac(!\vga_controller_inst|CUR_COORD_STATE~10_combout ),
	.datad(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datae(!\vga_controller_inst|CUR_COORD_STATE~11_combout ),
	.dataf(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|CUR_COORD_STATE~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|CUR_COORD_STATE~6 .extended_lut = "off";
defparam \vga_controller_inst|CUR_COORD_STATE~6 .lut_mask = 64'h0055C0550000C000;
defparam \vga_controller_inst|CUR_COORD_STATE~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N0
cyclonev_lcell_comb \vga_controller_inst|CUR_COORD_STATE~9 (
// Equation(s):
// \vga_controller_inst|CUR_COORD_STATE~9_combout  = ( \vga_module_inst|v_state.V_ACTIVE_STATE~q  & ( \vga_module_inst|v_counter [9] & ( (\vga_controller_inst|CUR_COORD_STATE~5_combout  & (\vga_controller_inst|CUR_COORD_STATE~8_combout  & 
// !\vga_controller_inst|CUR_COORD_STATE~6_combout )) ) ) ) # ( \vga_module_inst|v_state.V_ACTIVE_STATE~q  & ( !\vga_module_inst|v_counter [9] & ( (\vga_controller_inst|CUR_COORD_STATE~5_combout  & (\vga_controller_inst|CUR_COORD_STATE~8_combout  & 
// !\vga_controller_inst|CUR_COORD_STATE~6_combout )) ) ) ) # ( !\vga_module_inst|v_state.V_ACTIVE_STATE~q  & ( !\vga_module_inst|v_counter [9] & ( (\vga_controller_inst|CUR_COORD_STATE~8_combout  & (!\vga_controller_inst|CUR_COORD_STATE~6_combout  & 
// ((\vga_module_inst|v_counter [8]) # (\vga_controller_inst|CUR_COORD_STATE~5_combout )))) ) ) )

	.dataa(!\vga_controller_inst|CUR_COORD_STATE~5_combout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~8_combout ),
	.datac(!\vga_module_inst|v_counter [8]),
	.datad(!\vga_controller_inst|CUR_COORD_STATE~6_combout ),
	.datae(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\vga_module_inst|v_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|CUR_COORD_STATE~9 .extended_lut = "off";
defparam \vga_controller_inst|CUR_COORD_STATE~9 .lut_mask = 64'h1300110000001100;
defparam \vga_controller_inst|CUR_COORD_STATE~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \vga_controller_inst|Add5~46 (
// Equation(s):
// \vga_controller_inst|Add5~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller_inst|Add5~46_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add5~46 .extended_lut = "off";
defparam \vga_controller_inst|Add5~46 .lut_mask = 64'h000000000000FFFF;
defparam \vga_controller_inst|Add5~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \vga_controller_inst|Add5~42 (
// Equation(s):
// \vga_controller_inst|Add5~42_cout  = CARRY(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [0]) ) + ( VCC ) + ( \vga_controller_inst|Add5~46_cout  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module_inst|h_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add5~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller_inst|Add5~42_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add5~42 .extended_lut = "off";
defparam \vga_controller_inst|Add5~42 .lut_mask = 64'h00000000000000AA;
defparam \vga_controller_inst|Add5~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \vga_controller_inst|Add5~38 (
// Equation(s):
// \vga_controller_inst|Add5~38_cout  = CARRY(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [1]) ) + ( VCC ) + ( \vga_controller_inst|Add5~42_cout  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add5~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller_inst|Add5~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add5~38 .extended_lut = "off";
defparam \vga_controller_inst|Add5~38 .lut_mask = 64'h0000000000000A0A;
defparam \vga_controller_inst|Add5~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N15
cyclonev_lcell_comb \vga_controller_inst|Add5~34 (
// Equation(s):
// \vga_controller_inst|Add5~34_cout  = CARRY(( VCC ) + ( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [2]) ) + ( \vga_controller_inst|Add5~38_cout  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|h_counter [2]),
	.datag(gnd),
	.cin(\vga_controller_inst|Add5~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller_inst|Add5~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add5~34 .extended_lut = "off";
defparam \vga_controller_inst|Add5~34 .lut_mask = 64'h0000FF550000FFFF;
defparam \vga_controller_inst|Add5~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \vga_controller_inst|Add5~5 (
// Equation(s):
// \vga_controller_inst|Add5~5_sumout  = SUM(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [3]) ) + ( !\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  ) + ( \vga_controller_inst|Add5~34_cout  ))
// \vga_controller_inst|Add5~6  = CARRY(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [3]) ) + ( !\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  ) + ( \vga_controller_inst|Add5~34_cout  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datac(gnd),
	.datad(!\vga_module_inst|h_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add5~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add5~5_sumout ),
	.cout(\vga_controller_inst|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add5~5 .extended_lut = "off";
defparam \vga_controller_inst|Add5~5 .lut_mask = 64'h00003333000000AA;
defparam \vga_controller_inst|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N21
cyclonev_lcell_comb \vga_controller_inst|Add5~9 (
// Equation(s):
// \vga_controller_inst|Add5~9_sumout  = SUM(( !\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  $ (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ) ) + ( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [4]) ) + ( 
// \vga_controller_inst|Add5~6  ))
// \vga_controller_inst|Add5~10  = CARRY(( !\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  $ (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ) ) + ( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [4]) ) + ( 
// \vga_controller_inst|Add5~6  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datac(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|h_counter [4]),
	.datag(gnd),
	.cin(\vga_controller_inst|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add5~9_sumout ),
	.cout(\vga_controller_inst|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add5~9 .extended_lut = "off";
defparam \vga_controller_inst|Add5~9 .lut_mask = 64'h0000FF5500003C3C;
defparam \vga_controller_inst|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \vga_controller_inst|Add5~13 (
// Equation(s):
// \vga_controller_inst|Add5~13_sumout  = SUM(( (\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ) ) + ( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [5]) ) + ( 
// \vga_controller_inst|Add5~10  ))
// \vga_controller_inst|Add5~14  = CARRY(( (\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  & \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ) ) + ( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [5]) ) + ( 
// \vga_controller_inst|Add5~10  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datac(!\vga_module_inst|h_counter [5]),
	.datad(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add5~13_sumout ),
	.cout(\vga_controller_inst|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add5~13 .extended_lut = "off";
defparam \vga_controller_inst|Add5~13 .lut_mask = 64'h0000F5F500000033;
defparam \vga_controller_inst|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N27
cyclonev_lcell_comb \vga_controller_inst|Add5~17 (
// Equation(s):
// \vga_controller_inst|Add5~17_sumout  = SUM(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [6]) ) + ( \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  ) + ( \vga_controller_inst|Add5~14  ))
// \vga_controller_inst|Add5~18  = CARRY(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [6]) ) + ( \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  ) + ( \vga_controller_inst|Add5~14  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datac(!\vga_module_inst|h_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add5~17_sumout ),
	.cout(\vga_controller_inst|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add5~17 .extended_lut = "off";
defparam \vga_controller_inst|Add5~17 .lut_mask = 64'h0000CCCC00000A0A;
defparam \vga_controller_inst|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \vga_controller_inst|Add5~21 (
// Equation(s):
// \vga_controller_inst|Add5~21_sumout  = SUM(( !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  $ (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ) ) + ( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [7]) ) + ( 
// \vga_controller_inst|Add5~18  ))
// \vga_controller_inst|Add5~22  = CARRY(( !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  $ (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ) ) + ( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [7]) ) + ( 
// \vga_controller_inst|Add5~18  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datac(!\vga_module_inst|h_counter [7]),
	.datad(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add5~21_sumout ),
	.cout(\vga_controller_inst|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add5~21 .extended_lut = "off";
defparam \vga_controller_inst|Add5~21 .lut_mask = 64'h0000F5F5000033CC;
defparam \vga_controller_inst|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N33
cyclonev_lcell_comb \vga_controller_inst|Add5~25 (
// Equation(s):
// \vga_controller_inst|Add5~25_sumout  = SUM(( (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ) # (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ) ) + ( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [8]) ) + ( 
// \vga_controller_inst|Add5~22  ))
// \vga_controller_inst|Add5~26  = CARRY(( (!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ) # (\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ) ) + ( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [8]) ) + ( 
// \vga_controller_inst|Add5~22  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datac(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|h_counter [8]),
	.datag(gnd),
	.cin(\vga_controller_inst|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add5~25_sumout ),
	.cout(\vga_controller_inst|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add5~25 .extended_lut = "off";
defparam \vga_controller_inst|Add5~25 .lut_mask = 64'h0000FF550000F3F3;
defparam \vga_controller_inst|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \vga_controller_inst|Add5~29 (
// Equation(s):
// \vga_controller_inst|Add5~29_sumout  = SUM(( (\vga_module_inst|h_counter [9] & !\vga_module_inst|h_state.H_ACTIVE_STATE~q ) ) + ( VCC ) + ( \vga_controller_inst|Add5~26  ))
// \vga_controller_inst|Add5~30  = CARRY(( (\vga_module_inst|h_counter [9] & !\vga_module_inst|h_state.H_ACTIVE_STATE~q ) ) + ( VCC ) + ( \vga_controller_inst|Add5~26  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|h_counter [9]),
	.datac(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add5~29_sumout ),
	.cout(\vga_controller_inst|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add5~29 .extended_lut = "off";
defparam \vga_controller_inst|Add5~29 .lut_mask = 64'h0000000000003030;
defparam \vga_controller_inst|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \vga_controller_inst|Add5~1 (
// Equation(s):
// \vga_controller_inst|Add5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller_inst|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add5~1 .extended_lut = "off";
defparam \vga_controller_inst|Add5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller_inst|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N9
cyclonev_lcell_comb \vga_module_inst|next_y[0]~0 (
// Equation(s):
// \vga_module_inst|next_y[0]~0_combout  = ( \vga_module_inst|v_counter [0] & ( !\vga_module_inst|v_state.V_ACTIVE_STATE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|next_y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|next_y[0]~0 .extended_lut = "off";
defparam \vga_module_inst|next_y[0]~0 .lut_mask = 64'h00000000FF00FF00;
defparam \vga_module_inst|next_y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \vga_controller_inst|Add4~46 (
// Equation(s):
// \vga_controller_inst|Add4~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller_inst|Add4~46_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add4~46 .extended_lut = "off";
defparam \vga_controller_inst|Add4~46 .lut_mask = 64'h000000000000FFFF;
defparam \vga_controller_inst|Add4~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \vga_controller_inst|Add4~42 (
// Equation(s):
// \vga_controller_inst|Add4~42_cout  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [0]) ) + ( VCC ) + ( \vga_controller_inst|Add4~46_cout  ))

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add4~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_controller_inst|Add4~42_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add4~42 .extended_lut = "off";
defparam \vga_controller_inst|Add4~42 .lut_mask = 64'h0000000000000A0A;
defparam \vga_controller_inst|Add4~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \vga_controller_inst|Add4~1 (
// Equation(s):
// \vga_controller_inst|Add4~1_sumout  = SUM(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [1]) ) + ( !\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  ) + ( \vga_controller_inst|Add4~42_cout  ))
// \vga_controller_inst|Add4~2  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [1]) ) + ( !\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  ) + ( \vga_controller_inst|Add4~42_cout  ))

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datag(gnd),
	.cin(\vga_controller_inst|Add4~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add4~1_sumout ),
	.cout(\vga_controller_inst|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add4~1 .extended_lut = "off";
defparam \vga_controller_inst|Add4~1 .lut_mask = 64'h000000FF00000A0A;
defparam \vga_controller_inst|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N27
cyclonev_lcell_comb \vga_controller_inst|Add4~5 (
// Equation(s):
// \vga_controller_inst|Add4~5_sumout  = SUM(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [2]) ) + ( \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  ) + ( \vga_controller_inst|Add4~2  ))
// \vga_controller_inst|Add4~6  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [2]) ) + ( \zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  ) + ( \vga_controller_inst|Add4~2  ))

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datag(gnd),
	.cin(\vga_controller_inst|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add4~5_sumout ),
	.cout(\vga_controller_inst|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add4~5 .extended_lut = "off";
defparam \vga_controller_inst|Add4~5 .lut_mask = 64'h0000FF0000000A0A;
defparam \vga_controller_inst|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \vga_controller_inst|Add4~9 (
// Equation(s):
// \vga_controller_inst|Add4~9_sumout  = SUM(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [3]) ) + ( !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  ) + ( \vga_controller_inst|Add4~6  ))
// \vga_controller_inst|Add4~10  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [3]) ) + ( !\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  ) + ( \vga_controller_inst|Add4~6  ))

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datag(gnd),
	.cin(\vga_controller_inst|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add4~9_sumout ),
	.cout(\vga_controller_inst|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add4~9 .extended_lut = "off";
defparam \vga_controller_inst|Add4~9 .lut_mask = 64'h000000FF00000A0A;
defparam \vga_controller_inst|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N33
cyclonev_lcell_comb \vga_controller_inst|Add4~13 (
// Equation(s):
// \vga_controller_inst|Add4~13_sumout  = SUM(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [4]) ) + ( GND ) + ( \vga_controller_inst|Add4~10  ))
// \vga_controller_inst|Add4~14  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [4]) ) + ( GND ) + ( \vga_controller_inst|Add4~10  ))

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add4~13_sumout ),
	.cout(\vga_controller_inst|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add4~13 .extended_lut = "off";
defparam \vga_controller_inst|Add4~13 .lut_mask = 64'h0000FFFF00000A0A;
defparam \vga_controller_inst|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \vga_controller_inst|Add4~17 (
// Equation(s):
// \vga_controller_inst|Add4~17_sumout  = SUM(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [5]) ) + ( \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  ) + ( \vga_controller_inst|Add4~14  ))
// \vga_controller_inst|Add4~18  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [5]) ) + ( \zoom_controller_inst|IMAGE_STATE.S_REDUCED~q  ) + ( \vga_controller_inst|Add4~14  ))

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|v_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ),
	.datag(gnd),
	.cin(\vga_controller_inst|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add4~17_sumout ),
	.cout(\vga_controller_inst|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add4~17 .extended_lut = "off";
defparam \vga_controller_inst|Add4~17 .lut_mask = 64'h0000FF0000000A0A;
defparam \vga_controller_inst|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N39
cyclonev_lcell_comb \vga_controller_inst|Add4~21 (
// Equation(s):
// \vga_controller_inst|Add4~21_sumout  = SUM(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [6]) ) + ( !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  ) + ( \vga_controller_inst|Add4~18  ))
// \vga_controller_inst|Add4~22  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [6]) ) + ( !\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q  ) + ( \vga_controller_inst|Add4~18  ))

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ),
	.datad(!\vga_module_inst|v_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add4~21_sumout ),
	.cout(\vga_controller_inst|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add4~21 .extended_lut = "off";
defparam \vga_controller_inst|Add4~21 .lut_mask = 64'h00000F0F000000AA;
defparam \vga_controller_inst|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \vga_controller_inst|Add4~25 (
// Equation(s):
// \vga_controller_inst|Add4~25_sumout  = SUM(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [7]) ) + ( \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  ) + ( \vga_controller_inst|Add4~22  ))
// \vga_controller_inst|Add4~26  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [7]) ) + ( \zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q  ) + ( \vga_controller_inst|Add4~22  ))

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ),
	.datad(!\vga_module_inst|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add4~25_sumout ),
	.cout(\vga_controller_inst|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add4~25 .extended_lut = "off";
defparam \vga_controller_inst|Add4~25 .lut_mask = 64'h0000F0F0000000AA;
defparam \vga_controller_inst|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N45
cyclonev_lcell_comb \vga_controller_inst|Add4~29 (
// Equation(s):
// \vga_controller_inst|Add4~29_sumout  = SUM(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [8]) ) + ( VCC ) + ( \vga_controller_inst|Add4~26  ))
// \vga_controller_inst|Add4~30  = CARRY(( (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & \vga_module_inst|v_counter [8]) ) + ( VCC ) + ( \vga_controller_inst|Add4~26  ))

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_module_inst|v_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add4~29_sumout ),
	.cout(\vga_controller_inst|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add4~29 .extended_lut = "off";
defparam \vga_controller_inst|Add4~29 .lut_mask = 64'h00000000000000AA;
defparam \vga_controller_inst|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \vga_controller_inst|Add4~33 (
// Equation(s):
// \vga_controller_inst|Add4~33_sumout  = SUM(( (\vga_module_inst|v_counter [9] & !\vga_module_inst|v_state.V_ACTIVE_STATE~q ) ) + ( VCC ) + ( \vga_controller_inst|Add4~30  ))
// \vga_controller_inst|Add4~34  = CARRY(( (\vga_module_inst|v_counter [9] & !\vga_module_inst|v_state.V_ACTIVE_STATE~q ) ) + ( VCC ) + ( \vga_controller_inst|Add4~30  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|v_counter [9]),
	.datac(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add4~33_sumout ),
	.cout(\vga_controller_inst|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add4~33 .extended_lut = "off";
defparam \vga_controller_inst|Add4~33 .lut_mask = 64'h0000000000003030;
defparam \vga_controller_inst|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N51
cyclonev_lcell_comb \vga_controller_inst|Add4~37 (
// Equation(s):
// \vga_controller_inst|Add4~37_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_controller_inst|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add4~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add4~37 .extended_lut = "off";
defparam \vga_controller_inst|Add4~37 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_controller_inst|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y10_N0
cyclonev_mac \vga_controller_inst|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ,!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ,\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ,!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ,\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ,gnd,gnd,gnd,gnd}),
	.ay({\vga_controller_inst|Add4~37_sumout ,\vga_controller_inst|Add4~37_sumout ,\vga_controller_inst|Add4~37_sumout ,\vga_controller_inst|Add4~37_sumout ,\vga_controller_inst|Add4~37_sumout ,\vga_controller_inst|Add4~37_sumout ,\vga_controller_inst|Add4~37_sumout ,
\vga_controller_inst|Add4~37_sumout ,\vga_controller_inst|Add4~33_sumout ,\vga_controller_inst|Add4~29_sumout ,\vga_controller_inst|Add4~25_sumout ,\vga_controller_inst|Add4~21_sumout ,\vga_controller_inst|Add4~17_sumout ,\vga_controller_inst|Add4~13_sumout ,
\vga_controller_inst|Add4~9_sumout ,\vga_controller_inst|Add4~5_sumout ,\vga_controller_inst|Add4~1_sumout ,\vga_module_inst|next_y[0]~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vga_controller_inst|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vga_controller_inst|Mult0~8 .accumulate_clock = "none";
defparam \vga_controller_inst|Mult0~8 .ax_clock = "none";
defparam \vga_controller_inst|Mult0~8 .ax_width = 9;
defparam \vga_controller_inst|Mult0~8 .ay_scan_in_clock = "none";
defparam \vga_controller_inst|Mult0~8 .ay_scan_in_width = 18;
defparam \vga_controller_inst|Mult0~8 .ay_use_scan_in = "false";
defparam \vga_controller_inst|Mult0~8 .az_clock = "none";
defparam \vga_controller_inst|Mult0~8 .bx_clock = "none";
defparam \vga_controller_inst|Mult0~8 .by_clock = "none";
defparam \vga_controller_inst|Mult0~8 .by_use_scan_in = "false";
defparam \vga_controller_inst|Mult0~8 .bz_clock = "none";
defparam \vga_controller_inst|Mult0~8 .coef_a_0 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_a_1 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_a_2 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_a_3 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_a_4 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_a_5 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_a_6 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_a_7 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_b_0 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_b_1 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_b_2 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_b_3 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_b_4 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_b_5 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_b_6 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_b_7 = 0;
defparam \vga_controller_inst|Mult0~8 .coef_sel_a_clock = "none";
defparam \vga_controller_inst|Mult0~8 .coef_sel_b_clock = "none";
defparam \vga_controller_inst|Mult0~8 .delay_scan_out_ay = "false";
defparam \vga_controller_inst|Mult0~8 .delay_scan_out_by = "false";
defparam \vga_controller_inst|Mult0~8 .enable_double_accum = "false";
defparam \vga_controller_inst|Mult0~8 .load_const_clock = "none";
defparam \vga_controller_inst|Mult0~8 .load_const_value = 0;
defparam \vga_controller_inst|Mult0~8 .mode_sub_location = 0;
defparam \vga_controller_inst|Mult0~8 .negate_clock = "none";
defparam \vga_controller_inst|Mult0~8 .operand_source_max = "input";
defparam \vga_controller_inst|Mult0~8 .operand_source_may = "input";
defparam \vga_controller_inst|Mult0~8 .operand_source_mbx = "input";
defparam \vga_controller_inst|Mult0~8 .operand_source_mby = "input";
defparam \vga_controller_inst|Mult0~8 .operation_mode = "m18x18_full";
defparam \vga_controller_inst|Mult0~8 .output_clock = "none";
defparam \vga_controller_inst|Mult0~8 .preadder_subtract_a = "false";
defparam \vga_controller_inst|Mult0~8 .preadder_subtract_b = "false";
defparam \vga_controller_inst|Mult0~8 .result_a_width = 64;
defparam \vga_controller_inst|Mult0~8 .signed_max = "false";
defparam \vga_controller_inst|Mult0~8 .signed_may = "false";
defparam \vga_controller_inst|Mult0~8 .signed_mbx = "false";
defparam \vga_controller_inst|Mult0~8 .signed_mby = "false";
defparam \vga_controller_inst|Mult0~8 .sub_clock = "none";
defparam \vga_controller_inst|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \vga_controller_inst|Add6~17 (
// Equation(s):
// \vga_controller_inst|Add6~17_sumout  = SUM(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [0]) ) + ( \vga_controller_inst|Mult0~8_resulta  ) + ( !VCC ))
// \vga_controller_inst|Add6~18  = CARRY(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [0]) ) + ( \vga_controller_inst|Mult0~8_resulta  ) + ( !VCC ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller_inst|Mult0~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~17_sumout ),
	.cout(\vga_controller_inst|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~17 .extended_lut = "off";
defparam \vga_controller_inst|Add6~17 .lut_mask = 64'h0000FF0000000A0A;
defparam \vga_controller_inst|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N3
cyclonev_lcell_comb \vga_controller_inst|Add6~21 (
// Equation(s):
// \vga_controller_inst|Add6~21_sumout  = SUM(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [1]) ) + ( \vga_controller_inst|Mult0~9  ) + ( \vga_controller_inst|Add6~18  ))
// \vga_controller_inst|Add6~22  = CARRY(( (!\vga_module_inst|h_state.H_ACTIVE_STATE~q  & \vga_module_inst|h_counter [1]) ) + ( \vga_controller_inst|Mult0~9  ) + ( \vga_controller_inst|Add6~18  ))

	.dataa(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|h_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller_inst|Mult0~9 ),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~21_sumout ),
	.cout(\vga_controller_inst|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~21 .extended_lut = "off";
defparam \vga_controller_inst|Add6~21 .lut_mask = 64'h0000FF0000000A0A;
defparam \vga_controller_inst|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \vga_controller_inst|Add6~25 (
// Equation(s):
// \vga_controller_inst|Add6~25_sumout  = SUM(( (\vga_module_inst|h_counter [2] & !\vga_module_inst|h_state.H_ACTIVE_STATE~q ) ) + ( \vga_controller_inst|Mult0~10  ) + ( \vga_controller_inst|Add6~22  ))
// \vga_controller_inst|Add6~26  = CARRY(( (\vga_module_inst|h_counter [2] & !\vga_module_inst|h_state.H_ACTIVE_STATE~q ) ) + ( \vga_controller_inst|Mult0~10  ) + ( \vga_controller_inst|Add6~22  ))

	.dataa(gnd),
	.datab(!\vga_module_inst|h_counter [2]),
	.datac(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller_inst|Mult0~10 ),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~25_sumout ),
	.cout(\vga_controller_inst|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~25 .extended_lut = "off";
defparam \vga_controller_inst|Add6~25 .lut_mask = 64'h0000FF0000003030;
defparam \vga_controller_inst|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N9
cyclonev_lcell_comb \vga_controller_inst|Add6~29 (
// Equation(s):
// \vga_controller_inst|Add6~29_sumout  = SUM(( \vga_controller_inst|Add5~5_sumout  ) + ( \vga_controller_inst|Mult0~11  ) + ( \vga_controller_inst|Add6~26  ))
// \vga_controller_inst|Add6~30  = CARRY(( \vga_controller_inst|Add5~5_sumout  ) + ( \vga_controller_inst|Mult0~11  ) + ( \vga_controller_inst|Add6~26  ))

	.dataa(!\vga_controller_inst|Mult0~11 ),
	.datab(gnd),
	.datac(!\vga_controller_inst|Add5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~29_sumout ),
	.cout(\vga_controller_inst|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~29 .extended_lut = "off";
defparam \vga_controller_inst|Add6~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga_controller_inst|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \vga_controller_inst|Add6~33 (
// Equation(s):
// \vga_controller_inst|Add6~33_sumout  = SUM(( \vga_controller_inst|Add5~9_sumout  ) + ( \vga_controller_inst|Mult0~12  ) + ( \vga_controller_inst|Add6~30  ))
// \vga_controller_inst|Add6~34  = CARRY(( \vga_controller_inst|Add5~9_sumout  ) + ( \vga_controller_inst|Mult0~12  ) + ( \vga_controller_inst|Add6~30  ))

	.dataa(!\vga_controller_inst|Add5~9_sumout ),
	.datab(gnd),
	.datac(!\vga_controller_inst|Mult0~12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~33_sumout ),
	.cout(\vga_controller_inst|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~33 .extended_lut = "off";
defparam \vga_controller_inst|Add6~33 .lut_mask = 64'h0000F0F000005555;
defparam \vga_controller_inst|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N15
cyclonev_lcell_comb \vga_controller_inst|Add6~37 (
// Equation(s):
// \vga_controller_inst|Add6~37_sumout  = SUM(( \vga_controller_inst|Add5~13_sumout  ) + ( \vga_controller_inst|Mult0~13  ) + ( \vga_controller_inst|Add6~34  ))
// \vga_controller_inst|Add6~38  = CARRY(( \vga_controller_inst|Add5~13_sumout  ) + ( \vga_controller_inst|Mult0~13  ) + ( \vga_controller_inst|Add6~34  ))

	.dataa(gnd),
	.datab(!\vga_controller_inst|Add5~13_sumout ),
	.datac(!\vga_controller_inst|Mult0~13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~37_sumout ),
	.cout(\vga_controller_inst|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~37 .extended_lut = "off";
defparam \vga_controller_inst|Add6~37 .lut_mask = 64'h0000F0F000003333;
defparam \vga_controller_inst|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \vga_controller_inst|Add6~41 (
// Equation(s):
// \vga_controller_inst|Add6~41_sumout  = SUM(( \vga_controller_inst|Add5~17_sumout  ) + ( \vga_controller_inst|Mult0~14  ) + ( \vga_controller_inst|Add6~38  ))
// \vga_controller_inst|Add6~42  = CARRY(( \vga_controller_inst|Add5~17_sumout  ) + ( \vga_controller_inst|Mult0~14  ) + ( \vga_controller_inst|Add6~38  ))

	.dataa(gnd),
	.datab(!\vga_controller_inst|Mult0~14 ),
	.datac(!\vga_controller_inst|Add5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~41_sumout ),
	.cout(\vga_controller_inst|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~41 .extended_lut = "off";
defparam \vga_controller_inst|Add6~41 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vga_controller_inst|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N21
cyclonev_lcell_comb \vga_controller_inst|Add6~45 (
// Equation(s):
// \vga_controller_inst|Add6~45_sumout  = SUM(( \vga_controller_inst|Add5~21_sumout  ) + ( \vga_controller_inst|Mult0~15  ) + ( \vga_controller_inst|Add6~42  ))
// \vga_controller_inst|Add6~46  = CARRY(( \vga_controller_inst|Add5~21_sumout  ) + ( \vga_controller_inst|Mult0~15  ) + ( \vga_controller_inst|Add6~42  ))

	.dataa(!\vga_controller_inst|Mult0~15 ),
	.datab(gnd),
	.datac(!\vga_controller_inst|Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~45_sumout ),
	.cout(\vga_controller_inst|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~45 .extended_lut = "off";
defparam \vga_controller_inst|Add6~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga_controller_inst|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \vga_controller_inst|Add6~49 (
// Equation(s):
// \vga_controller_inst|Add6~49_sumout  = SUM(( \vga_controller_inst|Add5~25_sumout  ) + ( \vga_controller_inst|Mult0~16  ) + ( \vga_controller_inst|Add6~46  ))
// \vga_controller_inst|Add6~50  = CARRY(( \vga_controller_inst|Add5~25_sumout  ) + ( \vga_controller_inst|Mult0~16  ) + ( \vga_controller_inst|Add6~46  ))

	.dataa(gnd),
	.datab(!\vga_controller_inst|Mult0~16 ),
	.datac(!\vga_controller_inst|Add5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~49_sumout ),
	.cout(\vga_controller_inst|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~49 .extended_lut = "off";
defparam \vga_controller_inst|Add6~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vga_controller_inst|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N27
cyclonev_lcell_comb \vga_controller_inst|Add6~53 (
// Equation(s):
// \vga_controller_inst|Add6~53_sumout  = SUM(( \vga_controller_inst|Add5~29_sumout  ) + ( \vga_controller_inst|Mult0~17  ) + ( \vga_controller_inst|Add6~50  ))
// \vga_controller_inst|Add6~54  = CARRY(( \vga_controller_inst|Add5~29_sumout  ) + ( \vga_controller_inst|Mult0~17  ) + ( \vga_controller_inst|Add6~50  ))

	.dataa(!\vga_controller_inst|Mult0~17 ),
	.datab(gnd),
	.datac(!\vga_controller_inst|Add5~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~53_sumout ),
	.cout(\vga_controller_inst|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~53 .extended_lut = "off";
defparam \vga_controller_inst|Add6~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga_controller_inst|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \vga_controller_inst|Add6~57 (
// Equation(s):
// \vga_controller_inst|Add6~57_sumout  = SUM(( \vga_controller_inst|Add5~1_sumout  ) + ( \vga_controller_inst|Mult0~18  ) + ( \vga_controller_inst|Add6~54  ))
// \vga_controller_inst|Add6~58  = CARRY(( \vga_controller_inst|Add5~1_sumout  ) + ( \vga_controller_inst|Mult0~18  ) + ( \vga_controller_inst|Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller_inst|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller_inst|Mult0~18 ),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~57_sumout ),
	.cout(\vga_controller_inst|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~57 .extended_lut = "off";
defparam \vga_controller_inst|Add6~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \vga_controller_inst|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \vga_controller_inst|Add6~61 (
// Equation(s):
// \vga_controller_inst|Add6~61_sumout  = SUM(( \vga_controller_inst|Mult0~19  ) + ( \vga_controller_inst|Add5~1_sumout  ) + ( \vga_controller_inst|Add6~58  ))
// \vga_controller_inst|Add6~62  = CARRY(( \vga_controller_inst|Mult0~19  ) + ( \vga_controller_inst|Add5~1_sumout  ) + ( \vga_controller_inst|Add6~58  ))

	.dataa(!\vga_controller_inst|Mult0~19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller_inst|Add5~1_sumout ),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~61_sumout ),
	.cout(\vga_controller_inst|Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~61 .extended_lut = "off";
defparam \vga_controller_inst|Add6~61 .lut_mask = 64'h0000FF0000005555;
defparam \vga_controller_inst|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \vga_controller_inst|Add6~65 (
// Equation(s):
// \vga_controller_inst|Add6~65_sumout  = SUM(( \vga_controller_inst|Mult0~20  ) + ( \vga_controller_inst|Add5~1_sumout  ) + ( \vga_controller_inst|Add6~62  ))
// \vga_controller_inst|Add6~66  = CARRY(( \vga_controller_inst|Mult0~20  ) + ( \vga_controller_inst|Add5~1_sumout  ) + ( \vga_controller_inst|Add6~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller_inst|Mult0~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller_inst|Add5~1_sumout ),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~65_sumout ),
	.cout(\vga_controller_inst|Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~65 .extended_lut = "off";
defparam \vga_controller_inst|Add6~65 .lut_mask = 64'h0000FF0000000F0F;
defparam \vga_controller_inst|Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N39
cyclonev_lcell_comb \vga_controller_inst|Add6~1 (
// Equation(s):
// \vga_controller_inst|Add6~1_sumout  = SUM(( \vga_controller_inst|Mult0~21  ) + ( \vga_controller_inst|Add5~1_sumout  ) + ( \vga_controller_inst|Add6~66  ))
// \vga_controller_inst|Add6~2  = CARRY(( \vga_controller_inst|Mult0~21  ) + ( \vga_controller_inst|Add5~1_sumout  ) + ( \vga_controller_inst|Add6~66  ))

	.dataa(!\vga_controller_inst|Mult0~21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller_inst|Add5~1_sumout ),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~1_sumout ),
	.cout(\vga_controller_inst|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~1 .extended_lut = "off";
defparam \vga_controller_inst|Add6~1 .lut_mask = 64'h0000FF0000005555;
defparam \vga_controller_inst|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \vga_controller_inst|Add6~5 (
// Equation(s):
// \vga_controller_inst|Add6~5_sumout  = SUM(( \vga_controller_inst|Add5~1_sumout  ) + ( \vga_controller_inst|Mult0~22  ) + ( \vga_controller_inst|Add6~2  ))
// \vga_controller_inst|Add6~6  = CARRY(( \vga_controller_inst|Add5~1_sumout  ) + ( \vga_controller_inst|Mult0~22  ) + ( \vga_controller_inst|Add6~2  ))

	.dataa(gnd),
	.datab(!\vga_controller_inst|Mult0~22 ),
	.datac(!\vga_controller_inst|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~5_sumout ),
	.cout(\vga_controller_inst|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~5 .extended_lut = "off";
defparam \vga_controller_inst|Add6~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vga_controller_inst|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N45
cyclonev_lcell_comb \vga_controller_inst|Add6~9 (
// Equation(s):
// \vga_controller_inst|Add6~9_sumout  = SUM(( \vga_controller_inst|Add5~1_sumout  ) + ( \vga_controller_inst|Mult0~23  ) + ( \vga_controller_inst|Add6~6  ))
// \vga_controller_inst|Add6~10  = CARRY(( \vga_controller_inst|Add5~1_sumout  ) + ( \vga_controller_inst|Mult0~23  ) + ( \vga_controller_inst|Add6~6  ))

	.dataa(!\vga_controller_inst|Add5~1_sumout ),
	.datab(gnd),
	.datac(!\vga_controller_inst|Mult0~23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~9_sumout ),
	.cout(\vga_controller_inst|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~9 .extended_lut = "off";
defparam \vga_controller_inst|Add6~9 .lut_mask = 64'h0000F0F000005555;
defparam \vga_controller_inst|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \vga_controller_inst|Add6~13 (
// Equation(s):
// \vga_controller_inst|Add6~13_sumout  = SUM(( \vga_controller_inst|Mult0~24  ) + ( \vga_controller_inst|Add5~1_sumout  ) + ( \vga_controller_inst|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_controller_inst|Add5~1_sumout ),
	.datad(!\vga_controller_inst|Mult0~24 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_controller_inst|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_controller_inst|Add6~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|Add6~13 .extended_lut = "off";
defparam \vga_controller_inst|Add6~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_controller_inst|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \vga_controller_inst|LessThan1~6 (
// Equation(s):
// \vga_controller_inst|LessThan1~6_combout  = ( !\vga_module_inst|h_state.H_ACTIVE_STATE~q  & ( \vga_controller_inst|Add2~5_sumout  & ( (\vga_module_inst|h_counter [9] & ((!\vga_controller_inst|LessThan1~3_combout  & (!\vga_controller_inst|Add2~9_sumout  & 
// \vga_module_inst|h_counter [8])) # (\vga_controller_inst|LessThan1~3_combout  & ((!\vga_controller_inst|Add2~9_sumout ) # (\vga_module_inst|h_counter [8]))))) ) ) ) # ( \vga_module_inst|h_state.H_ACTIVE_STATE~q  & ( !\vga_controller_inst|Add2~5_sumout  & 
// ( (\vga_controller_inst|LessThan1~3_combout  & !\vga_controller_inst|Add2~9_sumout ) ) ) ) # ( !\vga_module_inst|h_state.H_ACTIVE_STATE~q  & ( !\vga_controller_inst|Add2~5_sumout  & ( ((!\vga_controller_inst|LessThan1~3_combout  & 
// (!\vga_controller_inst|Add2~9_sumout  & \vga_module_inst|h_counter [8])) # (\vga_controller_inst|LessThan1~3_combout  & ((!\vga_controller_inst|Add2~9_sumout ) # (\vga_module_inst|h_counter [8])))) # (\vga_module_inst|h_counter [9]) ) ) )

	.dataa(!\vga_controller_inst|LessThan1~3_combout ),
	.datab(!\vga_controller_inst|Add2~9_sumout ),
	.datac(!\vga_module_inst|h_counter [8]),
	.datad(!\vga_module_inst|h_counter [9]),
	.datae(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.dataf(!\vga_controller_inst|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|LessThan1~6 .extended_lut = "off";
defparam \vga_controller_inst|LessThan1~6 .lut_mask = 64'h4DFF4444004D0000;
defparam \vga_controller_inst|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N24
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[16]~15 (
// Equation(s):
// \vga_controller_inst|R_ADDR[16]~15_combout  = ( !\vga_controller_inst|LessThan1~6_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & \vga_controller_inst|Add6~13_sumout ) ) )

	.dataa(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datab(gnd),
	.datac(!\vga_controller_inst|Add6~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[16]~15 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[16]~15 .lut_mask = 64'h0505050500000000;
defparam \vga_controller_inst|R_ADDR[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N25
dffeas \RAMProc_inst|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\vga_controller_inst|R_ADDR[16]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMProc_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \RAMProc_inst|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N58
dffeas \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAMProc_inst|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y6_N0
cyclonev_mac \data_manager_inst|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\zoom_controller_inst|IMAGE_STATE.S_ENLARGED~q ,!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ,\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ,!\zoom_controller_inst|IMAGE_STATE.S_DEFAULT~q ,\zoom_controller_inst|IMAGE_STATE.S_REDUCED~q ,gnd,gnd,gnd,gnd}),
	.ay({\data_manager_inst|y_counter[7]~SCLR_LUT_combout ,\data_manager_inst|y_counter[6]~SCLR_LUT_combout ,\data_manager_inst|y_counter[5]~SCLR_LUT_combout ,\data_manager_inst|y_counter[4]~SCLR_LUT_combout ,\data_manager_inst|y_counter[3]~SCLR_LUT_combout ,
\data_manager_inst|y_counter[2]~SCLR_LUT_combout ,\data_manager_inst|y_counter[1]~SCLR_LUT_combout ,\data_manager_inst|y_counter[0]~SCLR_LUT_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\CLK~inputCLKENA0_outclk }),
	.aclr({gnd,!\RESET~input_o }),
	.ena({vcc,vcc,\data_manager_inst|y_counter[0]~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\data_manager_inst|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \data_manager_inst|Mult0~8 .accumulate_clock = "none";
defparam \data_manager_inst|Mult0~8 .ax_clock = "none";
defparam \data_manager_inst|Mult0~8 .ax_width = 9;
defparam \data_manager_inst|Mult0~8 .ay_scan_in_clock = "0";
defparam \data_manager_inst|Mult0~8 .ay_scan_in_width = 8;
defparam \data_manager_inst|Mult0~8 .ay_use_scan_in = "false";
defparam \data_manager_inst|Mult0~8 .az_clock = "none";
defparam \data_manager_inst|Mult0~8 .bx_clock = "none";
defparam \data_manager_inst|Mult0~8 .by_clock = "none";
defparam \data_manager_inst|Mult0~8 .by_use_scan_in = "false";
defparam \data_manager_inst|Mult0~8 .bz_clock = "none";
defparam \data_manager_inst|Mult0~8 .coef_a_0 = 0;
defparam \data_manager_inst|Mult0~8 .coef_a_1 = 0;
defparam \data_manager_inst|Mult0~8 .coef_a_2 = 0;
defparam \data_manager_inst|Mult0~8 .coef_a_3 = 0;
defparam \data_manager_inst|Mult0~8 .coef_a_4 = 0;
defparam \data_manager_inst|Mult0~8 .coef_a_5 = 0;
defparam \data_manager_inst|Mult0~8 .coef_a_6 = 0;
defparam \data_manager_inst|Mult0~8 .coef_a_7 = 0;
defparam \data_manager_inst|Mult0~8 .coef_b_0 = 0;
defparam \data_manager_inst|Mult0~8 .coef_b_1 = 0;
defparam \data_manager_inst|Mult0~8 .coef_b_2 = 0;
defparam \data_manager_inst|Mult0~8 .coef_b_3 = 0;
defparam \data_manager_inst|Mult0~8 .coef_b_4 = 0;
defparam \data_manager_inst|Mult0~8 .coef_b_5 = 0;
defparam \data_manager_inst|Mult0~8 .coef_b_6 = 0;
defparam \data_manager_inst|Mult0~8 .coef_b_7 = 0;
defparam \data_manager_inst|Mult0~8 .coef_sel_a_clock = "none";
defparam \data_manager_inst|Mult0~8 .coef_sel_b_clock = "none";
defparam \data_manager_inst|Mult0~8 .delay_scan_out_ay = "false";
defparam \data_manager_inst|Mult0~8 .delay_scan_out_by = "false";
defparam \data_manager_inst|Mult0~8 .enable_double_accum = "false";
defparam \data_manager_inst|Mult0~8 .load_const_clock = "none";
defparam \data_manager_inst|Mult0~8 .load_const_value = 0;
defparam \data_manager_inst|Mult0~8 .mode_sub_location = 0;
defparam \data_manager_inst|Mult0~8 .negate_clock = "none";
defparam \data_manager_inst|Mult0~8 .operand_source_max = "input";
defparam \data_manager_inst|Mult0~8 .operand_source_may = "input";
defparam \data_manager_inst|Mult0~8 .operand_source_mbx = "input";
defparam \data_manager_inst|Mult0~8 .operand_source_mby = "input";
defparam \data_manager_inst|Mult0~8 .operation_mode = "m9x9";
defparam \data_manager_inst|Mult0~8 .output_clock = "none";
defparam \data_manager_inst|Mult0~8 .preadder_subtract_a = "false";
defparam \data_manager_inst|Mult0~8 .preadder_subtract_b = "false";
defparam \data_manager_inst|Mult0~8 .result_a_width = 64;
defparam \data_manager_inst|Mult0~8 .signed_max = "false";
defparam \data_manager_inst|Mult0~8 .signed_may = "false";
defparam \data_manager_inst|Mult0~8 .signed_mbx = "false";
defparam \data_manager_inst|Mult0~8 .signed_mby = "false";
defparam \data_manager_inst|Mult0~8 .sub_clock = "none";
defparam \data_manager_inst|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N0
cyclonev_lcell_comb \data_manager_inst|Add2~17 (
// Equation(s):
// \data_manager_inst|Add2~17_sumout  = SUM(( \data_manager_inst|x_counter [0] ) + ( \data_manager_inst|Mult0~8_resulta  ) + ( !VCC ))
// \data_manager_inst|Add2~18  = CARRY(( \data_manager_inst|x_counter [0] ) + ( \data_manager_inst|Mult0~8_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|x_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|Mult0~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~17_sumout ),
	.cout(\data_manager_inst|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~17 .extended_lut = "off";
defparam \data_manager_inst|Add2~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \data_manager_inst|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N3
cyclonev_lcell_comb \data_manager_inst|Add2~21 (
// Equation(s):
// \data_manager_inst|Add2~21_sumout  = SUM(( \data_manager_inst|x_counter [1] ) + ( \data_manager_inst|Mult0~9  ) + ( \data_manager_inst|Add2~18  ))
// \data_manager_inst|Add2~22  = CARRY(( \data_manager_inst|x_counter [1] ) + ( \data_manager_inst|Mult0~9  ) + ( \data_manager_inst|Add2~18  ))

	.dataa(!\data_manager_inst|x_counter [1]),
	.datab(gnd),
	.datac(!\data_manager_inst|Mult0~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~21_sumout ),
	.cout(\data_manager_inst|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~21 .extended_lut = "off";
defparam \data_manager_inst|Add2~21 .lut_mask = 64'h0000F0F000005555;
defparam \data_manager_inst|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N6
cyclonev_lcell_comb \data_manager_inst|Add2~25 (
// Equation(s):
// \data_manager_inst|Add2~25_sumout  = SUM(( \data_manager_inst|x_counter [2] ) + ( \data_manager_inst|Mult0~10  ) + ( \data_manager_inst|Add2~22  ))
// \data_manager_inst|Add2~26  = CARRY(( \data_manager_inst|x_counter [2] ) + ( \data_manager_inst|Mult0~10  ) + ( \data_manager_inst|Add2~22  ))

	.dataa(gnd),
	.datab(!\data_manager_inst|Mult0~10 ),
	.datac(!\data_manager_inst|x_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~25_sumout ),
	.cout(\data_manager_inst|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~25 .extended_lut = "off";
defparam \data_manager_inst|Add2~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \data_manager_inst|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N9
cyclonev_lcell_comb \data_manager_inst|Add2~29 (
// Equation(s):
// \data_manager_inst|Add2~29_sumout  = SUM(( \data_manager_inst|x_counter [3] ) + ( \data_manager_inst|Mult0~11  ) + ( \data_manager_inst|Add2~26  ))
// \data_manager_inst|Add2~30  = CARRY(( \data_manager_inst|x_counter [3] ) + ( \data_manager_inst|Mult0~11  ) + ( \data_manager_inst|Add2~26  ))

	.dataa(!\data_manager_inst|Mult0~11 ),
	.datab(gnd),
	.datac(!\data_manager_inst|x_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~29_sumout ),
	.cout(\data_manager_inst|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~29 .extended_lut = "off";
defparam \data_manager_inst|Add2~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \data_manager_inst|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N12
cyclonev_lcell_comb \data_manager_inst|Add2~33 (
// Equation(s):
// \data_manager_inst|Add2~33_sumout  = SUM(( \data_manager_inst|x_counter [4] ) + ( \data_manager_inst|Mult0~12  ) + ( \data_manager_inst|Add2~30  ))
// \data_manager_inst|Add2~34  = CARRY(( \data_manager_inst|x_counter [4] ) + ( \data_manager_inst|Mult0~12  ) + ( \data_manager_inst|Add2~30  ))

	.dataa(gnd),
	.datab(!\data_manager_inst|x_counter [4]),
	.datac(!\data_manager_inst|Mult0~12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~33_sumout ),
	.cout(\data_manager_inst|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~33 .extended_lut = "off";
defparam \data_manager_inst|Add2~33 .lut_mask = 64'h0000F0F000003333;
defparam \data_manager_inst|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N15
cyclonev_lcell_comb \data_manager_inst|Add2~37 (
// Equation(s):
// \data_manager_inst|Add2~37_sumout  = SUM(( \data_manager_inst|x_counter [5] ) + ( \data_manager_inst|Mult0~13  ) + ( \data_manager_inst|Add2~34  ))
// \data_manager_inst|Add2~38  = CARRY(( \data_manager_inst|x_counter [5] ) + ( \data_manager_inst|Mult0~13  ) + ( \data_manager_inst|Add2~34  ))

	.dataa(!\data_manager_inst|Mult0~13 ),
	.datab(gnd),
	.datac(!\data_manager_inst|x_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~37_sumout ),
	.cout(\data_manager_inst|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~37 .extended_lut = "off";
defparam \data_manager_inst|Add2~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \data_manager_inst|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N18
cyclonev_lcell_comb \data_manager_inst|Add2~41 (
// Equation(s):
// \data_manager_inst|Add2~41_sumout  = SUM(( \data_manager_inst|x_counter [6] ) + ( \data_manager_inst|Mult0~14  ) + ( \data_manager_inst|Add2~38  ))
// \data_manager_inst|Add2~42  = CARRY(( \data_manager_inst|x_counter [6] ) + ( \data_manager_inst|Mult0~14  ) + ( \data_manager_inst|Add2~38  ))

	.dataa(gnd),
	.datab(!\data_manager_inst|x_counter [6]),
	.datac(!\data_manager_inst|Mult0~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~41_sumout ),
	.cout(\data_manager_inst|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~41 .extended_lut = "off";
defparam \data_manager_inst|Add2~41 .lut_mask = 64'h0000F0F000003333;
defparam \data_manager_inst|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N21
cyclonev_lcell_comb \data_manager_inst|Add2~45 (
// Equation(s):
// \data_manager_inst|Add2~45_sumout  = SUM(( \data_manager_inst|x_counter [7] ) + ( \data_manager_inst|Mult0~15  ) + ( \data_manager_inst|Add2~42  ))
// \data_manager_inst|Add2~46  = CARRY(( \data_manager_inst|x_counter [7] ) + ( \data_manager_inst|Mult0~15  ) + ( \data_manager_inst|Add2~42  ))

	.dataa(!\data_manager_inst|Mult0~15 ),
	.datab(gnd),
	.datac(!\data_manager_inst|x_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~45_sumout ),
	.cout(\data_manager_inst|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~45 .extended_lut = "off";
defparam \data_manager_inst|Add2~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \data_manager_inst|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N24
cyclonev_lcell_comb \data_manager_inst|Add2~49 (
// Equation(s):
// \data_manager_inst|Add2~49_sumout  = SUM(( \data_manager_inst|x_counter [8] ) + ( \data_manager_inst|Mult0~16  ) + ( \data_manager_inst|Add2~46  ))
// \data_manager_inst|Add2~50  = CARRY(( \data_manager_inst|x_counter [8] ) + ( \data_manager_inst|Mult0~16  ) + ( \data_manager_inst|Add2~46  ))

	.dataa(!\data_manager_inst|Mult0~16 ),
	.datab(gnd),
	.datac(!\data_manager_inst|x_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~49_sumout ),
	.cout(\data_manager_inst|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~49 .extended_lut = "off";
defparam \data_manager_inst|Add2~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \data_manager_inst|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N27
cyclonev_lcell_comb \data_manager_inst|Add2~53 (
// Equation(s):
// \data_manager_inst|Add2~53_sumout  = SUM(( GND ) + ( \data_manager_inst|Mult0~17  ) + ( \data_manager_inst|Add2~50  ))
// \data_manager_inst|Add2~54  = CARRY(( GND ) + ( \data_manager_inst|Mult0~17  ) + ( \data_manager_inst|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|Mult0~17 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~53_sumout ),
	.cout(\data_manager_inst|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~53 .extended_lut = "off";
defparam \data_manager_inst|Add2~53 .lut_mask = 64'h0000F0F000000000;
defparam \data_manager_inst|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N30
cyclonev_lcell_comb \data_manager_inst|Add2~57 (
// Equation(s):
// \data_manager_inst|Add2~57_sumout  = SUM(( GND ) + ( \data_manager_inst|Mult0~18  ) + ( \data_manager_inst|Add2~54  ))
// \data_manager_inst|Add2~58  = CARRY(( GND ) + ( \data_manager_inst|Mult0~18  ) + ( \data_manager_inst|Add2~54  ))

	.dataa(gnd),
	.datab(!\data_manager_inst|Mult0~18 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~57_sumout ),
	.cout(\data_manager_inst|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~57 .extended_lut = "off";
defparam \data_manager_inst|Add2~57 .lut_mask = 64'h0000CCCC00000000;
defparam \data_manager_inst|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N33
cyclonev_lcell_comb \data_manager_inst|Add2~61 (
// Equation(s):
// \data_manager_inst|Add2~61_sumout  = SUM(( GND ) + ( \data_manager_inst|Mult0~19  ) + ( \data_manager_inst|Add2~58  ))
// \data_manager_inst|Add2~62  = CARRY(( GND ) + ( \data_manager_inst|Mult0~19  ) + ( \data_manager_inst|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|Mult0~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~61_sumout ),
	.cout(\data_manager_inst|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~61 .extended_lut = "off";
defparam \data_manager_inst|Add2~61 .lut_mask = 64'h0000F0F000000000;
defparam \data_manager_inst|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N36
cyclonev_lcell_comb \data_manager_inst|Add2~65 (
// Equation(s):
// \data_manager_inst|Add2~65_sumout  = SUM(( GND ) + ( \data_manager_inst|Mult0~20  ) + ( \data_manager_inst|Add2~62  ))
// \data_manager_inst|Add2~66  = CARRY(( GND ) + ( \data_manager_inst|Mult0~20  ) + ( \data_manager_inst|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|Mult0~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~65_sumout ),
	.cout(\data_manager_inst|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~65 .extended_lut = "off";
defparam \data_manager_inst|Add2~65 .lut_mask = 64'h0000F0F000000000;
defparam \data_manager_inst|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N39
cyclonev_lcell_comb \data_manager_inst|Add2~5 (
// Equation(s):
// \data_manager_inst|Add2~5_sumout  = SUM(( GND ) + ( \data_manager_inst|Mult0~21  ) + ( \data_manager_inst|Add2~66  ))
// \data_manager_inst|Add2~6  = CARRY(( GND ) + ( \data_manager_inst|Mult0~21  ) + ( \data_manager_inst|Add2~66  ))

	.dataa(!\data_manager_inst|Mult0~21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~5_sumout ),
	.cout(\data_manager_inst|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~5 .extended_lut = "off";
defparam \data_manager_inst|Add2~5 .lut_mask = 64'h0000AAAA00000000;
defparam \data_manager_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N42
cyclonev_lcell_comb \data_manager_inst|Add2~9 (
// Equation(s):
// \data_manager_inst|Add2~9_sumout  = SUM(( GND ) + ( \data_manager_inst|Mult0~22  ) + ( \data_manager_inst|Add2~6  ))
// \data_manager_inst|Add2~10  = CARRY(( GND ) + ( \data_manager_inst|Mult0~22  ) + ( \data_manager_inst|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~9_sumout ),
	.cout(\data_manager_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~9 .extended_lut = "off";
defparam \data_manager_inst|Add2~9 .lut_mask = 64'h0000F0F000000000;
defparam \data_manager_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N45
cyclonev_lcell_comb \data_manager_inst|Add2~13 (
// Equation(s):
// \data_manager_inst|Add2~13_sumout  = SUM(( GND ) + ( \data_manager_inst|Mult0~23  ) + ( \data_manager_inst|Add2~10  ))
// \data_manager_inst|Add2~14  = CARRY(( GND ) + ( \data_manager_inst|Mult0~23  ) + ( \data_manager_inst|Add2~10  ))

	.dataa(!\data_manager_inst|Mult0~23 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~13_sumout ),
	.cout(\data_manager_inst|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~13 .extended_lut = "off";
defparam \data_manager_inst|Add2~13 .lut_mask = 64'h0000AAAA00000000;
defparam \data_manager_inst|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N48
cyclonev_lcell_comb \data_manager_inst|Add2~1 (
// Equation(s):
// \data_manager_inst|Add2~1_sumout  = SUM(( GND ) + ( \data_manager_inst|Mult0~24  ) + ( \data_manager_inst|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|Mult0~24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|Add2~1 .extended_lut = "off";
defparam \data_manager_inst|Add2~1 .lut_mask = 64'h0000F0F000000000;
defparam \data_manager_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N51
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3] = ( \data_manager_inst|Add2~9_sumout  & ( (!\data_manager_inst|Add2~13_sumout  & (!\data_manager_inst|Add2~1_sumout  & (\data_manager_inst|state.S_WRITE~q  & 
// !\data_manager_inst|Add2~5_sumout ))) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|Add2~1_sumout ),
	.datac(!\data_manager_inst|state.S_WRITE~q ),
	.datad(!\data_manager_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w[3] .lut_mask = 64'h0000000008000800;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N39
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w [3] = ( !\vga_controller_inst|Add6~13_sumout  & ( \vga_controller_inst|Add6~5_sumout  & ( (!\vga_controller_inst|Add6~9_sumout  & (\vga_controller_inst|CUR_COORD_STATE~9_combout  
// & (!\vga_controller_inst|LessThan1~6_combout  & !\vga_controller_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~9_sumout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datac(!\vga_controller_inst|LessThan1~6_combout ),
	.datad(!\vga_controller_inst|Add6~1_sumout ),
	.datae(!\vga_controller_inst|Add6~13_sumout ),
	.dataf(!\vga_controller_inst|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w[3] .lut_mask = 64'h0000000020000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000000FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h000F000F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h000000000000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h00000000F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h5555FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h000000000FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h000000005555FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h3333000033330000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h55555555AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h00005555FFFFAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hCCCCCCCCEEEECCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFFFFFFFF7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h0000000033FFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h0F0FFFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000000000008000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N48
cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\~QIC_CREATED_GND~I_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\~QIC_CREATED_GND~I_combout ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .lut_mask = 64'h3237272732377777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 .lut_mask = 64'h3333333333533353;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N0
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hF0F0F0F000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .lut_mask = 64'h0000222200002262;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .lut_mask = 64'h4644444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .lut_mask = 64'h0100010000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000FFFF0000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N14
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 64'h0030003001300030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h3430343030303030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 64'h0000000000004000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N42
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000FFFF0000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N51
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(gnd),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h3333333333333333;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N53
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 64'h10DF10DF15D515D5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 64'h000F000F000F000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 64'h000C000C000C000C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N3
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N6
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N9
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N12
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N15
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datag(gnd),
	.cin(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FF0000000000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N18
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N21
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N24
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N27
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N30
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N33
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FF0000000000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N36
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N39
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N42
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'hF0A0F0A0F0A0F0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h005000500050000C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000000002000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h030357FF131357DF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N36
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'h0000000000005050;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N57
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3 .lut_mask = 64'h0005000F00000000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 64'h01010101FAFAFAFA;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N44
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(gnd),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 64'h3333CCCC3030CCCC;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder (
	.dataa(gnd),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N25
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h5656565652525252;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N2
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0005000500000000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0 .lut_mask = 64'h00FFFFFF02FFFFFF;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N44
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N40
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N37
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N34
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N31
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N28
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N25
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N22
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N19
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N16
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N13
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N10
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N7
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N57
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h5555FFFF5555FFFF;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N3
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h00000000000000AA;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N58
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 64'h000A000A000A0030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'h00000000000A000A;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3 .lut_mask = 64'h0000000010501050;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h1E1E1E1E1C1C1C1C;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N13
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.datab(gnd),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 64'h5A5A5A5A5A505A50;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N11
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 (
	.dataa(gnd),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .lut_mask = 64'h0F0F0F0F0C3C0C3C;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N50
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N27
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000000000000A0A;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0 .lut_mask = 64'h33373333FFFFFFFF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N1
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N3
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N4
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N9
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FF0000000000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N27
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FF0000000000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FF0000000000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N44
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N40
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N37
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N34
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N32
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N28
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N25
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N22
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N19
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N16
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N13
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N10
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N7
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0003000000030000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N19
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 64'h45404540757F757F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'hCCA0CCA000A000A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .lut_mask = 64'h0FFF0FFF00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N1
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N4
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N25
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N28
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 64'h45754575407F407F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0000030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .lut_mask = 64'h0000FFFF02000200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N40
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .lut_mask = 64'h000000000C0A0C0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N19
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N13
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h45754575407F407F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N51
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N52
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N16
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h47554755470F470F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N31
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N43
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 64'h47554755470F470F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N23
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .lut_mask = 64'h5500553355035503;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .lut_mask = 64'h0F7777770F770F77;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N7
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N25
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 64'h0C0A3F5F0C0A3F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h555555554055D155;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 64'h0F0F00000F0F0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'hFFEEF0E000000000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~feeder (
	.dataa(gnd),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~feeder .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~1 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~1 .lut_mask = 64'h03030303038B038B;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N35
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h00EE00E0FF00F000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N52
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h3322302033223C28;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N22
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'h5544504055AA50A0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~feeder .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N1
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hCCCCCCCCCC00CC00;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N34
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h000000000000FCFC;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N51
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h0210FFFF0000FFFF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~2 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~2 .lut_mask = 64'h050505F50505F5F5;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N52
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .lut_mask = 64'h00000000000F000F;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h00FC545400005454;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~feeder .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h000000000F0A0F0A;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h5D555555555D5555;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N16
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h0000222200004444;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N27
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h00003322FFAA3322;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N29
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N8
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N49
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N23
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h00000000000F000F;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0 .lut_mask = 64'h1111333315153F3F;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0 (
// Equation(s):
// \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0_combout  = ( !\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0 .lut_mask = 64'h0000000000020000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N27
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w[2] (
// Equation(s):
// \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w [2] = ( \vga_controller_inst|Add6~5_sumout  & ( !\vga_controller_inst|Add6~1_sumout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & 
// ((!\vga_controller_inst|LessThan1~5_combout ) # ((!\vga_controller_inst|LessThan1~3_combout  & \vga_controller_inst|LessThan1~4_combout )))) ) ) )

	.dataa(!\vga_controller_inst|LessThan1~3_combout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datac(!\vga_controller_inst|LessThan1~5_combout ),
	.datad(!\vga_controller_inst|LessThan1~4_combout ),
	.datae(!\vga_controller_inst|Add6~5_sumout ),
	.dataf(!\vga_controller_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w[2] .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w[2] .lut_mask = 64'h0000303200000000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0 (
// Equation(s):
// \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0_combout  = ( !\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] ) )

	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0 .lut_mask = 64'h5555555500000000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N15
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[0]~0 (
// Equation(s):
// \vga_controller_inst|R_ADDR[0]~0_combout  = ( \vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~17_sumout  & !\vga_controller_inst|LessThan1~5_combout )) ) ) # ( 
// !\vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~17_sumout  & ((!\vga_controller_inst|LessThan1~5_combout ) # (\vga_controller_inst|LessThan1~4_combout )))) ) )

	.dataa(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datab(!\vga_controller_inst|LessThan1~4_combout ),
	.datac(!\vga_controller_inst|Add6~17_sumout ),
	.datad(!\vga_controller_inst|LessThan1~5_combout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[0]~0 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[0]~0 .lut_mask = 64'h0501050105000500;
defparam \vga_controller_inst|R_ADDR[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N21
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[1]~1 (
// Equation(s):
// \vga_controller_inst|R_ADDR[1]~1_combout  = ( \vga_controller_inst|LessThan1~3_combout  & ( (!\vga_controller_inst|LessThan1~5_combout  & (\vga_controller_inst|Add6~21_sumout  & \vga_controller_inst|CUR_COORD_STATE~9_combout )) ) ) # ( 
// !\vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|Add6~21_sumout  & (\vga_controller_inst|CUR_COORD_STATE~9_combout  & ((!\vga_controller_inst|LessThan1~5_combout ) # (\vga_controller_inst|LessThan1~4_combout )))) ) )

	.dataa(!\vga_controller_inst|LessThan1~4_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|Add6~21_sumout ),
	.datad(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[1]~1 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[1]~1 .lut_mask = 64'h000D000D000C000C;
defparam \vga_controller_inst|R_ADDR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N3
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[2]~2 (
// Equation(s):
// \vga_controller_inst|R_ADDR[2]~2_combout  = ( \vga_controller_inst|LessThan1~3_combout  & ( (!\vga_controller_inst|LessThan1~5_combout  & (\vga_controller_inst|Add6~25_sumout  & \vga_controller_inst|CUR_COORD_STATE~9_combout )) ) ) # ( 
// !\vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|Add6~25_sumout  & (\vga_controller_inst|CUR_COORD_STATE~9_combout  & ((!\vga_controller_inst|LessThan1~5_combout ) # (\vga_controller_inst|LessThan1~4_combout )))) ) )

	.dataa(!\vga_controller_inst|LessThan1~4_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|Add6~25_sumout ),
	.datad(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[2]~2 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[2]~2 .lut_mask = 64'h000D000D000C000C;
defparam \vga_controller_inst|R_ADDR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N33
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[3]~3 (
// Equation(s):
// \vga_controller_inst|R_ADDR[3]~3_combout  = ( \vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (!\vga_controller_inst|LessThan1~5_combout  & \vga_controller_inst|Add6~29_sumout )) ) ) # ( 
// !\vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~29_sumout  & ((!\vga_controller_inst|LessThan1~5_combout ) # (\vga_controller_inst|LessThan1~4_combout )))) ) )

	.dataa(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datab(!\vga_controller_inst|LessThan1~4_combout ),
	.datac(!\vga_controller_inst|LessThan1~5_combout ),
	.datad(!\vga_controller_inst|Add6~29_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[3]~3 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[3]~3 .lut_mask = 64'h0051005100500050;
defparam \vga_controller_inst|R_ADDR[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N27
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[4]~4 (
// Equation(s):
// \vga_controller_inst|R_ADDR[4]~4_combout  = ( \vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (!\vga_controller_inst|LessThan1~5_combout  & \vga_controller_inst|Add6~33_sumout )) ) ) # ( 
// !\vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~33_sumout  & ((!\vga_controller_inst|LessThan1~5_combout ) # (\vga_controller_inst|LessThan1~4_combout )))) ) )

	.dataa(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|LessThan1~4_combout ),
	.datad(!\vga_controller_inst|Add6~33_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[4]~4 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[4]~4 .lut_mask = 64'h0045004500440044;
defparam \vga_controller_inst|R_ADDR[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N6
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[5]~5 (
// Equation(s):
// \vga_controller_inst|R_ADDR[5]~5_combout  = ( \vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~37_sumout  & !\vga_controller_inst|LessThan1~5_combout )) ) ) # ( 
// !\vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~37_sumout  & ((!\vga_controller_inst|LessThan1~5_combout ) # (\vga_controller_inst|LessThan1~4_combout )))) ) )

	.dataa(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datab(!\vga_controller_inst|LessThan1~4_combout ),
	.datac(!\vga_controller_inst|Add6~37_sumout ),
	.datad(!\vga_controller_inst|LessThan1~5_combout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[5]~5 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[5]~5 .lut_mask = 64'h0501050105000500;
defparam \vga_controller_inst|R_ADDR[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N9
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[6]~6 (
// Equation(s):
// \vga_controller_inst|R_ADDR[6]~6_combout  = ( \vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~41_sumout  & !\vga_controller_inst|LessThan1~5_combout )) ) ) # ( 
// !\vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~41_sumout  & ((!\vga_controller_inst|LessThan1~5_combout ) # (\vga_controller_inst|LessThan1~4_combout )))) ) )

	.dataa(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datab(!\vga_controller_inst|LessThan1~4_combout ),
	.datac(!\vga_controller_inst|Add6~41_sumout ),
	.datad(!\vga_controller_inst|LessThan1~5_combout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[6]~6 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[6]~6 .lut_mask = 64'h0501050105000500;
defparam \vga_controller_inst|R_ADDR[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N30
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[7]~7 (
// Equation(s):
// \vga_controller_inst|R_ADDR[7]~7_combout  = ( \vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~45_sumout  & !\vga_controller_inst|LessThan1~5_combout )) ) ) # ( 
// !\vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~45_sumout  & ((!\vga_controller_inst|LessThan1~5_combout ) # (\vga_controller_inst|LessThan1~4_combout )))) ) )

	.dataa(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datab(!\vga_controller_inst|LessThan1~4_combout ),
	.datac(!\vga_controller_inst|Add6~45_sumout ),
	.datad(!\vga_controller_inst|LessThan1~5_combout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[7]~7 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[7]~7 .lut_mask = 64'h0501050105000500;
defparam \vga_controller_inst|R_ADDR[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N9
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[8]~8 (
// Equation(s):
// \vga_controller_inst|R_ADDR[8]~8_combout  = ( \vga_controller_inst|LessThan1~3_combout  & ( (!\vga_controller_inst|LessThan1~5_combout  & (\vga_controller_inst|Add6~49_sumout  & \vga_controller_inst|CUR_COORD_STATE~9_combout )) ) ) # ( 
// !\vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|Add6~49_sumout  & (\vga_controller_inst|CUR_COORD_STATE~9_combout  & ((!\vga_controller_inst|LessThan1~5_combout ) # (\vga_controller_inst|LessThan1~4_combout )))) ) )

	.dataa(!\vga_controller_inst|LessThan1~4_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|Add6~49_sumout ),
	.datad(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[8]~8 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[8]~8 .lut_mask = 64'h000D000D000C000C;
defparam \vga_controller_inst|R_ADDR[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N12
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[9]~9 (
// Equation(s):
// \vga_controller_inst|R_ADDR[9]~9_combout  = ( \vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~53_sumout  & !\vga_controller_inst|LessThan1~5_combout )) ) ) # ( 
// !\vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~53_sumout  & ((!\vga_controller_inst|LessThan1~5_combout ) # (\vga_controller_inst|LessThan1~4_combout )))) ) )

	.dataa(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datab(!\vga_controller_inst|LessThan1~4_combout ),
	.datac(!\vga_controller_inst|Add6~53_sumout ),
	.datad(!\vga_controller_inst|LessThan1~5_combout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[9]~9 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[9]~9 .lut_mask = 64'h0501050105000500;
defparam \vga_controller_inst|R_ADDR[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N18
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[10]~10 (
// Equation(s):
// \vga_controller_inst|R_ADDR[10]~10_combout  = ( \vga_controller_inst|LessThan1~3_combout  & ( (!\vga_controller_inst|LessThan1~5_combout  & (\vga_controller_inst|Add6~57_sumout  & \vga_controller_inst|CUR_COORD_STATE~9_combout )) ) ) # ( 
// !\vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|Add6~57_sumout  & (\vga_controller_inst|CUR_COORD_STATE~9_combout  & ((!\vga_controller_inst|LessThan1~5_combout ) # (\vga_controller_inst|LessThan1~4_combout )))) ) )

	.dataa(!\vga_controller_inst|LessThan1~4_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|Add6~57_sumout ),
	.datad(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[10]~10 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[10]~10 .lut_mask = 64'h000D000D000C000C;
defparam \vga_controller_inst|R_ADDR[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N6
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[11]~11 (
// Equation(s):
// \vga_controller_inst|R_ADDR[11]~11_combout  = ( \vga_controller_inst|LessThan1~3_combout  & ( (!\vga_controller_inst|LessThan1~5_combout  & (\vga_controller_inst|CUR_COORD_STATE~9_combout  & \vga_controller_inst|Add6~61_sumout )) ) ) # ( 
// !\vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~61_sumout  & ((!\vga_controller_inst|LessThan1~5_combout ) # (\vga_controller_inst|LessThan1~4_combout )))) ) )

	.dataa(!\vga_controller_inst|LessThan1~4_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datad(!\vga_controller_inst|Add6~61_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[11]~11 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[11]~11 .lut_mask = 64'h000D000D000C000C;
defparam \vga_controller_inst|R_ADDR[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0 (
// Equation(s):
// \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & (!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [13] & !\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0 .lut_mask = 64'h0000000010000000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N54
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0 (
// Equation(s):
// \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0_combout  = ( \vga_controller_inst|Add6~5_sumout  & ( \vga_controller_inst|LessThan1~3_combout  & ( (!\vga_controller_inst|CUR_COORD_STATE~9_combout ) # 
// (\vga_controller_inst|LessThan1~5_combout ) ) ) ) # ( !\vga_controller_inst|Add6~5_sumout  & ( \vga_controller_inst|LessThan1~3_combout  & ( (!\vga_controller_inst|Add6~1_sumout ) # ((!\vga_controller_inst|CUR_COORD_STATE~9_combout ) # 
// (\vga_controller_inst|LessThan1~5_combout )) ) ) ) # ( \vga_controller_inst|Add6~5_sumout  & ( !\vga_controller_inst|LessThan1~3_combout  & ( (!\vga_controller_inst|CUR_COORD_STATE~9_combout ) # ((!\vga_controller_inst|LessThan1~4_combout  & 
// \vga_controller_inst|LessThan1~5_combout )) ) ) ) # ( !\vga_controller_inst|Add6~5_sumout  & ( !\vga_controller_inst|LessThan1~3_combout  & ( (!\vga_controller_inst|Add6~1_sumout ) # ((!\vga_controller_inst|CUR_COORD_STATE~9_combout ) # 
// ((!\vga_controller_inst|LessThan1~4_combout  & \vga_controller_inst|LessThan1~5_combout ))) ) ) )

	.dataa(!\vga_controller_inst|LessThan1~4_combout ),
	.datab(!\vga_controller_inst|Add6~1_sumout ),
	.datac(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datad(!\vga_controller_inst|LessThan1~5_combout ),
	.datae(!\vga_controller_inst|Add6~5_sumout ),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0 .lut_mask = 64'hFCFEF0FAFCFFF0FF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0 (
// Equation(s):
// \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout  = (!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// !\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])

	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0 .lut_mask = 64'h8888888888888888;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N48
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[12]~12 (
// Equation(s):
// \vga_controller_inst|R_ADDR[12]~12_combout  = ( \vga_controller_inst|LessThan1~4_combout  & ( (\vga_controller_inst|Add6~65_sumout  & (\vga_controller_inst|CUR_COORD_STATE~9_combout  & ((!\vga_controller_inst|LessThan1~3_combout ) # 
// (!\vga_controller_inst|LessThan1~5_combout )))) ) ) # ( !\vga_controller_inst|LessThan1~4_combout  & ( (!\vga_controller_inst|LessThan1~5_combout  & (\vga_controller_inst|Add6~65_sumout  & \vga_controller_inst|CUR_COORD_STATE~9_combout )) ) )

	.dataa(!\vga_controller_inst|LessThan1~3_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|Add6~65_sumout ),
	.datad(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[12]~12 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[12]~12 .lut_mask = 64'h000C000C000E000E;
defparam \vga_controller_inst|R_ADDR[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "FCFFFFFFFFFFA7FFFFFE7FFFFFFFFFDBDFFFFFFFF7FFFFFFFFFFF7FFFFF87FFFFFFFFFF9DFFFFFFDF3FFFFFFFFFFFEFFFFF5FFFFFFFFFFFDDFFFFFFE3BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCDFFFFFFF9FFFFFFFFFFFFFBFFF0FFFFFFFFFFFFF9FFFFFFFCFFFFFFFFFFFFFB7FADFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000005FFFE9FFFFFFFFFFFFFFFFFFFFFFFF80000000019FFF2357FFFFFDFFFFFFFDFFFFFFFF40000000003FFA5991FFFFFCFFFFFFFFFFFFFFFE40000000007FFC000BFFFFFCFFFFFFFBFFFFFFFD8000000003FFC000037FFFFCFFFFFFFBFFFFFFFF8000000001FFC000003FFFFCFFFFFFFBFFFFFFFB0000000001F";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "FC000007FFFFCFFFFFFFBFFFFFFF80000000003FFC000001FFFFCFFFFFFFBFFFFFFFA0000000001FE4000001FFFFCFFFFFFFBFFFFFFF0000000000BFF80000017FFFCFFFFFFFBFFFFFFF4000000001FFD8000000BFFFCFFFFFFFBFFFFFFD00000000027FD00000003FFFCFFFFFFFBFFFFFFE0000000001FFE00000009FFFCFFFFFFFBFFFFFF90000000004FFA0000000BFFFCFFFFFFFBFFFFFFA0000000001FFB00000001FFFCFFFFFFFBFFFFFF0000000000BFF900000001FFFCFFFFFFFBFFFFFFC000000000FFFC0000000BFFFCFFFFFFFBFFFFFE4000000001FFFE00000007FFFCFFFFFFFBFFFFFE0000000001FFFD00000003FFFCFFFFFFFBFFFFFD80000";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "00002FFFC8000000FFFFCFFFFFFFBFFFFF80000000005FFFF00000013FFFCFFFFFFFBFFFFFE0000000002FFFFC000000FFFFCFFFFFFFBFFFFFC000000000BFFFF4000001FFFFCFFFFFFFBFFFFFE000000000BFFFF8000005FFFFCFFFFFFFBFFFFE40000000003FFFFE000005FFFFCFFFFFFFBFFFFE0000000001FFFFFE00003BFFFFCFFFFFFFBFFFFF8000000002FFFFFFA000BFFFFFCFFFFFFFBFFFFA0000000006FFFFFFC98A9FFFFFCFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFB657FFFFFCFFFFFFF9FFFF80000000003FFFFFFFF9FFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X1_Y4_N10
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE_q ),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 .lut_mask = 64'h5555000055570000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0 (
// Equation(s):
// \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout  = ( !\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( 
// \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0 .lut_mask = 64'h0000000000020000;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N24
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1_combout  = ( \vga_controller_inst|Add6~1_sumout  & ( !\vga_controller_inst|Add6~5_sumout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & 
// ((!\vga_controller_inst|LessThan1~5_combout ) # ((!\vga_controller_inst|LessThan1~3_combout  & \vga_controller_inst|LessThan1~4_combout )))) ) ) )

	.dataa(!\vga_controller_inst|LessThan1~3_combout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datac(!\vga_controller_inst|LessThan1~4_combout ),
	.datad(!\vga_controller_inst|LessThan1~5_combout ),
	.datae(!\vga_controller_inst|Add6~1_sumout ),
	.dataf(!\vga_controller_inst|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1 .lut_mask = 64'h0000330200000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N21
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0 (
// Equation(s):
// \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout  = (!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])

	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0 .lut_mask = 64'h2222222222222222;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "7FFFE7FFFFFFBFFFFFFFA0000000BFFFEFFFFFFE7FFFF7FFFFFF3FFFFFFFB0000000BFFFCFFFFFFF9FFFE7FFFFFF5FFFFFFFD0000001FFFFE7FFFFFEBFFFDFFFFFFF9FFFFFFFC80000017FFFEBFFFFFFFFFFCFFFFFFFDFFFFFFFE8000001FFFFFBFFFFFDFFFFBFFFFFFFCFFFFFFFF00000007FFFFEFFFFFDFFFFBFFFFFFFAFFFFFFFE0000001FFFFFEFFFFF7FFFFEFFFFFFC3FFFFFFFF0000000FFFFFEFFFFFBFFFFFBFFFFFDFFFFFFFFF8000007FFFFFFFFFFEFFFFFFCBFFFEFFFFFFFFFF0000005FFFFFFBFFFEFFFFFFEBFFFA7FFFFFFFFF6000003FFFFFFBFFFFFFFFFFFD7FFFFFFFFFFFFFC000003FFFFFFFFFF3FFFFFFFEBFDFFFFFFFFFFFF00000BFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "FFE3FCFFFFFFFFFDFE7FFFFFFFFFFD00000FFFFFFFFBFAFFFFFFFFFCADFFFFFFFFFFFD00000BFFFFFFF8F5FFFFFFFFFF17FFFFFFFFFFFDFFFFEFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFA7FFFFFEFFFFFFF9FFEC000000007FFFFFFFF3FFE8FFFFFE3FFFFFFDFFFDFFFFFFFCFFFFFFFFE7FFFDFFFFFF5FFFFFFDFFFDFFFFFFFBFFFFFFFFF7FFFE3FFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFE1FFFFF9FFFFFEFFFFFFDFFFE7FFFFFF5FFFFFFFCBFFFFF37FFFFEFFFFFFDFFFF7FFFFFF3FFFFFFFAFFFFFFFBFFFFFDFFFFFDFFFEBFFFFFF7FFFFFFFDFFFFFFFBFFFFFD7FFFFDFFFF5FFFFFC7FFFFFFFDFFFFFFFFFFFFFFBFFFFDFFFFDFFFFFBFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "FFFFDFFFFFFFFFFFFFF9FFFFDFFFF8FFFFFBFFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFD7FFFF1FFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFDFFFFEBFFFF3FFFFFFFFDFFFFFFFFFFFFFFF1FFFDFFFFF7FFFC7FFFFFFFFDFFFFFFFFFFFFFFFE7FFDFFFFF3FFFEFFFFFFFFFDFFFFFFFFFFFFFFFDBFFDFFFFFAFFFEFFFFFFFFFDFFFFFFFFFFFFFFFF9FFDFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFDFFDFFFFFF7FFBFFFFFFFFFDFFFFFFFFFFFFFFFFEFFDFFFFFF3FF3FFFFFFFFFDFFFFFFFFFFFFFFFFF3FDFFFFFFBFCFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FDFFFFFF7FCFFFFFFFFFFBFFFFFFFBFFFFFFFFF8FDFFFFFFA";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w [2]),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,\vga_controller_inst|R_ADDR[6]~6_combout ,
\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 12;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 2;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 4095;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 12;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 2;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 4095;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC31BFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFD15555555555555555555BFFFFFFFFFFF8FCAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDD55555555555555555537FFFFFFFFFFF6FFDBFFFFFFFFFFFFFFFC55555555546FFFFFFFFFFFFFFFC30000000000000000003FFFFFFFFFFFEFFFEBFFFFFFFFFFFFFFFEBFFFFFFFFF7FFFFFFFFFFFFFFFF60000000000000000003FFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFE7FFFFFFFFFFFFFFF4000000000000000002DFFFFFFFFFBEEFFFFE5FFFFFFFFFFFFFF2FFFFFFFFFF97FFFFFFFFFFFFFFFBC00000000000000002BFFFFFFFFFF4BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE40000000";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "0000000003FFFFFFFFFFD2FFFFFFF3FFFFFFFFFFFFCBFFFFFFFFFFD4FFFFFFFFFFFFFFFCC0000000000000000BBFFFFFFFFFD7FFFFFFE0FFFFFFFFFFFFFBFFFFFFFFFFEBFFFFFFFFFFFFFFFC200000000000000006FFFFFFFFFC5FFFFFFFF9FFFFFFFFFFFF53FFFFFFFFFFF8BFFFFFFFFFFFFFFF500000000000000038FFFFFFFFF67FFFFFFFFDFEFFFFFFFFFFCBFFFFFFFFFFF6FFFFFFFFFFFFFFFFC0000000000000002EFFFFFFFFDCFFFFFFFFFF4BFFFFFFFFFF2FFFFFFFFFFFFD7FFFFFFFFFFFFFFF88000000000000001FFFFFFFFFABFFFFFFFFFFC2FFFFFFFFFD6FFFFFFFFFFFFE2FFFFFFFFFFFFFFFE00000000000000017FFFFFFFDAFFFFFFFFFFFF5";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 2;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 2;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "7FFFE7FFFFFF7FFFFFFFDFFFFFFF3FFFF7FFFFFFBFFFEFFFFFFFBFFFFFFFEFFFFFFF3FFFCFFFFFFF7FFFDFFFFFFF9FFFFFFFEFFFFFFEFFFFCFFFFFFF3FFFEFFFFFFFFFFFFFFFF7FFFFFE7FFFE7FFFFFFFFFF9FFFFFFFBFFFFFFFF7FFFFFE7FFFF3FFFFFFFFFF9FFFFFFF8FFFFFFFF7FFFFFF7FFFFFFFFFF9FFFFA7FFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE3FFFFFF7FFFFFFFF3FFFFFCFFFFFE7FFFEFFFFFF4FFFFFBFFFFFFFFFBFFFFFBFFFFFFBFFFC7FFFFFF7FFFFBFFFFFFFFFFFFFFF9FFFFFF9FFFBFFFFFFF9FFFDFFFFFFFFFFDFFFFF9FFFFFFEFFF3FFFFFFF9FFF2FFFFFFFFFFDFFFFFFFFFFFFC7FEFFFFFFFFFBFE3FFFFFFFFFFEFFFFF7FFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "FFEFFE7FFFFFFFF8FBFFFFFFFFFFFCFFFFF3FFFFFFFDFFFFFFFFFFFF79FFFFFFFFFFFD00000BFFFFFFFBF9FFFFFFFFFEDFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003BFFFFFDFFFFFFF9FFF3FFFFFFFE7FFFFFFFF5000BFFFFFDFFFFFFFBFFF800000001FFFFFFFFFC00047FFFFF00000007FFFDFFFFFFFCFFFFFFFFE000017FFFFFB0000007FFFDFFFFFFFBFFFFFFFE6000009FFFFFD8000007FFFFFFFFFFFDFFFFFFFF8000003BFFFFE4000007FFFE7FFFFFFBFFFFFFFF00000007FFFFFA000007FFFFFFFFFFE7FFFFFFF80000000BFFFFFB000007FFFFFFFFFFF7FFFFFFF80000000BFFFFFF800007FFFFDFFFFFDFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "FFFF80000000BFFFFFF800007FFFFFFFFFFBFFFFFFFF80000000BFFFFFFF00007FFFFCFFFFFBFFFFFFFF80000000BFFFFFFC80007FFFFF7FFFF3FFFFFFFF80000000BFFFFFFE40007FFFFE7FFFEFFFFFFFFF80000000BFFFFFFFA0007FFFFF3FFFEFFFFFFFFF80000000BFFFFFFF90007FFFFF9FFFCFFFFFFFFF80000000BFFFFFFFE8007FFFFF9FFF9FFFFFFFFF80000000BFFFFFFFF8007FFFFFEFFF9FFFFFFFFF80000000BFFFFFFFFF007FFFFFF7FF3FFFFFFFFF80000000BFFFFFFFFE807FFFFFFFFEFFFFFFFFFF80000000BFFFFFFFFF407FFFFFF3FEFFFFFFFFFF80000000BFFFFFFFFFE07FFFFFFDFDFFFFFFFFFFA0000000BFFFFFFFFF907FFFFFFD";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "F9FFFFFFFFFFB0000001BFFFFFFFFFE87FFFFFFCFFFFFFFFFFFFEC0000027FFFFFFFFFF07FFFFFFE73FFFFFFFFFFFA000009FFFFFFFFFFFF7FFFFFFE6BFFFFFFFFFFF980001FFFFFFFFFFFFEFFFFFFFFB7FFFFFFFFFFFF600017FFFFFFFFFFFFBFFFFFFF2FFFFFFFFFFFFFF0009FFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFC04FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFE00000001FFFFFFFF00000000001FFF5ACFFFFFFD00000005FFFFFFFE7FFFFFFFFFFFFE79F5FFFFFF00000003FFFFFFFEC0000000003FFB000FFFFFFF00000007FFFFFFFF0000000003FFE40003BFFFFF00000007FFFFFFFE8000000000FFB00000BFFFFF00000007FFFFFFF80000000006F";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "FE000000FFFFF00000007FFFFFFFE0000000003FFC000002FFFFF00000007FFFFFFFE000000000BFEC000001FFFFF00000007FFFFFFF0000000000FFF00000017FFFF00000007FFFFFFE40000000007FF80000003FFFF00000007FFFFFFE0000000003FFD0000000FFFFF00000007FFFFFFF0000000000FFF0000000BFFFF00000007FFFFFFC0000000007FFD0000000BFFFF00000007FFFFFFA0000000001FF900000007FFFF00000007FFFFFFE000000000BFFB00000007FFFF00000007FFFFFF4000000000FFF90000000BFFFF00000007FFFFFF40000000003FFF0000000DFFFF00000007FFFFFE0000000000FFFD0000000FFFFF00000007FFFFFF80000";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "00001FFFE80000007FFFF00000007FFFFFA0000000004FFFF80000017FFFF00000007FFFFFA0000000001FFFEC000000FFFFF00000007FFFFF2000000000DFFFF4000002FFFFF00000007FFFFFA0000000003FFFFA000002FFFFF00000007FFFFE40000000017FFFFB000009FFFFF00000007FFFFF00000000017FFFFE40003FFFFFF00000007FFFFE8000000000FFFFFFF000FFFFFFF00000007FFFFBFFFFFFFFF8FFFFFFC78E1FFFFFF00000003FFFFA0000000005FFFFFFFDFCFFFFFFD00000005FFFFBFFFFFFFFFDFFFFFFFEF7FFFFFFDFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 3;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 3;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "7FFFF0000000FFFFFFFFBFFFFFFFFFFFD00000003FFFE00000007FFFFFFFDFFFFFFFFFFFE00000007FFFF00000007FFFFFFFDFFFFFFFBFFFE0000000BFFFE00000001FFFFFFFDFFFFFFFFFFFF8000000FFFFE00000003FFFFFFFEFFFFFFFFFFFF4000000FFFFC00000001FFFFFFFEFFFFFFFFFFFFC000001FFFFD00000001FFFFFFFEFFFFFFFFFFFFC000007FFFFF80000003FFFFFFFFFFFFFFFFFFFFF000007FFFFFE000001FFFFFFFFF7FFFFFEFFFFFF80000FFFFFFE000001FFFFFFFFF7FFFFFFFFFFFFC0003FFFFFFF000017FFFFFFFFFBFFFFFFFFFFFFC0005FFFFFFF80007FFFFFFFFFFBFFFFFDFFFFFFE0003FFFFFFFF0007FFFFFFFFFFBFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "FFF8007FFFFFFFF202FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFD05FFFFFFFFFFFEFFFFFFFFFFFFF807FFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFF0BFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFF6FFF1FFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFE3FFFAFFFFFF80000001FFFBFFFFFFFFFFFFFFFFAFFFFE9FFFFF90000001FFFBFFFFFFFFFFFFFFFFDFFFFF3FFFFFF8000001FFFFFFFFFFF9FFFFFFFD7FFFFFCBFFFFE4000001FFFEFFFFFFFFFFFFFFFCFFFFFFF7FFFFF6000001FFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFD000001FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFF800001FFFFFFFFFFEFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "FFFFFFFFFFFF7FFFFFF000001FFFF9FFFFFDFFFFFFFFFFFFFFFF7FFFFFFD00001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFF80001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFE40001FFFFE7FFFF7FFFFFFFFFFFFFFFF7FFFFFFF60001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFD0001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFF8001FFFFF9FFFDFFFFFFFFFFFFFFFFF7FFFFFFFF0001FFFFFDFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD001FFFFFEFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD801FFFFFF7FF7FFFFFFFFFFFFFFFFF7FFFFFFFFF401FFFFFF7FE7FFFFFFFFFFFFFFFFF7FFFFFFFFF201FFFFFFBFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFD01FFFFFFD";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "FDFFFFFFFFFF8FFFFFFE7FFFFFFFFFF81FFFFFFDFDFFFFFFFFFFCBFFFFFD7FFFFFFFFFF01FFFFFFEFFFFFFFFFFFFF1FFFFF6FFFFFFFFFFFD1FFFFFFF7FFFFFFFFFFFFD7FFFEBFFFFFFFFFFFD9FFFFFFFF7FFFFFFFFFFFF9FFF8FFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFCFFF5FFFFFFFFFFFFF5FFFFFFF8FFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFF0FFFFFFFC00000003FFFFFFFF7FFFFFFFFF3FFF0D5FFFFFFF00000005FFFFFFFF3FFFFFFFFF3FFF79F3FFFFFCFFFFFFFBFFFFFFFEC000000001FFF3000FFFFFFCFFFFFFFBFFFFFFFF80000000037FE400037FFFFCFFFFFFFBFFFFFFFF8000000003FFD00000DFFFFCFFFFFFFBFFFFFFF90000000004F";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "FA000007FFFFCFFFFFFFBFFFFFFFC0000000005FF4000003FFFFCFFFFFFFBFFFFFFF20000000009FE40000017FFFCFFFFFFFBFFFFFFFC0000000007FE8000001FFFFCFFFFFFFBFFFFFFF40000000013FC80000007FFFCFFFFFFFBFFFFFFF8000000003FFF0000000FFFFCFFFFFFFBFFFFFFD0000000002FFD0000000FFFFCFFFFFFFBFFFFFFB0000000005FFF0000000DFFFCFFFFFFFBFFFFFFC0000000005FFD00000001FFFCFFFFFFFBFFFFFFE000000000FFFD00000001FFFCFFFFFFFBFFFFFF00000000003FFF0000000DFFFCFFFFFFFBFFFFFE4000000001BFFD0000000BFFFCFFFFFFFBFFFFFE80000000017FFF0000000FFFFCFFFFFFFBFFFFFD80000";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "00002FFFD80000003FFFCFFFFFFFBFFFFFD0000000004FFFE8000001FFFFCFFFFFFFBFFFFF80000000005FFFE40000007FFFCFFFFFFFBFFFFF20000000009FFFFC000003FFFFCFFFFFFFBFFFFFE000000000FFFFFE000007FFFFCFFFFFFFBFFFFFC0000000017FFFFD00000FFFFFCFFFFFFFBFFFFF8000000000FFFFFE400037FFFFCFFFFFFFBFFFFC80000000037FFFFF3000FFFFFFCFFFFFFFBFFFFCFFFFFFFFFFFFFFFFD78E7FFFFFCFFFFFFFBFFFFDFFFFFFFFFBFFFFFFF895FFFFFFF00000005FFFFC0000000003FFFFFFFF0FFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w [2]),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,\vga_controller_inst|R_ADDR[6]~6_combout ,
\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 12;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 2;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 4095;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 12;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 2;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 4095;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC4FFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB151FFFFFFFFFFFFFFFFEAAAAAAAAAA3FFFFFFFFFFFFFFFC6AAAAAAAAAAAAAAAAAA8FFFFFFFFFFFE05527FFFFFFFFFFFFFFFFC0000000008FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE1554DFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC55550BFFFFFFFFFFFFFFF55555555553BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFFFC1555547FFFFFFFFFFFFFF055555555555BFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFE7FFFFFFFFFF95555552FFFFFFFFFFFFFEC555555555547FFFFFFFFFFFFFFFCBFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "FFFFFFFFFE7FFFFFFFFFF555555547FFFFFFFFFFFFF5555555555557FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF9FFFFFFFFFF2555555556FFFFFFFFFFFFD1555555555557FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF9FFFFFFFFFE9555555555BFFFFFFFFFFF95555555555553FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFEDFFFFFFFFFF55555555554FFFFFFFFFFFE55555555555543FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFFD555555555563FFFFFFFFFF055555555555547FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFE7FFFFFFFF4155555555555EFFFFFFFFFD155555555555543FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFBFFFFFFFD45555555555557";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "03FFFFFFFFFFE00000003FFFFFFFFFE7FFFFFFFC03FFFFFFFFFFE0000001FFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFC000001FFFFFFFFFFFAFFFFFFFF8FFFFFFFFFFFFC00000FFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFF80002FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FDFFFFFFCFFFFFFFBFFFFFFFF00000000003FFD860BFFFFFC00000001FFFFFFFE3FFFFFFFFE7FFCFFF2FFFFFC00000001FFFFFFFF7FFFFFFFFC7FEBFFFC7FFFFC00000001FFFFFFFE7FFFFFFFFCFFCFFFFF7FFFFC00000001FFFFFFFEFFFFFFFFFBF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "F9FFFFFBFFFFC00000001FFFFFFFDFFFFFFFFFBFF3FFFFFCFFFFC00000001FFFFFFFDFFFFFFFFF7FFBFFFFFEFFFFC00000001FFFFFFF3FFFFFFFFF7FE7FFFFFEFFFFC00000001FFFFFFEBFFFFFFFFE7FF7FFFFFFFFFFC00000001FFFFFFE7FFFFFFFFC7FCFFFFFFF3FFFC00000001FFFFFFCFFFFFFFFFCFFCFFFFFFF7FFFC00000001FFFFFFEFFFFFFFFFAFFEFFFFFFF7FFFC00000001FFFFFFDFFFFFFFFFBFFEFFFFFFFFFFFC00000001FFFFFFDFFFFFFFFF7FFEFFFFFFFFFFFC00000001FFFFFFBFFFFFFFFF7FFEFFFFFFF7FFFC00000001FFFFFFBFFFFFFFFEFFFCFFFFFFF7FFFC00000001FFFFFE7FFFFFFFFE7FFCFFFFFFF3FFFC00000001FFFFFC7FFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "FFFFCFFFF7FFFFFFFFFFC00000001FFFFFCFFFFFFFFFAFFFE7FFFFFEFFFFC00000001FFFFF9FFFFFFFFF9FFFFBFFFFFFFFFFC00000001FFFFFDFFFFFFFFF7FFFF3FFFFFCFFFFC00000001FFFFF9FFFFFFFFF7FFFF9FFFFFBFFFFC00000001FFFFFBFFFFFFFFEFFFFFCFFFFF7FFFFC00000001FFFFE7FFFFFFFFEFFFFFEBFFFC7FFFFC00000001FFFFD7FFFFFFFFDFFFFFFCFFF2FFFFFC00000001FFFFC0000000000FFFFFFF871BFFFFFC00000001FFFFBFFFFFFFFFDFFFFFFF9FDFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 5;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 5;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "FFFFE00000007FFFFFFFC00000003FFFFFFFFFFFFFFFF00000003FFFFFFFC00000007FFFDFFFFFFFFFFFE00000007FFFFFFFE00000007FFFFFFFFFFFFFFFC00000003FFFFFFFE00000007FFFFFFFFFFF7FFFE00000003FFFFFFFE0000000FFFFFFFFFFFEFFFFC00000003FFFFFFFF0000000FFFFFBFFFFFDFFFFC00000005FFFFFFFF0000000FFFFFDFFFFFBFFFFF80000007FFFFFFFF0000001FFFFFEFFFFF7FFFFF8000002FFFFFFFFF8000001FFFFFF7FFFEFFFFFFF000003FFFFFFFFF8000001FFFFFFBFFFFFFFFFFF40001FFFFFFFFFF8000003FFFFFFDFFFFFFFFFFFC0001FFFFFFFFFFC000003FFFFFFEFFFFFFFFFFFE800FFFFFFFFFFFC000003FFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "FFFFFFFFFFFFFFF800FFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFBFFF7FFFFFFFF7FFFFFFFFC0005FFFFFE00000007FFF000000001FFFFFFFFE80001FFFFFF7FFFFFFFFFF800000000FFFFFFFFE000003FFFFFEFFFFFFFFFFE00000003FFFFFFFF0000002FFFFFF7FFFFFFFFFC00000007FFFFFFFF0000000FFFFFFBFFFFFFFFFE00000003FFFFFFFC00000007FFFFFDFFFFFFFFFF8000000FFFFFFFFC00000007FFFFFCFFFFFFFFFF0000001FFFFFFFFC00000007FFFFFE7FFFFFFFFFC000000FFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "FFFFC00000007FFFFFF7FFFFFFFFFE000003FFFFFFFFC00000007FFFFFFAFFFFFFFFFC000007FFFFFFFFC00000007FFFFFFF7FFFFFFFFF000003FFFFFFFFC00000007FFFFFFFBFFFFFFFFF80000FFFFFFFFFC00000007FFFFFFFDFFFFFFFFF00001FFFFFFFFFC00000007FFFFFFFCFFFFFFFFFC0000FFFFFFFFFC00000007FFFFFFFE7FFFFFFFFE0003FFFFFFFFFC00000007FFFFFFFF7FFFFFFFFC0007FFFFFFFFFC00000007FFFFFFFFAFFFFFFFFF0003FFFFFFFFFC00000007FFFFFFFFF7FFFFFFFF800FFFFFFFFFFC00000007FFFFFFFFFBFFFFFFFF001FFFFFFFFFFC00000007FFFFFFFFFDFFFFFFFFC00FFFFFFFFFFC00000007FFFFFFFFFCFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w [2]),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,\vga_controller_inst|R_ADDR[6]~6_combout ,
\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 12;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 2;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 4095;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 12;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 2;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 4095;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFF5555555555BFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFF2AABFFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF40000000000000000002FFFFFFFFFFFCAAAAFFFFFFFFFFFFFFFFF55555555554FFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFF2AAAA8FFFFFFFFFFFFFFF955555555556FFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFDAAAAAA3FFFFFFFFFFFFFF555555555555BFFFFFFFFFFFFFFFD000000000000000000BFFFFFFFFFF6AAAAAA8FFFFFFFFFFFFFF9555555555553FFFFFFFFFFFFFFFE00000000";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "0000000000FFFFFFFFFFDAAAAAAAA7FFFFFFFFFFFFE555555555555BFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFAAAAAAAAA9FFFFFFFFFFFFC5555555555555FFFFFFFFFFFFFFFF400000000000000002FFFFFFFFFEAAAAAAAAAA7FFFFFFFFFFFE5555555555557FFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFF55555555555556FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFEAAAAAAAAAAAABFFFFFFFFFF155555555555557FFFFFFFFFFFFFFFD0000000000000000BFFFFFFFFFAAAAAAAAAAAAAFFFFFFFFFF95555555555555FFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFEAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 6;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 6;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "FFFFF00000007FFFFFFFFFFFFFFFFFFFE00000007FFFE00000007FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFC00000001FFFFFFFFFFFFFFFFFFFF8000001FFFFC00000001FFFFFFFFFFFFFFFFFFFFC000003FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000007FFFFF0000000FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFC000001FFFFFFFFFFFFFFFFFFFFFF80001FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "FFF000FFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFE00000007FFF800000000FFFFFFFFF80003FFFFFF00000003FFF800000000FFFFFFFFF00000FFFFFF80000003FFFC00000001FFFFFFFFC000007FFFFFC0000003FFFC00000001FFFFFFFF8000001FFFFFE0000003FFFE00000003FFFFFFFE00000007FFFFF0000003FFFF00000007FFFFFFFC00000003FFFFF8000003FFFF00000007FFFFFFFC00000003FFFFFE000003FFFF8000000FFFFFFFFC00000003FFFFFF000003FFFF8000001FFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "FFFFC00000003FFFFFF800003FFFFC000001FFFFFFFFC00000003FFFFFFC00003FFFFE000003FFFFFFFFC00000003FFFFFFE00003FFFFE000007FFFFFFFFC00000003FFFFFFF00003FFFFF000007FFFFFFFFC00000003FFFFFFF80003FFFFF80000FFFFFFFFFC00000003FFFFFFFE0003FFFFF80001FFFFFFFFFC00000003FFFFFFFF0003FFFFFC0001FFFFFFFFFC00000003FFFFFFFF8003FFFFFE0003FFFFFFFFFC00000003FFFFFFFFC003FFFFFE0007FFFFFFFFFC00000003FFFFFFFFE003FFFFFF0007FFFFFFFFFC00000003FFFFFFFFF003FFFFFF800FFFFFFFFFFC00000003FFFFFFFFF803FFFFFF801FFFFFFFFFFC00000003FFFFFFFFFE03FFFFFFC";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w [2]),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,\vga_controller_inst|R_ADDR[6]~6_combout ,
\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 12;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 2;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 4095;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 12;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 2;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 4095;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFFFFFFFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAABFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAABFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFAAAAAAAAFFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAABFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001F";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 7;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 7;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h042615378CAE9DBF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4 .lut_mask = 64'h0F0FFFFF0F1FFFFF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N44
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "01FFFFFFFFFFC00000007FFFFFFFFFF03FFFFFFE03FFFFFFFFFFF0000000FFFFFFFFFFF83FFFFFFE07FFFFFFFFFFF8000003FFFFFFFFFFFC3FFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFE3FFFFFFF8FFFFFFFFFFFFF00001FFFFFFFFFFFFF3FFFFFFF9FFFFFFFFFFFFFC0003FFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE03FFFFFFE00000003FFFFFFFF7FFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFFFFF7FF80001FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF00000FFFFFE00000003FFFFFFFDFFFFFFFFFEFFE000003FFFFE00000003FFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "FC000001FFFFE00000003FFFFFFFBFFFFFFFFFDFF8000001FFFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFE00000003FFFFFFF7FFFFFFFFFBFF00000007FFFE00000003FFFFFFFFFFFFFFFFF7FE00000007FFFE00000003FFFFFFEFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFEFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFFBFFFFFFFFFDFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFF7FFFFFFFFFBFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFEFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "FFFFEFFFE00000007FFFE00000003FFFFFDFFFFFFFFFFFFFF00000007FFFE00000003FFFFFFFFFFFFFFFDFFFF0000000FFFFE00000003FFFFFFFFFFFFFFFFFFFF8000001FFFFE00000003FFFFF7FFFFFFFFFBFFFFC000001FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000003FFFFE00000003FFFFEFFFFFFFFFF7FFFFF00000FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF80001FFFFFE00000003FFFFDFFFFFFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFDFFFFFFFE03FFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h0145236789CDABEF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N2
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N56
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "FFFFFFFFFFFFDFFFFFFFBFFFFFFFFFE83FFFFFFFFDFFFFFFFFFFEFFFFFFE7FFFFFFFFFF83FFFFFFFFBFFFFFFFFFFF7FFFFFDFFFFFFFFFFFD3FFFFFFE77FFFFFFFFFFFFFFFFF3FFFFFFFFFFFCBFFFFFFF77FFFFFFFFFFFEFFFFDFFFFFFFFFFFFE3FFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD0EFFFFFFD00000005FFFFFFFFFFFFFFFFFFBFFF79FFFFFFFDFFFFFFFFFFFFFFFFC0000000017FF7000DFFFFFDFFFFFFFFFFFFFFFF8000000003FFF400037FFFFDFFFFFFFFFFFFFFFF8000000003FFD00000FFFFFDFFFFFFFFFFFFFFFF0000000004F";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "FA000007FFFFDFFFFFFFFFFFFFFFA0000000005FFC000002FFFFDFFFFFFFFFFFFFFF2000000000FFF40000017FFFDFFFFFFFFFFFFFFFC000000000FFE8000001FFFFDFFFFFFFFFFFFFFF40000000017FE80000003FFFDFFFFFFFFFFFFFFE80000000037FF0000000BFFFDFFFFFFFFFFFFFFD0000000003FFD0000000FFFFDFFFFFFFFFFFFFFF0000000005FFF0000000BFFFDFFFFFFFFFFFFFFE0000000005FFF00000003FFFDFFFFFFFFFFFFFF20000000009FFF00000003FFFDFFFFFFFFFFFFFF4000000000FFFF0000000BFFFDFFFFFFFFFFFFFE4000000001FFFD0000000FFFFDFFFFFFFFFFFFFF80000000017FFF0000000BFFFDFFFFFFFFFFFFFF80000";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "00002FFFE80000003FFFDFFFFFFFFFFFFFD0000000005FFFE8000001FFFFDFFFFFFFFFFFFFA0000000007FFFF40000007FFFDFFFFFFFFFFFFFE0000000009FFFFC000002FFFFDFFFFFFFFFFFFF6000000000BFFFFA000007FFFFDFFFFFFFFFFFFE4000000001BFFFFD00000FFFFFDFFFFFFFFFFFFF8000000001FFFFFF400037FFFFDFFFFFFFFFFFFE8000000003FFFFFF7000DFFFFFDFFFFFFFFFFFFDFFFFFFFFFEFFFFFFD78EFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50EFFFFFFD00000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 4;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 4;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFC00000007FFFF0000000FFFFFFFFFFFFBFFFFFFFE00000003FFFC00000007FFFDFFFFFFFBFFFFFFFC00000007FFFD00000003FFFDFFFFFFFDFFFFFFFE0000000FFFFE0000000FFFFDFFFFFFFFFFFFFFFF00000007FFFF0000001FFFFBFFFFFFFDFFFFFFFE0000000FFFFFC000003FFFFDFFFFFFFBFFFFFFFF0000001FFFFFE000003FFFFE7FFFFFF7FFFFFFFF8000000FFFFFF000007FFFFFBFFFFFDFFFFFFFFF0000001FFFFFF00000FFFFFFDFFFFFBFFFFFFFFF8000003FFFFFF80003FFFFFFFBFFFE7FFFFFFFFFC000001FFFFFFC0007FFFFFFFDFFFDFFFFFFFFFF8000003FFFFFFE000FFFFFFFFF7FFBFFFFFFFFFFC000007FFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "FFF801FFFFFFFFFBFFFFFFFFFFFFFE000003FFFFFFFC00FFFFFFFFFCFFFFFFFFFFFFFC000007FFFFFFFE01FFFFFFFFFF6FFFFFFFFFFFFFFFFFF7FFFFFFFC03FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFBFFFFFFFFFFFE7FFFFFFFF7FFFF7FFFFF80000003FFFBFFFFFFFFFFFFFFFF9FFFFFBFFFFF90000003FFFDFFFFFFFFFFFFFFFF7FFFFFDFFFFFC8000003FFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFC000003FFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000003FFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFD000003FFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFE800003FFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "FFFFBFFFFFFFFFFFFFF800003FFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD00003FFFFFFFFFF9FFFFFFFFBFFFFFFFFFFFFFFC80003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFE0003FFFFFFFFFE7FFFFFFFFBFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE8003FFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8003FFFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC803FFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFEC03FFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFFFFFE03FFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFD03FFFFFF9";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h2727272700AA55FF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N38
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h0123456789ABCDEF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N8
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h0123456789ABCDEF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N26
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h02075257A2A7F2F7;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N32
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~1_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "FFFFFFFFFFFE7FFFFFFFE00000001FFFE7FFFFFE3FFFF7FFFFFF3FFFFFFFA00000003FFFBFFFFFFF1FFFFFFFFFFF7FFFFFFFC00000013FFFC7FFFFFF1FFFCFFFFFFFDFFFFFFFE8000000BFFFF7FFFFFC7FFFBFFFFFFFFFFFFFFFF80000007FFFF9FFFFFBFFFF8FFFFFFFAFFFFFFFF8000000FFFFF9FFFFFBFFFF87FFFFFE5FFFFFFFF80000027FFFFE7FFFF7FFFFEDFFFFFD3FFFFFFFE4000002FFFFFEBFFFE7FFFFFFFFFFF2FFFFFFFFF4000004FFFFFE5FFFD7FFFFFCFFFFEDFFFFFFFFF8000003FFFFFF1FFF8FFFFFFE4FFFD7FFFFFFFFEE000007FFFFFFCFFFD7FFFFFF97FF6FFFFFFFFFFE000007FFFFFFCFFF7FFFFFFFF1FFFFFFFFFFFFF9000007FFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "FFE3FD7FFFFFFFFDF2FFFFFFFFFFFA000007FFFFFFFBFBFFFFFFFFFFE5FFFFFFFFFFFDFFFFE3FFFFFFF8FDFFFFFFFFFEE7FFFFFFFFFFFE000017FFFFFFFEE7FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C01BFFFFFE7FFFFFFDFFFBFFFFFFFE7FFFFFFFF1001FFFFFFE7FFFFFF3FFF7FFFFFFFCFFFFFFFFE800047FFFFF80000003FFFA00000007FFFFFFFFE80001FFFFFF90000003FFFA00000002FFFFFFFE2000008FFFFFE0000003FFFF80000003FFFFFFFC4000000FFFFFF8000003FFFE80000003FFFFFFFB00000005FFFFF2000003FFFFC000000BFFFFFFF800000005FFFFFE800003FFFFA0000037FFFFFFFA0000000DFFFFFEC00003FFFF8000006FFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "FFFFA0000000DFFFFFFC00003FFFFA000005FFFFFFFFA0000000DFFFFFFB00003FFFFF80000FFFFFFFFFA0000000DFFFFFFF00003FFFFD00000BFFFFFFFFA0000000DFFFFFFE80003FFFFE800007FFFFFFFFA0000000DFFFFFFFA0003FFFFD500037FFFFFFFFA0000000DFFFFFFFB8003FFFFFD0000FFFFFFFFFA0000000DFFFFFFFFC003FFFFFA0005FFFFFFFFFA0000000DFFFFFFFF0003FFFFFF0001FFFFFFFFFA0000000DFFFFFFFF9003FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFF803FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFFC03FFFFFFC02FFFFFFFFFFA0000000DFFFFFFFFF403FFFFFF802FFFFFFFFFFE00000005FFFFFFFFFD03FFFFFEC";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2]~0_combout ),
	.ena1(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "ExemploPBL.mif";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "ROMInit:ROM_to_VGA|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 19200;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "04FFFFFFFFFFC8000002FFFFFFFFFFEC3FFFFFFF0BFFFFFFFFFFDC0000077FFFFFFFFFFE3FFFFFFF0FFFFFFFFFFFF800000FFFFFFFFFFFF93FFFFFFF97FFFFFFFFFFFC00002FFFFFFFFFFFFF3FFFFFFF6FFFFFFFFFFFFFA0001FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA804DFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFEC0A7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFE8FFFFFFFEFFFFFFFEFFFFFFFF7FFFFFFFFEFFFE5A77FFFFFCFFFFFFFDFFFFFFFF00000000003FF8A97DFFFFFE00000005FFFFFFFF4000000001FFF77FE2FFFFFFFFFFFFF9FFFFFFFE8000000003FFFFFFFCBFFFFFFFFFFFF9FFFFFFFD8000000003FFF7FFFF3FFFFFFFFFFFF9FFFFFFF90000000007F";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "F9FFFFFFFFFFFFFFFFFF9FFFFFFFB0000000007FF9FFFFFE7FFFFFFFFFFF9FFFFFFF00000000009FFFFFFFFDFFFFFFFFFFFF9FFFFFFE0000000000FFEFFFFFFEBFFFFFFFFFFF9FFFFFFEC0000000003FDFFFFFFEBFFFFFFFFFFF9FFFFFFE80000000027FFFFFFFFF3FFFFFFFFFFF9FFFFFFC0000000003FFCFFFFFFF5FFFFFFFFFFF9FFFFFFF0000000001FF8FFFFFFFFFFFFFFFFFFF9FFFFFFF0000000006FFEFFFFFFF3FFFFFFFFFFF9FFFFFF20000000007FFCFFFFFFF7FFFFFFFFFFF9FFFFFF40000000003FFDFFFFFFFFFFFFFFFFFFF9FFFFFEC0000000013FFEFFFFFFFFFFFFFFFFFFF9FFFFFF80000000007FFFFFFFFFF7FFFFFFFFFFF9FFFFFD00000";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "000007FFEFFFFFFE3FFFFFFFFFFF9FFFFFD0000000001FFFB7FFFFFEFFFFFFFFFFFF9FFFFFE0000000006FFFEFFFFFFC7FFFFFFFFFFF9FFFFF4000000000DFFFF9FFFFFDFFFFFFFFFFFF9FFFFFA0000000003FFFF8FFFFFCFFFFFFFFFFFF9FFFFF80000000007FFFFD7FFFF7FFFFFFFFFFFF9FFFFE0000000000FFFFFDBFFFCBFFFFFFFFFFFF9FFFFC00000000037FFFFF97FE0FFFFFFFFFFFFF9FFFFC8000000007FFFFFFA685BFFFFFE00000005FFFFC0000000003FFFFFFEB67FFFFFFF00000001FFFF9FFFFFFFFFBFFFFFFFFF7FFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datae(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N50
dffeas \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h00800F0F3FBF0F0F;
defparam \ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N2
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N42
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'h000FFCF0000AA8A0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N39
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .lut_mask = 64'h020202020000FFFF;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N37
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N12
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'hFF00FC00AA00A800;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N35
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N39
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h00000032FAFAFA00;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N0
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~feeder (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~feeder .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N1
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N30
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h0FF00CF00AA008A0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N3
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N5
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N57
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datab(gnd),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h05000500000A000A;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N34
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N27
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .lut_mask = 64'h00000000000F000F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N30
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h000000000F0F0C0C;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N45
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hFFFF0000F0F00000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N2
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N18
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h0F2F0F0F0F4F0F0F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N0
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2 .lut_mask = 64'h0303333300FF00FF;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N19
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N48
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h0C083F2A00003322;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N49
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N54
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(gnd),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0033003300300030;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N6
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h0F8F0F0F0F4F0F0F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N7
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N24
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h5400540054FC54FC;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N25
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N38
dffeas \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 .lut_mask = 64'h0F0F00000F1F0000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N30
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add1~9 (
// Equation(s):
// \data_manager_inst|ba_inst|Add1~9_sumout  = SUM(( !\data_manager_inst|x_counter [5] $ (!\data_manager_inst|y_counter[0]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \data_manager_inst|ba_inst|Add1~10  = CARRY(( !\data_manager_inst|x_counter [5] $ (!\data_manager_inst|y_counter[0]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \data_manager_inst|ba_inst|Add1~11  = SHARE((\data_manager_inst|x_counter [5] & \data_manager_inst|y_counter[0]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(!\data_manager_inst|x_counter [5]),
	.datac(!\data_manager_inst|y_counter[0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add1~9_sumout ),
	.cout(\data_manager_inst|ba_inst|Add1~10 ),
	.shareout(\data_manager_inst|ba_inst|Add1~11 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add1~9 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add1~9 .lut_mask = 64'h0000030300003C3C;
defparam \data_manager_inst|ba_inst|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add1~13 (
// Equation(s):
// \data_manager_inst|ba_inst|Add1~13_sumout  = SUM(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [6]) ) + ( \data_manager_inst|ba_inst|Add1~11  ) + ( \data_manager_inst|ba_inst|Add1~10  ))
// \data_manager_inst|ba_inst|Add1~14  = CARRY(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [6]) ) + ( \data_manager_inst|ba_inst|Add1~11  ) + ( \data_manager_inst|ba_inst|Add1~10  ))
// \data_manager_inst|ba_inst|Add1~15  = SHARE((\data_manager_inst|y_counter[1]~_Duplicate_1_q  & \data_manager_inst|x_counter [6]))

	.dataa(!\data_manager_inst|y_counter[1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\data_manager_inst|x_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add1~10 ),
	.sharein(\data_manager_inst|ba_inst|Add1~11 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add1~13_sumout ),
	.cout(\data_manager_inst|ba_inst|Add1~14 ),
	.shareout(\data_manager_inst|ba_inst|Add1~15 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add1~13 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \data_manager_inst|ba_inst|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add1~17 (
// Equation(s):
// \data_manager_inst|ba_inst|Add1~17_sumout  = SUM(( !\data_manager_inst|x_counter [7] $ (!\data_manager_inst|y_counter[2]~_Duplicate_1_q  $ (\data_manager_inst|y_counter[0]~_Duplicate_1_q )) ) + ( \data_manager_inst|ba_inst|Add1~15  ) + ( 
// \data_manager_inst|ba_inst|Add1~14  ))
// \data_manager_inst|ba_inst|Add1~18  = CARRY(( !\data_manager_inst|x_counter [7] $ (!\data_manager_inst|y_counter[2]~_Duplicate_1_q  $ (\data_manager_inst|y_counter[0]~_Duplicate_1_q )) ) + ( \data_manager_inst|ba_inst|Add1~15  ) + ( 
// \data_manager_inst|ba_inst|Add1~14  ))
// \data_manager_inst|ba_inst|Add1~19  = SHARE((!\data_manager_inst|x_counter [7] & (\data_manager_inst|y_counter[2]~_Duplicate_1_q  & \data_manager_inst|y_counter[0]~_Duplicate_1_q )) # (\data_manager_inst|x_counter [7] & 
// ((\data_manager_inst|y_counter[0]~_Duplicate_1_q ) # (\data_manager_inst|y_counter[2]~_Duplicate_1_q ))))

	.dataa(gnd),
	.datab(!\data_manager_inst|x_counter [7]),
	.datac(!\data_manager_inst|y_counter[2]~_Duplicate_1_q ),
	.datad(!\data_manager_inst|y_counter[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add1~14 ),
	.sharein(\data_manager_inst|ba_inst|Add1~15 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add1~17_sumout ),
	.cout(\data_manager_inst|ba_inst|Add1~18 ),
	.shareout(\data_manager_inst|ba_inst|Add1~19 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add1~17 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \data_manager_inst|ba_inst|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N39
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add1~21 (
// Equation(s):
// \data_manager_inst|ba_inst|Add1~21_sumout  = SUM(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (\data_manager_inst|x_counter [8])) ) + ( \data_manager_inst|ba_inst|Add1~19  ) + ( 
// \data_manager_inst|ba_inst|Add1~18  ))
// \data_manager_inst|ba_inst|Add1~22  = CARRY(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (\data_manager_inst|x_counter [8])) ) + ( \data_manager_inst|ba_inst|Add1~19  ) + ( 
// \data_manager_inst|ba_inst|Add1~18  ))
// \data_manager_inst|ba_inst|Add1~23  = SHARE((!\data_manager_inst|y_counter[1]~_Duplicate_1_q  & (\data_manager_inst|y_counter[3]~_Duplicate_1_q  & \data_manager_inst|x_counter [8])) # (\data_manager_inst|y_counter[1]~_Duplicate_1_q  & 
// ((\data_manager_inst|x_counter [8]) # (\data_manager_inst|y_counter[3]~_Duplicate_1_q ))))

	.dataa(!\data_manager_inst|y_counter[1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[3]~_Duplicate_1_q ),
	.datad(!\data_manager_inst|x_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add1~18 ),
	.sharein(\data_manager_inst|ba_inst|Add1~19 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add1~21_sumout ),
	.cout(\data_manager_inst|ba_inst|Add1~22 ),
	.shareout(\data_manager_inst|ba_inst|Add1~23 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add1~21 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add1~21 .lut_mask = 64'h0000055F00005AA5;
defparam \data_manager_inst|ba_inst|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add1~25 (
// Equation(s):
// \data_manager_inst|ba_inst|Add1~25_sumout  = SUM(( !\data_manager_inst|y_counter[2]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[4]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add1~23  ) + ( \data_manager_inst|ba_inst|Add1~22  ))
// \data_manager_inst|ba_inst|Add1~26  = CARRY(( !\data_manager_inst|y_counter[2]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[4]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add1~23  ) + ( \data_manager_inst|ba_inst|Add1~22  ))
// \data_manager_inst|ba_inst|Add1~27  = SHARE((\data_manager_inst|y_counter[2]~_Duplicate_1_q  & \data_manager_inst|y_counter[4]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[2]~_Duplicate_1_q ),
	.datad(!\data_manager_inst|y_counter[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add1~22 ),
	.sharein(\data_manager_inst|ba_inst|Add1~23 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add1~25_sumout ),
	.cout(\data_manager_inst|ba_inst|Add1~26 ),
	.shareout(\data_manager_inst|ba_inst|Add1~27 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add1~25 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add1~25 .lut_mask = 64'h0000000F00000FF0;
defparam \data_manager_inst|ba_inst|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N45
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add1~29 (
// Equation(s):
// \data_manager_inst|ba_inst|Add1~29_sumout  = SUM(( !\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[5]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add1~27  ) + ( \data_manager_inst|ba_inst|Add1~26  ))
// \data_manager_inst|ba_inst|Add1~30  = CARRY(( !\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[5]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add1~27  ) + ( \data_manager_inst|ba_inst|Add1~26  ))
// \data_manager_inst|ba_inst|Add1~31  = SHARE((\data_manager_inst|y_counter[3]~_Duplicate_1_q  & \data_manager_inst|y_counter[5]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[3]~_Duplicate_1_q ),
	.datad(!\data_manager_inst|y_counter[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add1~26 ),
	.sharein(\data_manager_inst|ba_inst|Add1~27 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add1~29_sumout ),
	.cout(\data_manager_inst|ba_inst|Add1~30 ),
	.shareout(\data_manager_inst|ba_inst|Add1~31 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add1~29 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \data_manager_inst|ba_inst|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add1~33 (
// Equation(s):
// \data_manager_inst|ba_inst|Add1~33_sumout  = SUM(( !\data_manager_inst|y_counter[6]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[4]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add1~31  ) + ( \data_manager_inst|ba_inst|Add1~30  ))
// \data_manager_inst|ba_inst|Add1~34  = CARRY(( !\data_manager_inst|y_counter[6]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[4]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add1~31  ) + ( \data_manager_inst|ba_inst|Add1~30  ))
// \data_manager_inst|ba_inst|Add1~35  = SHARE((\data_manager_inst|y_counter[6]~_Duplicate_1_q  & \data_manager_inst|y_counter[4]~_Duplicate_1_q ))

	.dataa(!\data_manager_inst|y_counter[6]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[4]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add1~30 ),
	.sharein(\data_manager_inst|ba_inst|Add1~31 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add1~33_sumout ),
	.cout(\data_manager_inst|ba_inst|Add1~34 ),
	.shareout(\data_manager_inst|ba_inst|Add1~35 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add1~33 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add1~33 .lut_mask = 64'h0000050500005A5A;
defparam \data_manager_inst|ba_inst|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N51
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add1~5 (
// Equation(s):
// \data_manager_inst|ba_inst|Add1~5_sumout  = SUM(( !\data_manager_inst|y_counter[7]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[5]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add1~35  ) + ( \data_manager_inst|ba_inst|Add1~34  ))
// \data_manager_inst|ba_inst|Add1~6  = CARRY(( !\data_manager_inst|y_counter[7]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[5]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add1~35  ) + ( \data_manager_inst|ba_inst|Add1~34  ))
// \data_manager_inst|ba_inst|Add1~7  = SHARE((\data_manager_inst|y_counter[7]~_Duplicate_1_q  & \data_manager_inst|y_counter[5]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[7]~_Duplicate_1_q ),
	.datad(!\data_manager_inst|y_counter[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add1~34 ),
	.sharein(\data_manager_inst|ba_inst|Add1~35 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add1~5_sumout ),
	.cout(\data_manager_inst|ba_inst|Add1~6 ),
	.shareout(\data_manager_inst|ba_inst|Add1~7 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add1~5 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add1~5 .lut_mask = 64'h0000000F00000FF0;
defparam \data_manager_inst|ba_inst|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \data_manager_inst|dc_inst|Add1~9 (
// Equation(s):
// \data_manager_inst|dc_inst|Add1~9_sumout  = SUM(( !\data_manager_inst|x_counter [5] $ (!\data_manager_inst|y_counter[0]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \data_manager_inst|dc_inst|Add1~10  = CARRY(( !\data_manager_inst|x_counter [5] $ (!\data_manager_inst|y_counter[0]~_Duplicate_1_q ) ) + ( !VCC ) + ( !VCC ))
// \data_manager_inst|dc_inst|Add1~11  = SHARE((\data_manager_inst|x_counter [5] & \data_manager_inst|y_counter[0]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|x_counter [5]),
	.datad(!\data_manager_inst|y_counter[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|dc_inst|Add1~9_sumout ),
	.cout(\data_manager_inst|dc_inst|Add1~10 ),
	.shareout(\data_manager_inst|dc_inst|Add1~11 ));
// synopsys translate_off
defparam \data_manager_inst|dc_inst|Add1~9 .extended_lut = "off";
defparam \data_manager_inst|dc_inst|Add1~9 .lut_mask = 64'h0000000F00000FF0;
defparam \data_manager_inst|dc_inst|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \data_manager_inst|dc_inst|Add1~13 (
// Equation(s):
// \data_manager_inst|dc_inst|Add1~13_sumout  = SUM(( !\data_manager_inst|x_counter [6] $ (!\data_manager_inst|y_counter[1]~_Duplicate_1_q ) ) + ( \data_manager_inst|dc_inst|Add1~11  ) + ( \data_manager_inst|dc_inst|Add1~10  ))
// \data_manager_inst|dc_inst|Add1~14  = CARRY(( !\data_manager_inst|x_counter [6] $ (!\data_manager_inst|y_counter[1]~_Duplicate_1_q ) ) + ( \data_manager_inst|dc_inst|Add1~11  ) + ( \data_manager_inst|dc_inst|Add1~10  ))
// \data_manager_inst|dc_inst|Add1~15  = SHARE((\data_manager_inst|x_counter [6] & \data_manager_inst|y_counter[1]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(!\data_manager_inst|x_counter [6]),
	.datac(!\data_manager_inst|y_counter[1]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|dc_inst|Add1~10 ),
	.sharein(\data_manager_inst|dc_inst|Add1~11 ),
	.combout(),
	.sumout(\data_manager_inst|dc_inst|Add1~13_sumout ),
	.cout(\data_manager_inst|dc_inst|Add1~14 ),
	.shareout(\data_manager_inst|dc_inst|Add1~15 ));
// synopsys translate_off
defparam \data_manager_inst|dc_inst|Add1~13 .extended_lut = "off";
defparam \data_manager_inst|dc_inst|Add1~13 .lut_mask = 64'h0000030300003C3C;
defparam \data_manager_inst|dc_inst|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \data_manager_inst|dc_inst|Add1~17 (
// Equation(s):
// \data_manager_inst|dc_inst|Add1~17_sumout  = SUM(( !\data_manager_inst|y_counter[2]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[0]~_Duplicate_1_q  $ (\data_manager_inst|x_counter [7])) ) + ( \data_manager_inst|dc_inst|Add1~15  ) + ( 
// \data_manager_inst|dc_inst|Add1~14  ))
// \data_manager_inst|dc_inst|Add1~18  = CARRY(( !\data_manager_inst|y_counter[2]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[0]~_Duplicate_1_q  $ (\data_manager_inst|x_counter [7])) ) + ( \data_manager_inst|dc_inst|Add1~15  ) + ( 
// \data_manager_inst|dc_inst|Add1~14  ))
// \data_manager_inst|dc_inst|Add1~19  = SHARE((!\data_manager_inst|y_counter[2]~_Duplicate_1_q  & (\data_manager_inst|y_counter[0]~_Duplicate_1_q  & \data_manager_inst|x_counter [7])) # (\data_manager_inst|y_counter[2]~_Duplicate_1_q  & 
// ((\data_manager_inst|x_counter [7]) # (\data_manager_inst|y_counter[0]~_Duplicate_1_q ))))

	.dataa(!\data_manager_inst|y_counter[2]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[0]~_Duplicate_1_q ),
	.datad(!\data_manager_inst|x_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|dc_inst|Add1~14 ),
	.sharein(\data_manager_inst|dc_inst|Add1~15 ),
	.combout(),
	.sumout(\data_manager_inst|dc_inst|Add1~17_sumout ),
	.cout(\data_manager_inst|dc_inst|Add1~18 ),
	.shareout(\data_manager_inst|dc_inst|Add1~19 ));
// synopsys translate_off
defparam \data_manager_inst|dc_inst|Add1~17 .extended_lut = "off";
defparam \data_manager_inst|dc_inst|Add1~17 .lut_mask = 64'h0000055F00005AA5;
defparam \data_manager_inst|dc_inst|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N39
cyclonev_lcell_comb \data_manager_inst|dc_inst|Add1~21 (
// Equation(s):
// \data_manager_inst|dc_inst|Add1~21_sumout  = SUM(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (\data_manager_inst|x_counter [8])) ) + ( \data_manager_inst|dc_inst|Add1~19  ) + ( 
// \data_manager_inst|dc_inst|Add1~18  ))
// \data_manager_inst|dc_inst|Add1~22  = CARRY(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (\data_manager_inst|x_counter [8])) ) + ( \data_manager_inst|dc_inst|Add1~19  ) + ( 
// \data_manager_inst|dc_inst|Add1~18  ))
// \data_manager_inst|dc_inst|Add1~23  = SHARE((!\data_manager_inst|y_counter[1]~_Duplicate_1_q  & (\data_manager_inst|y_counter[3]~_Duplicate_1_q  & \data_manager_inst|x_counter [8])) # (\data_manager_inst|y_counter[1]~_Duplicate_1_q  & 
// ((\data_manager_inst|x_counter [8]) # (\data_manager_inst|y_counter[3]~_Duplicate_1_q ))))

	.dataa(gnd),
	.datab(!\data_manager_inst|y_counter[1]~_Duplicate_1_q ),
	.datac(!\data_manager_inst|y_counter[3]~_Duplicate_1_q ),
	.datad(!\data_manager_inst|x_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|dc_inst|Add1~18 ),
	.sharein(\data_manager_inst|dc_inst|Add1~19 ),
	.combout(),
	.sumout(\data_manager_inst|dc_inst|Add1~21_sumout ),
	.cout(\data_manager_inst|dc_inst|Add1~22 ),
	.shareout(\data_manager_inst|dc_inst|Add1~23 ));
// synopsys translate_off
defparam \data_manager_inst|dc_inst|Add1~21 .extended_lut = "off";
defparam \data_manager_inst|dc_inst|Add1~21 .lut_mask = 64'h0000033F00003CC3;
defparam \data_manager_inst|dc_inst|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \data_manager_inst|dc_inst|Add1~25 (
// Equation(s):
// \data_manager_inst|dc_inst|Add1~25_sumout  = SUM(( !\data_manager_inst|y_counter[4]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[2]~_Duplicate_1_q ) ) + ( \data_manager_inst|dc_inst|Add1~23  ) + ( \data_manager_inst|dc_inst|Add1~22  ))
// \data_manager_inst|dc_inst|Add1~26  = CARRY(( !\data_manager_inst|y_counter[4]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[2]~_Duplicate_1_q ) ) + ( \data_manager_inst|dc_inst|Add1~23  ) + ( \data_manager_inst|dc_inst|Add1~22  ))
// \data_manager_inst|dc_inst|Add1~27  = SHARE((\data_manager_inst|y_counter[4]~_Duplicate_1_q  & \data_manager_inst|y_counter[2]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(!\data_manager_inst|y_counter[4]~_Duplicate_1_q ),
	.datac(!\data_manager_inst|y_counter[2]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|dc_inst|Add1~22 ),
	.sharein(\data_manager_inst|dc_inst|Add1~23 ),
	.combout(),
	.sumout(\data_manager_inst|dc_inst|Add1~25_sumout ),
	.cout(\data_manager_inst|dc_inst|Add1~26 ),
	.shareout(\data_manager_inst|dc_inst|Add1~27 ));
// synopsys translate_off
defparam \data_manager_inst|dc_inst|Add1~25 .extended_lut = "off";
defparam \data_manager_inst|dc_inst|Add1~25 .lut_mask = 64'h0000030300003C3C;
defparam \data_manager_inst|dc_inst|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N45
cyclonev_lcell_comb \data_manager_inst|dc_inst|Add1~29 (
// Equation(s):
// \data_manager_inst|dc_inst|Add1~29_sumout  = SUM(( !\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[5]~_Duplicate_1_q ) ) + ( \data_manager_inst|dc_inst|Add1~27  ) + ( \data_manager_inst|dc_inst|Add1~26  ))
// \data_manager_inst|dc_inst|Add1~30  = CARRY(( !\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[5]~_Duplicate_1_q ) ) + ( \data_manager_inst|dc_inst|Add1~27  ) + ( \data_manager_inst|dc_inst|Add1~26  ))
// \data_manager_inst|dc_inst|Add1~31  = SHARE((\data_manager_inst|y_counter[3]~_Duplicate_1_q  & \data_manager_inst|y_counter[5]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[3]~_Duplicate_1_q ),
	.datad(!\data_manager_inst|y_counter[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|dc_inst|Add1~26 ),
	.sharein(\data_manager_inst|dc_inst|Add1~27 ),
	.combout(),
	.sumout(\data_manager_inst|dc_inst|Add1~29_sumout ),
	.cout(\data_manager_inst|dc_inst|Add1~30 ),
	.shareout(\data_manager_inst|dc_inst|Add1~31 ));
// synopsys translate_off
defparam \data_manager_inst|dc_inst|Add1~29 .extended_lut = "off";
defparam \data_manager_inst|dc_inst|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \data_manager_inst|dc_inst|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \data_manager_inst|dc_inst|Add1~33 (
// Equation(s):
// \data_manager_inst|dc_inst|Add1~33_sumout  = SUM(( !\data_manager_inst|y_counter[4]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[6]~_Duplicate_1_q ) ) + ( \data_manager_inst|dc_inst|Add1~31  ) + ( \data_manager_inst|dc_inst|Add1~30  ))
// \data_manager_inst|dc_inst|Add1~34  = CARRY(( !\data_manager_inst|y_counter[4]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[6]~_Duplicate_1_q ) ) + ( \data_manager_inst|dc_inst|Add1~31  ) + ( \data_manager_inst|dc_inst|Add1~30  ))
// \data_manager_inst|dc_inst|Add1~35  = SHARE((\data_manager_inst|y_counter[4]~_Duplicate_1_q  & \data_manager_inst|y_counter[6]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(!\data_manager_inst|y_counter[4]~_Duplicate_1_q ),
	.datac(!\data_manager_inst|y_counter[6]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|dc_inst|Add1~30 ),
	.sharein(\data_manager_inst|dc_inst|Add1~31 ),
	.combout(),
	.sumout(\data_manager_inst|dc_inst|Add1~33_sumout ),
	.cout(\data_manager_inst|dc_inst|Add1~34 ),
	.shareout(\data_manager_inst|dc_inst|Add1~35 ));
// synopsys translate_off
defparam \data_manager_inst|dc_inst|Add1~33 .extended_lut = "off";
defparam \data_manager_inst|dc_inst|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \data_manager_inst|dc_inst|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N51
cyclonev_lcell_comb \data_manager_inst|dc_inst|Add1~5 (
// Equation(s):
// \data_manager_inst|dc_inst|Add1~5_sumout  = SUM(( !\data_manager_inst|y_counter[7]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[5]~_Duplicate_1_q ) ) + ( \data_manager_inst|dc_inst|Add1~35  ) + ( \data_manager_inst|dc_inst|Add1~34  ))
// \data_manager_inst|dc_inst|Add1~6  = CARRY(( !\data_manager_inst|y_counter[7]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[5]~_Duplicate_1_q ) ) + ( \data_manager_inst|dc_inst|Add1~35  ) + ( \data_manager_inst|dc_inst|Add1~34  ))
// \data_manager_inst|dc_inst|Add1~7  = SHARE((\data_manager_inst|y_counter[7]~_Duplicate_1_q  & \data_manager_inst|y_counter[5]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[7]~_Duplicate_1_q ),
	.datad(!\data_manager_inst|y_counter[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|dc_inst|Add1~34 ),
	.sharein(\data_manager_inst|dc_inst|Add1~35 ),
	.combout(),
	.sumout(\data_manager_inst|dc_inst|Add1~5_sumout ),
	.cout(\data_manager_inst|dc_inst|Add1~6 ),
	.shareout(\data_manager_inst|dc_inst|Add1~7 ));
// synopsys translate_off
defparam \data_manager_inst|dc_inst|Add1~5 .extended_lut = "off";
defparam \data_manager_inst|dc_inst|Add1~5 .lut_mask = 64'h0000000F00000FF0;
defparam \data_manager_inst|dc_inst|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N57
cyclonev_lcell_comb \data_manager_inst|R_ADDR[13]~2 (
// Equation(s):
// \data_manager_inst|R_ADDR[13]~2_combout  = ( \data_manager_inst|ba_inst|fetch_counter [1] & ( (!\zoom_controller_inst|ALGORITHM [0] & (\zoom_controller_inst|ALGORITHM [1] & \data_manager_inst|dc_inst|Add1~5_sumout )) ) ) # ( 
// !\data_manager_inst|ba_inst|fetch_counter [1] & ( (\zoom_controller_inst|ALGORITHM [1] & ((!\zoom_controller_inst|ALGORITHM [0] & ((\data_manager_inst|dc_inst|Add1~5_sumout ))) # (\zoom_controller_inst|ALGORITHM [0] & 
// (\data_manager_inst|ba_inst|Add1~5_sumout )))) ) )

	.dataa(!\data_manager_inst|ba_inst|Add1~5_sumout ),
	.datab(!\zoom_controller_inst|ALGORITHM [0]),
	.datac(!\zoom_controller_inst|ALGORITHM [1]),
	.datad(!\data_manager_inst|dc_inst|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[13]~2 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[13]~2 .lut_mask = 64'h010D010D000C000C;
defparam \data_manager_inst|R_ADDR[13]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N54
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add1~1 (
// Equation(s):
// \data_manager_inst|ba_inst|Add1~1_sumout  = SUM(( \data_manager_inst|y_counter[6]~_Duplicate_1_q  ) + ( \data_manager_inst|ba_inst|Add1~7  ) + ( \data_manager_inst|ba_inst|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[6]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add1~6 ),
	.sharein(\data_manager_inst|ba_inst|Add1~7 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add1~1 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \data_manager_inst|ba_inst|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N54
cyclonev_lcell_comb \data_manager_inst|dc_inst|Add1~1 (
// Equation(s):
// \data_manager_inst|dc_inst|Add1~1_sumout  = SUM(( \data_manager_inst|y_counter[6]~_Duplicate_1_q  ) + ( \data_manager_inst|dc_inst|Add1~7  ) + ( \data_manager_inst|dc_inst|Add1~6  ))

	.dataa(gnd),
	.datab(!\data_manager_inst|y_counter[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|dc_inst|Add1~6 ),
	.sharein(\data_manager_inst|dc_inst|Add1~7 ),
	.combout(),
	.sumout(\data_manager_inst|dc_inst|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|dc_inst|Add1~1 .extended_lut = "off";
defparam \data_manager_inst|dc_inst|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \data_manager_inst|dc_inst|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \data_manager_inst|R_ADDR[14]~0 (
// Equation(s):
// \data_manager_inst|R_ADDR[14]~0_combout  = ( \data_manager_inst|dc_inst|Add1~1_sumout  & ( (\zoom_controller_inst|ALGORITHM [1] & ((!\zoom_controller_inst|ALGORITHM [0]) # ((!\data_manager_inst|ba_inst|fetch_counter [1] & 
// \data_manager_inst|ba_inst|Add1~1_sumout )))) ) ) # ( !\data_manager_inst|dc_inst|Add1~1_sumout  & ( (!\data_manager_inst|ba_inst|fetch_counter [1] & (\zoom_controller_inst|ALGORITHM [1] & (\data_manager_inst|ba_inst|Add1~1_sumout  & 
// \zoom_controller_inst|ALGORITHM [0]))) ) )

	.dataa(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datab(!\zoom_controller_inst|ALGORITHM [1]),
	.datac(!\data_manager_inst|ba_inst|Add1~1_sumout ),
	.datad(!\zoom_controller_inst|ALGORITHM [0]),
	.datae(gnd),
	.dataf(!\data_manager_inst|dc_inst|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[14]~0 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[14]~0 .lut_mask = 64'h0002000233023302;
defparam \data_manager_inst|R_ADDR[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N0
cyclonev_lcell_comb \data_manager_inst|nn_inst|Add1~9 (
// Equation(s):
// \data_manager_inst|nn_inst|Add1~9_sumout  = SUM(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [6]) ) + ( !VCC ) + ( !VCC ))
// \data_manager_inst|nn_inst|Add1~10  = CARRY(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [6]) ) + ( !VCC ) + ( !VCC ))
// \data_manager_inst|nn_inst|Add1~11  = SHARE((\data_manager_inst|y_counter[1]~_Duplicate_1_q  & \data_manager_inst|x_counter [6]))

	.dataa(gnd),
	.datab(!\data_manager_inst|y_counter[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\data_manager_inst|x_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|nn_inst|Add1~9_sumout ),
	.cout(\data_manager_inst|nn_inst|Add1~10 ),
	.shareout(\data_manager_inst|nn_inst|Add1~11 ));
// synopsys translate_off
defparam \data_manager_inst|nn_inst|Add1~9 .extended_lut = "off";
defparam \data_manager_inst|nn_inst|Add1~9 .lut_mask = 64'h00000033000033CC;
defparam \data_manager_inst|nn_inst|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N3
cyclonev_lcell_comb \data_manager_inst|nn_inst|Add1~13 (
// Equation(s):
// \data_manager_inst|nn_inst|Add1~13_sumout  = SUM(( !\data_manager_inst|y_counter[2]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [7]) ) + ( \data_manager_inst|nn_inst|Add1~11  ) + ( \data_manager_inst|nn_inst|Add1~10  ))
// \data_manager_inst|nn_inst|Add1~14  = CARRY(( !\data_manager_inst|y_counter[2]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [7]) ) + ( \data_manager_inst|nn_inst|Add1~11  ) + ( \data_manager_inst|nn_inst|Add1~10  ))
// \data_manager_inst|nn_inst|Add1~15  = SHARE((\data_manager_inst|y_counter[2]~_Duplicate_1_q  & \data_manager_inst|x_counter [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[2]~_Duplicate_1_q ),
	.datad(!\data_manager_inst|x_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|nn_inst|Add1~10 ),
	.sharein(\data_manager_inst|nn_inst|Add1~11 ),
	.combout(),
	.sumout(\data_manager_inst|nn_inst|Add1~13_sumout ),
	.cout(\data_manager_inst|nn_inst|Add1~14 ),
	.shareout(\data_manager_inst|nn_inst|Add1~15 ));
// synopsys translate_off
defparam \data_manager_inst|nn_inst|Add1~13 .extended_lut = "off";
defparam \data_manager_inst|nn_inst|Add1~13 .lut_mask = 64'h0000000F00000FF0;
defparam \data_manager_inst|nn_inst|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N6
cyclonev_lcell_comb \data_manager_inst|nn_inst|Add1~17 (
// Equation(s):
// \data_manager_inst|nn_inst|Add1~17_sumout  = SUM(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [8] $ (\data_manager_inst|y_counter[3]~_Duplicate_1_q )) ) + ( \data_manager_inst|nn_inst|Add1~15  ) + ( 
// \data_manager_inst|nn_inst|Add1~14  ))
// \data_manager_inst|nn_inst|Add1~18  = CARRY(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [8] $ (\data_manager_inst|y_counter[3]~_Duplicate_1_q )) ) + ( \data_manager_inst|nn_inst|Add1~15  ) + ( 
// \data_manager_inst|nn_inst|Add1~14  ))
// \data_manager_inst|nn_inst|Add1~19  = SHARE((!\data_manager_inst|y_counter[1]~_Duplicate_1_q  & (\data_manager_inst|x_counter [8] & \data_manager_inst|y_counter[3]~_Duplicate_1_q )) # (\data_manager_inst|y_counter[1]~_Duplicate_1_q  & 
// ((\data_manager_inst|y_counter[3]~_Duplicate_1_q ) # (\data_manager_inst|x_counter [8]))))

	.dataa(gnd),
	.datab(!\data_manager_inst|y_counter[1]~_Duplicate_1_q ),
	.datac(!\data_manager_inst|x_counter [8]),
	.datad(!\data_manager_inst|y_counter[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|nn_inst|Add1~14 ),
	.sharein(\data_manager_inst|nn_inst|Add1~15 ),
	.combout(),
	.sumout(\data_manager_inst|nn_inst|Add1~17_sumout ),
	.cout(\data_manager_inst|nn_inst|Add1~18 ),
	.shareout(\data_manager_inst|nn_inst|Add1~19 ));
// synopsys translate_off
defparam \data_manager_inst|nn_inst|Add1~17 .extended_lut = "off";
defparam \data_manager_inst|nn_inst|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \data_manager_inst|nn_inst|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N9
cyclonev_lcell_comb \data_manager_inst|nn_inst|Add1~21 (
// Equation(s):
// \data_manager_inst|nn_inst|Add1~21_sumout  = SUM(( !\data_manager_inst|y_counter[4]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[2]~_Duplicate_1_q ) ) + ( \data_manager_inst|nn_inst|Add1~19  ) + ( \data_manager_inst|nn_inst|Add1~18  ))
// \data_manager_inst|nn_inst|Add1~22  = CARRY(( !\data_manager_inst|y_counter[4]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[2]~_Duplicate_1_q ) ) + ( \data_manager_inst|nn_inst|Add1~19  ) + ( \data_manager_inst|nn_inst|Add1~18  ))
// \data_manager_inst|nn_inst|Add1~23  = SHARE((\data_manager_inst|y_counter[4]~_Duplicate_1_q  & \data_manager_inst|y_counter[2]~_Duplicate_1_q ))

	.dataa(!\data_manager_inst|y_counter[4]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[2]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|nn_inst|Add1~18 ),
	.sharein(\data_manager_inst|nn_inst|Add1~19 ),
	.combout(),
	.sumout(\data_manager_inst|nn_inst|Add1~21_sumout ),
	.cout(\data_manager_inst|nn_inst|Add1~22 ),
	.shareout(\data_manager_inst|nn_inst|Add1~23 ));
// synopsys translate_off
defparam \data_manager_inst|nn_inst|Add1~21 .extended_lut = "off";
defparam \data_manager_inst|nn_inst|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \data_manager_inst|nn_inst|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N12
cyclonev_lcell_comb \data_manager_inst|nn_inst|Add1~25 (
// Equation(s):
// \data_manager_inst|nn_inst|Add1~25_sumout  = SUM(( !\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[5]~_Duplicate_1_q ) ) + ( \data_manager_inst|nn_inst|Add1~23  ) + ( \data_manager_inst|nn_inst|Add1~22  ))
// \data_manager_inst|nn_inst|Add1~26  = CARRY(( !\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[5]~_Duplicate_1_q ) ) + ( \data_manager_inst|nn_inst|Add1~23  ) + ( \data_manager_inst|nn_inst|Add1~22  ))
// \data_manager_inst|nn_inst|Add1~27  = SHARE((\data_manager_inst|y_counter[3]~_Duplicate_1_q  & \data_manager_inst|y_counter[5]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[3]~_Duplicate_1_q ),
	.datad(!\data_manager_inst|y_counter[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|nn_inst|Add1~22 ),
	.sharein(\data_manager_inst|nn_inst|Add1~23 ),
	.combout(),
	.sumout(\data_manager_inst|nn_inst|Add1~25_sumout ),
	.cout(\data_manager_inst|nn_inst|Add1~26 ),
	.shareout(\data_manager_inst|nn_inst|Add1~27 ));
// synopsys translate_off
defparam \data_manager_inst|nn_inst|Add1~25 .extended_lut = "off";
defparam \data_manager_inst|nn_inst|Add1~25 .lut_mask = 64'h0000000F00000FF0;
defparam \data_manager_inst|nn_inst|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N15
cyclonev_lcell_comb \data_manager_inst|nn_inst|Add1~29 (
// Equation(s):
// \data_manager_inst|nn_inst|Add1~29_sumout  = SUM(( !\data_manager_inst|y_counter[4]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[6]~_Duplicate_1_q ) ) + ( \data_manager_inst|nn_inst|Add1~27  ) + ( \data_manager_inst|nn_inst|Add1~26  ))
// \data_manager_inst|nn_inst|Add1~30  = CARRY(( !\data_manager_inst|y_counter[4]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[6]~_Duplicate_1_q ) ) + ( \data_manager_inst|nn_inst|Add1~27  ) + ( \data_manager_inst|nn_inst|Add1~26  ))
// \data_manager_inst|nn_inst|Add1~31  = SHARE((\data_manager_inst|y_counter[4]~_Duplicate_1_q  & \data_manager_inst|y_counter[6]~_Duplicate_1_q ))

	.dataa(!\data_manager_inst|y_counter[4]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_manager_inst|y_counter[6]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|nn_inst|Add1~26 ),
	.sharein(\data_manager_inst|nn_inst|Add1~27 ),
	.combout(),
	.sumout(\data_manager_inst|nn_inst|Add1~29_sumout ),
	.cout(\data_manager_inst|nn_inst|Add1~30 ),
	.shareout(\data_manager_inst|nn_inst|Add1~31 ));
// synopsys translate_off
defparam \data_manager_inst|nn_inst|Add1~29 .extended_lut = "off";
defparam \data_manager_inst|nn_inst|Add1~29 .lut_mask = 64'h00000055000055AA;
defparam \data_manager_inst|nn_inst|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N18
cyclonev_lcell_comb \data_manager_inst|nn_inst|Add1~33 (
// Equation(s):
// \data_manager_inst|nn_inst|Add1~33_sumout  = SUM(( !\data_manager_inst|y_counter[5]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[7]~_Duplicate_1_q ) ) + ( \data_manager_inst|nn_inst|Add1~31  ) + ( \data_manager_inst|nn_inst|Add1~30  ))
// \data_manager_inst|nn_inst|Add1~34  = CARRY(( !\data_manager_inst|y_counter[5]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[7]~_Duplicate_1_q ) ) + ( \data_manager_inst|nn_inst|Add1~31  ) + ( \data_manager_inst|nn_inst|Add1~30  ))
// \data_manager_inst|nn_inst|Add1~35  = SHARE((\data_manager_inst|y_counter[5]~_Duplicate_1_q  & \data_manager_inst|y_counter[7]~_Duplicate_1_q ))

	.dataa(!\data_manager_inst|y_counter[5]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[7]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|nn_inst|Add1~30 ),
	.sharein(\data_manager_inst|nn_inst|Add1~31 ),
	.combout(),
	.sumout(\data_manager_inst|nn_inst|Add1~33_sumout ),
	.cout(\data_manager_inst|nn_inst|Add1~34 ),
	.shareout(\data_manager_inst|nn_inst|Add1~35 ));
// synopsys translate_off
defparam \data_manager_inst|nn_inst|Add1~33 .extended_lut = "off";
defparam \data_manager_inst|nn_inst|Add1~33 .lut_mask = 64'h0000050500005A5A;
defparam \data_manager_inst|nn_inst|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N21
cyclonev_lcell_comb \data_manager_inst|nn_inst|Add1~37 (
// Equation(s):
// \data_manager_inst|nn_inst|Add1~37_sumout  = SUM(( \data_manager_inst|y_counter[6]~_Duplicate_1_q  ) + ( \data_manager_inst|nn_inst|Add1~35  ) + ( \data_manager_inst|nn_inst|Add1~34  ))
// \data_manager_inst|nn_inst|Add1~38  = CARRY(( \data_manager_inst|y_counter[6]~_Duplicate_1_q  ) + ( \data_manager_inst|nn_inst|Add1~35  ) + ( \data_manager_inst|nn_inst|Add1~34  ))
// \data_manager_inst|nn_inst|Add1~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_manager_inst|y_counter[6]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|nn_inst|Add1~34 ),
	.sharein(\data_manager_inst|nn_inst|Add1~35 ),
	.combout(),
	.sumout(\data_manager_inst|nn_inst|Add1~37_sumout ),
	.cout(\data_manager_inst|nn_inst|Add1~38 ),
	.shareout(\data_manager_inst|nn_inst|Add1~39 ));
// synopsys translate_off
defparam \data_manager_inst|nn_inst|Add1~37 .extended_lut = "off";
defparam \data_manager_inst|nn_inst|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \data_manager_inst|nn_inst|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N24
cyclonev_lcell_comb \data_manager_inst|nn_inst|Add1~5 (
// Equation(s):
// \data_manager_inst|nn_inst|Add1~5_sumout  = SUM(( \data_manager_inst|y_counter[7]~_Duplicate_1_q  ) + ( \data_manager_inst|nn_inst|Add1~39  ) + ( \data_manager_inst|nn_inst|Add1~38  ))
// \data_manager_inst|nn_inst|Add1~6  = CARRY(( \data_manager_inst|y_counter[7]~_Duplicate_1_q  ) + ( \data_manager_inst|nn_inst|Add1~39  ) + ( \data_manager_inst|nn_inst|Add1~38  ))
// \data_manager_inst|nn_inst|Add1~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[7]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|nn_inst|Add1~38 ),
	.sharein(\data_manager_inst|nn_inst|Add1~39 ),
	.combout(),
	.sumout(\data_manager_inst|nn_inst|Add1~5_sumout ),
	.cout(\data_manager_inst|nn_inst|Add1~6 ),
	.shareout(\data_manager_inst|nn_inst|Add1~7 ));
// synopsys translate_off
defparam \data_manager_inst|nn_inst|Add1~5 .extended_lut = "off";
defparam \data_manager_inst|nn_inst|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \data_manager_inst|nn_inst|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N30
cyclonev_lcell_comb \data_manager_inst|pr_inst|Add1~9 (
// Equation(s):
// \data_manager_inst|pr_inst|Add1~9_sumout  = SUM(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [6]) ) + ( !VCC ) + ( !VCC ))
// \data_manager_inst|pr_inst|Add1~10  = CARRY(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [6]) ) + ( !VCC ) + ( !VCC ))
// \data_manager_inst|pr_inst|Add1~11  = SHARE((\data_manager_inst|y_counter[1]~_Duplicate_1_q  & \data_manager_inst|x_counter [6]))

	.dataa(gnd),
	.datab(!\data_manager_inst|y_counter[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\data_manager_inst|x_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|pr_inst|Add1~9_sumout ),
	.cout(\data_manager_inst|pr_inst|Add1~10 ),
	.shareout(\data_manager_inst|pr_inst|Add1~11 ));
// synopsys translate_off
defparam \data_manager_inst|pr_inst|Add1~9 .extended_lut = "off";
defparam \data_manager_inst|pr_inst|Add1~9 .lut_mask = 64'h00000033000033CC;
defparam \data_manager_inst|pr_inst|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N33
cyclonev_lcell_comb \data_manager_inst|pr_inst|Add1~13 (
// Equation(s):
// \data_manager_inst|pr_inst|Add1~13_sumout  = SUM(( !\data_manager_inst|y_counter[2]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [7]) ) + ( \data_manager_inst|pr_inst|Add1~11  ) + ( \data_manager_inst|pr_inst|Add1~10  ))
// \data_manager_inst|pr_inst|Add1~14  = CARRY(( !\data_manager_inst|y_counter[2]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [7]) ) + ( \data_manager_inst|pr_inst|Add1~11  ) + ( \data_manager_inst|pr_inst|Add1~10  ))
// \data_manager_inst|pr_inst|Add1~15  = SHARE((\data_manager_inst|y_counter[2]~_Duplicate_1_q  & \data_manager_inst|x_counter [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[2]~_Duplicate_1_q ),
	.datad(!\data_manager_inst|x_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|pr_inst|Add1~10 ),
	.sharein(\data_manager_inst|pr_inst|Add1~11 ),
	.combout(),
	.sumout(\data_manager_inst|pr_inst|Add1~13_sumout ),
	.cout(\data_manager_inst|pr_inst|Add1~14 ),
	.shareout(\data_manager_inst|pr_inst|Add1~15 ));
// synopsys translate_off
defparam \data_manager_inst|pr_inst|Add1~13 .extended_lut = "off";
defparam \data_manager_inst|pr_inst|Add1~13 .lut_mask = 64'h0000000F00000FF0;
defparam \data_manager_inst|pr_inst|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N36
cyclonev_lcell_comb \data_manager_inst|pr_inst|Add1~17 (
// Equation(s):
// \data_manager_inst|pr_inst|Add1~17_sumout  = SUM(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [8] $ (\data_manager_inst|y_counter[3]~_Duplicate_1_q )) ) + ( \data_manager_inst|pr_inst|Add1~15  ) + ( 
// \data_manager_inst|pr_inst|Add1~14  ))
// \data_manager_inst|pr_inst|Add1~18  = CARRY(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [8] $ (\data_manager_inst|y_counter[3]~_Duplicate_1_q )) ) + ( \data_manager_inst|pr_inst|Add1~15  ) + ( 
// \data_manager_inst|pr_inst|Add1~14  ))
// \data_manager_inst|pr_inst|Add1~19  = SHARE((!\data_manager_inst|y_counter[1]~_Duplicate_1_q  & (\data_manager_inst|x_counter [8] & \data_manager_inst|y_counter[3]~_Duplicate_1_q )) # (\data_manager_inst|y_counter[1]~_Duplicate_1_q  & 
// ((\data_manager_inst|y_counter[3]~_Duplicate_1_q ) # (\data_manager_inst|x_counter [8]))))

	.dataa(gnd),
	.datab(!\data_manager_inst|y_counter[1]~_Duplicate_1_q ),
	.datac(!\data_manager_inst|x_counter [8]),
	.datad(!\data_manager_inst|y_counter[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|pr_inst|Add1~14 ),
	.sharein(\data_manager_inst|pr_inst|Add1~15 ),
	.combout(),
	.sumout(\data_manager_inst|pr_inst|Add1~17_sumout ),
	.cout(\data_manager_inst|pr_inst|Add1~18 ),
	.shareout(\data_manager_inst|pr_inst|Add1~19 ));
// synopsys translate_off
defparam \data_manager_inst|pr_inst|Add1~17 .extended_lut = "off";
defparam \data_manager_inst|pr_inst|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \data_manager_inst|pr_inst|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N39
cyclonev_lcell_comb \data_manager_inst|pr_inst|Add1~21 (
// Equation(s):
// \data_manager_inst|pr_inst|Add1~21_sumout  = SUM(( !\data_manager_inst|y_counter[4]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[2]~_Duplicate_1_q ) ) + ( \data_manager_inst|pr_inst|Add1~19  ) + ( \data_manager_inst|pr_inst|Add1~18  ))
// \data_manager_inst|pr_inst|Add1~22  = CARRY(( !\data_manager_inst|y_counter[4]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[2]~_Duplicate_1_q ) ) + ( \data_manager_inst|pr_inst|Add1~19  ) + ( \data_manager_inst|pr_inst|Add1~18  ))
// \data_manager_inst|pr_inst|Add1~23  = SHARE((\data_manager_inst|y_counter[4]~_Duplicate_1_q  & \data_manager_inst|y_counter[2]~_Duplicate_1_q ))

	.dataa(!\data_manager_inst|y_counter[4]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[2]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|pr_inst|Add1~18 ),
	.sharein(\data_manager_inst|pr_inst|Add1~19 ),
	.combout(),
	.sumout(\data_manager_inst|pr_inst|Add1~21_sumout ),
	.cout(\data_manager_inst|pr_inst|Add1~22 ),
	.shareout(\data_manager_inst|pr_inst|Add1~23 ));
// synopsys translate_off
defparam \data_manager_inst|pr_inst|Add1~21 .extended_lut = "off";
defparam \data_manager_inst|pr_inst|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \data_manager_inst|pr_inst|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N42
cyclonev_lcell_comb \data_manager_inst|pr_inst|Add1~25 (
// Equation(s):
// \data_manager_inst|pr_inst|Add1~25_sumout  = SUM(( !\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[5]~_Duplicate_1_q ) ) + ( \data_manager_inst|pr_inst|Add1~23  ) + ( \data_manager_inst|pr_inst|Add1~22  ))
// \data_manager_inst|pr_inst|Add1~26  = CARRY(( !\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[5]~_Duplicate_1_q ) ) + ( \data_manager_inst|pr_inst|Add1~23  ) + ( \data_manager_inst|pr_inst|Add1~22  ))
// \data_manager_inst|pr_inst|Add1~27  = SHARE((\data_manager_inst|y_counter[3]~_Duplicate_1_q  & \data_manager_inst|y_counter[5]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[3]~_Duplicate_1_q ),
	.datad(!\data_manager_inst|y_counter[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|pr_inst|Add1~22 ),
	.sharein(\data_manager_inst|pr_inst|Add1~23 ),
	.combout(),
	.sumout(\data_manager_inst|pr_inst|Add1~25_sumout ),
	.cout(\data_manager_inst|pr_inst|Add1~26 ),
	.shareout(\data_manager_inst|pr_inst|Add1~27 ));
// synopsys translate_off
defparam \data_manager_inst|pr_inst|Add1~25 .extended_lut = "off";
defparam \data_manager_inst|pr_inst|Add1~25 .lut_mask = 64'h0000000F00000FF0;
defparam \data_manager_inst|pr_inst|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N45
cyclonev_lcell_comb \data_manager_inst|pr_inst|Add1~29 (
// Equation(s):
// \data_manager_inst|pr_inst|Add1~29_sumout  = SUM(( !\data_manager_inst|y_counter[4]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[6]~_Duplicate_1_q ) ) + ( \data_manager_inst|pr_inst|Add1~27  ) + ( \data_manager_inst|pr_inst|Add1~26  ))
// \data_manager_inst|pr_inst|Add1~30  = CARRY(( !\data_manager_inst|y_counter[4]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[6]~_Duplicate_1_q ) ) + ( \data_manager_inst|pr_inst|Add1~27  ) + ( \data_manager_inst|pr_inst|Add1~26  ))
// \data_manager_inst|pr_inst|Add1~31  = SHARE((\data_manager_inst|y_counter[4]~_Duplicate_1_q  & \data_manager_inst|y_counter[6]~_Duplicate_1_q ))

	.dataa(!\data_manager_inst|y_counter[4]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_manager_inst|y_counter[6]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|pr_inst|Add1~26 ),
	.sharein(\data_manager_inst|pr_inst|Add1~27 ),
	.combout(),
	.sumout(\data_manager_inst|pr_inst|Add1~29_sumout ),
	.cout(\data_manager_inst|pr_inst|Add1~30 ),
	.shareout(\data_manager_inst|pr_inst|Add1~31 ));
// synopsys translate_off
defparam \data_manager_inst|pr_inst|Add1~29 .extended_lut = "off";
defparam \data_manager_inst|pr_inst|Add1~29 .lut_mask = 64'h00000055000055AA;
defparam \data_manager_inst|pr_inst|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N48
cyclonev_lcell_comb \data_manager_inst|pr_inst|Add1~33 (
// Equation(s):
// \data_manager_inst|pr_inst|Add1~33_sumout  = SUM(( !\data_manager_inst|y_counter[5]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[7]~_Duplicate_1_q ) ) + ( \data_manager_inst|pr_inst|Add1~31  ) + ( \data_manager_inst|pr_inst|Add1~30  ))
// \data_manager_inst|pr_inst|Add1~34  = CARRY(( !\data_manager_inst|y_counter[5]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[7]~_Duplicate_1_q ) ) + ( \data_manager_inst|pr_inst|Add1~31  ) + ( \data_manager_inst|pr_inst|Add1~30  ))
// \data_manager_inst|pr_inst|Add1~35  = SHARE((\data_manager_inst|y_counter[5]~_Duplicate_1_q  & \data_manager_inst|y_counter[7]~_Duplicate_1_q ))

	.dataa(!\data_manager_inst|y_counter[5]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[7]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|pr_inst|Add1~30 ),
	.sharein(\data_manager_inst|pr_inst|Add1~31 ),
	.combout(),
	.sumout(\data_manager_inst|pr_inst|Add1~33_sumout ),
	.cout(\data_manager_inst|pr_inst|Add1~34 ),
	.shareout(\data_manager_inst|pr_inst|Add1~35 ));
// synopsys translate_off
defparam \data_manager_inst|pr_inst|Add1~33 .extended_lut = "off";
defparam \data_manager_inst|pr_inst|Add1~33 .lut_mask = 64'h0000050500005A5A;
defparam \data_manager_inst|pr_inst|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N51
cyclonev_lcell_comb \data_manager_inst|pr_inst|Add1~37 (
// Equation(s):
// \data_manager_inst|pr_inst|Add1~37_sumout  = SUM(( \data_manager_inst|y_counter[6]~_Duplicate_1_q  ) + ( \data_manager_inst|pr_inst|Add1~35  ) + ( \data_manager_inst|pr_inst|Add1~34  ))
// \data_manager_inst|pr_inst|Add1~38  = CARRY(( \data_manager_inst|y_counter[6]~_Duplicate_1_q  ) + ( \data_manager_inst|pr_inst|Add1~35  ) + ( \data_manager_inst|pr_inst|Add1~34  ))
// \data_manager_inst|pr_inst|Add1~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_manager_inst|y_counter[6]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|pr_inst|Add1~34 ),
	.sharein(\data_manager_inst|pr_inst|Add1~35 ),
	.combout(),
	.sumout(\data_manager_inst|pr_inst|Add1~37_sumout ),
	.cout(\data_manager_inst|pr_inst|Add1~38 ),
	.shareout(\data_manager_inst|pr_inst|Add1~39 ));
// synopsys translate_off
defparam \data_manager_inst|pr_inst|Add1~37 .extended_lut = "off";
defparam \data_manager_inst|pr_inst|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \data_manager_inst|pr_inst|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N54
cyclonev_lcell_comb \data_manager_inst|pr_inst|Add1~5 (
// Equation(s):
// \data_manager_inst|pr_inst|Add1~5_sumout  = SUM(( \data_manager_inst|y_counter[7]~_Duplicate_1_q  ) + ( \data_manager_inst|pr_inst|Add1~39  ) + ( \data_manager_inst|pr_inst|Add1~38  ))
// \data_manager_inst|pr_inst|Add1~6  = CARRY(( \data_manager_inst|y_counter[7]~_Duplicate_1_q  ) + ( \data_manager_inst|pr_inst|Add1~39  ) + ( \data_manager_inst|pr_inst|Add1~38  ))
// \data_manager_inst|pr_inst|Add1~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[7]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|pr_inst|Add1~38 ),
	.sharein(\data_manager_inst|pr_inst|Add1~39 ),
	.combout(),
	.sumout(\data_manager_inst|pr_inst|Add1~5_sumout ),
	.cout(\data_manager_inst|pr_inst|Add1~6 ),
	.shareout(\data_manager_inst|pr_inst|Add1~7 ));
// synopsys translate_off
defparam \data_manager_inst|pr_inst|Add1~5 .extended_lut = "off";
defparam \data_manager_inst|pr_inst|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \data_manager_inst|pr_inst|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add3~9 (
// Equation(s):
// \data_manager_inst|ba_inst|Add3~9_sumout  = SUM(( !\data_manager_inst|x_counter [4] ) + ( !VCC ) + ( !VCC ))
// \data_manager_inst|ba_inst|Add3~10  = CARRY(( !\data_manager_inst|x_counter [4] ) + ( !VCC ) + ( !VCC ))
// \data_manager_inst|ba_inst|Add3~11  = SHARE(\data_manager_inst|x_counter [4])

	.dataa(gnd),
	.datab(!\data_manager_inst|x_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add3~9_sumout ),
	.cout(\data_manager_inst|ba_inst|Add3~10 ),
	.shareout(\data_manager_inst|ba_inst|Add3~11 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add3~9 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add3~9 .lut_mask = 64'h000033330000CCCC;
defparam \data_manager_inst|ba_inst|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add3~13 (
// Equation(s):
// \data_manager_inst|ba_inst|Add3~13_sumout  = SUM(( !\data_manager_inst|x_counter [5] $ (!\data_manager_inst|y_counter[0]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add3~11  ) + ( \data_manager_inst|ba_inst|Add3~10  ))
// \data_manager_inst|ba_inst|Add3~14  = CARRY(( !\data_manager_inst|x_counter [5] $ (!\data_manager_inst|y_counter[0]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add3~11  ) + ( \data_manager_inst|ba_inst|Add3~10  ))
// \data_manager_inst|ba_inst|Add3~15  = SHARE((\data_manager_inst|x_counter [5] & \data_manager_inst|y_counter[0]~_Duplicate_1_q ))

	.dataa(!\data_manager_inst|x_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_manager_inst|y_counter[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add3~10 ),
	.sharein(\data_manager_inst|ba_inst|Add3~11 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add3~13_sumout ),
	.cout(\data_manager_inst|ba_inst|Add3~14 ),
	.shareout(\data_manager_inst|ba_inst|Add3~15 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add3~13 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add3~13 .lut_mask = 64'h00000055000055AA;
defparam \data_manager_inst|ba_inst|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add3~17 (
// Equation(s):
// \data_manager_inst|ba_inst|Add3~17_sumout  = SUM(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (\data_manager_inst|x_counter [6]) ) + ( \data_manager_inst|ba_inst|Add3~15  ) + ( \data_manager_inst|ba_inst|Add3~14  ))
// \data_manager_inst|ba_inst|Add3~18  = CARRY(( !\data_manager_inst|y_counter[1]~_Duplicate_1_q  $ (\data_manager_inst|x_counter [6]) ) + ( \data_manager_inst|ba_inst|Add3~15  ) + ( \data_manager_inst|ba_inst|Add3~14  ))
// \data_manager_inst|ba_inst|Add3~19  = SHARE((\data_manager_inst|x_counter [6]) # (\data_manager_inst|y_counter[1]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(!\data_manager_inst|y_counter[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\data_manager_inst|x_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add3~14 ),
	.sharein(\data_manager_inst|ba_inst|Add3~15 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add3~17_sumout ),
	.cout(\data_manager_inst|ba_inst|Add3~18 ),
	.shareout(\data_manager_inst|ba_inst|Add3~19 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add3~17 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add3~17 .lut_mask = 64'h000033FF0000CC33;
defparam \data_manager_inst|ba_inst|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add3~21 (
// Equation(s):
// \data_manager_inst|ba_inst|Add3~21_sumout  = SUM(( !\data_manager_inst|y_counter[2]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [7] $ (\data_manager_inst|y_counter[0]~_Duplicate_1_q )) ) + ( \data_manager_inst|ba_inst|Add3~19  ) + ( 
// \data_manager_inst|ba_inst|Add3~18  ))
// \data_manager_inst|ba_inst|Add3~22  = CARRY(( !\data_manager_inst|y_counter[2]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [7] $ (\data_manager_inst|y_counter[0]~_Duplicate_1_q )) ) + ( \data_manager_inst|ba_inst|Add3~19  ) + ( 
// \data_manager_inst|ba_inst|Add3~18  ))
// \data_manager_inst|ba_inst|Add3~23  = SHARE((!\data_manager_inst|y_counter[2]~_Duplicate_1_q  & (\data_manager_inst|x_counter [7] & \data_manager_inst|y_counter[0]~_Duplicate_1_q )) # (\data_manager_inst|y_counter[2]~_Duplicate_1_q  & 
// ((\data_manager_inst|y_counter[0]~_Duplicate_1_q ) # (\data_manager_inst|x_counter [7]))))

	.dataa(!\data_manager_inst|y_counter[2]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\data_manager_inst|x_counter [7]),
	.datad(!\data_manager_inst|y_counter[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add3~18 ),
	.sharein(\data_manager_inst|ba_inst|Add3~19 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add3~21_sumout ),
	.cout(\data_manager_inst|ba_inst|Add3~22 ),
	.shareout(\data_manager_inst|ba_inst|Add3~23 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add3~21 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add3~21 .lut_mask = 64'h0000055F00005AA5;
defparam \data_manager_inst|ba_inst|Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add3~25 (
// Equation(s):
// \data_manager_inst|ba_inst|Add3~25_sumout  = SUM(( !\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [8] $ (\data_manager_inst|y_counter[1]~_Duplicate_1_q )) ) + ( \data_manager_inst|ba_inst|Add3~23  ) + ( 
// \data_manager_inst|ba_inst|Add3~22  ))
// \data_manager_inst|ba_inst|Add3~26  = CARRY(( !\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (!\data_manager_inst|x_counter [8] $ (\data_manager_inst|y_counter[1]~_Duplicate_1_q )) ) + ( \data_manager_inst|ba_inst|Add3~23  ) + ( 
// \data_manager_inst|ba_inst|Add3~22  ))
// \data_manager_inst|ba_inst|Add3~27  = SHARE((!\data_manager_inst|y_counter[3]~_Duplicate_1_q  & (\data_manager_inst|x_counter [8] & \data_manager_inst|y_counter[1]~_Duplicate_1_q )) # (\data_manager_inst|y_counter[3]~_Duplicate_1_q  & 
// ((\data_manager_inst|y_counter[1]~_Duplicate_1_q ) # (\data_manager_inst|x_counter [8]))))

	.dataa(gnd),
	.datab(!\data_manager_inst|y_counter[3]~_Duplicate_1_q ),
	.datac(!\data_manager_inst|x_counter [8]),
	.datad(!\data_manager_inst|y_counter[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add3~22 ),
	.sharein(\data_manager_inst|ba_inst|Add3~23 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add3~25_sumout ),
	.cout(\data_manager_inst|ba_inst|Add3~26 ),
	.shareout(\data_manager_inst|ba_inst|Add3~27 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add3~25 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add3~25 .lut_mask = 64'h0000033F00003CC3;
defparam \data_manager_inst|ba_inst|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add3~29 (
// Equation(s):
// \data_manager_inst|ba_inst|Add3~29_sumout  = SUM(( !\data_manager_inst|y_counter[2]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[4]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add3~27  ) + ( \data_manager_inst|ba_inst|Add3~26  ))
// \data_manager_inst|ba_inst|Add3~30  = CARRY(( !\data_manager_inst|y_counter[2]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[4]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add3~27  ) + ( \data_manager_inst|ba_inst|Add3~26  ))
// \data_manager_inst|ba_inst|Add3~31  = SHARE((\data_manager_inst|y_counter[2]~_Duplicate_1_q  & \data_manager_inst|y_counter[4]~_Duplicate_1_q ))

	.dataa(!\data_manager_inst|y_counter[2]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[4]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add3~26 ),
	.sharein(\data_manager_inst|ba_inst|Add3~27 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add3~29_sumout ),
	.cout(\data_manager_inst|ba_inst|Add3~30 ),
	.shareout(\data_manager_inst|ba_inst|Add3~31 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add3~29 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add3~29 .lut_mask = 64'h0000050500005A5A;
defparam \data_manager_inst|ba_inst|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add3~33 (
// Equation(s):
// \data_manager_inst|ba_inst|Add3~33_sumout  = SUM(( !\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[5]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add3~31  ) + ( \data_manager_inst|ba_inst|Add3~30  ))
// \data_manager_inst|ba_inst|Add3~34  = CARRY(( !\data_manager_inst|y_counter[3]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[5]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add3~31  ) + ( \data_manager_inst|ba_inst|Add3~30  ))
// \data_manager_inst|ba_inst|Add3~35  = SHARE((\data_manager_inst|y_counter[3]~_Duplicate_1_q  & \data_manager_inst|y_counter[5]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(!\data_manager_inst|y_counter[3]~_Duplicate_1_q ),
	.datac(!\data_manager_inst|y_counter[5]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add3~30 ),
	.sharein(\data_manager_inst|ba_inst|Add3~31 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add3~33_sumout ),
	.cout(\data_manager_inst|ba_inst|Add3~34 ),
	.shareout(\data_manager_inst|ba_inst|Add3~35 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add3~33 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add3~33 .lut_mask = 64'h0000030300003C3C;
defparam \data_manager_inst|ba_inst|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N21
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add3~37 (
// Equation(s):
// \data_manager_inst|ba_inst|Add3~37_sumout  = SUM(( !\data_manager_inst|y_counter[6]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[4]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add3~35  ) + ( \data_manager_inst|ba_inst|Add3~34  ))
// \data_manager_inst|ba_inst|Add3~38  = CARRY(( !\data_manager_inst|y_counter[6]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[4]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add3~35  ) + ( \data_manager_inst|ba_inst|Add3~34  ))
// \data_manager_inst|ba_inst|Add3~39  = SHARE((\data_manager_inst|y_counter[6]~_Duplicate_1_q  & \data_manager_inst|y_counter[4]~_Duplicate_1_q ))

	.dataa(!\data_manager_inst|y_counter[6]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[4]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add3~34 ),
	.sharein(\data_manager_inst|ba_inst|Add3~35 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add3~37_sumout ),
	.cout(\data_manager_inst|ba_inst|Add3~38 ),
	.shareout(\data_manager_inst|ba_inst|Add3~39 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add3~37 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add3~37 .lut_mask = 64'h0000050500005A5A;
defparam \data_manager_inst|ba_inst|Add3~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add3~5 (
// Equation(s):
// \data_manager_inst|ba_inst|Add3~5_sumout  = SUM(( !\data_manager_inst|y_counter[5]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[7]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add3~39  ) + ( \data_manager_inst|ba_inst|Add3~38  ))
// \data_manager_inst|ba_inst|Add3~6  = CARRY(( !\data_manager_inst|y_counter[5]~_Duplicate_1_q  $ (!\data_manager_inst|y_counter[7]~_Duplicate_1_q ) ) + ( \data_manager_inst|ba_inst|Add3~39  ) + ( \data_manager_inst|ba_inst|Add3~38  ))
// \data_manager_inst|ba_inst|Add3~7  = SHARE((\data_manager_inst|y_counter[5]~_Duplicate_1_q  & \data_manager_inst|y_counter[7]~_Duplicate_1_q ))

	.dataa(!\data_manager_inst|y_counter[5]~_Duplicate_1_q ),
	.datab(!\data_manager_inst|y_counter[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add3~38 ),
	.sharein(\data_manager_inst|ba_inst|Add3~39 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add3~5_sumout ),
	.cout(\data_manager_inst|ba_inst|Add3~6 ),
	.shareout(\data_manager_inst|ba_inst|Add3~7 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add3~5 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add3~5 .lut_mask = 64'h0000111100006666;
defparam \data_manager_inst|ba_inst|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \data_manager_inst|R_ADDR[13]~3 (
// Equation(s):
// \data_manager_inst|R_ADDR[13]~3_combout  = ( \data_manager_inst|pr_inst|Add1~5_sumout  & ( \data_manager_inst|ba_inst|Add3~5_sumout  & ( (!\zoom_controller_inst|ALGORITHM [0] & (((\data_manager_inst|nn_inst|Add1~5_sumout  & 
// !\zoom_controller_inst|ALGORITHM [1])))) # (\zoom_controller_inst|ALGORITHM [0] & (((!\zoom_controller_inst|ALGORITHM [1])) # (\data_manager_inst|ba_inst|fetch_counter [1]))) ) ) ) # ( !\data_manager_inst|pr_inst|Add1~5_sumout  & ( 
// \data_manager_inst|ba_inst|Add3~5_sumout  & ( (!\zoom_controller_inst|ALGORITHM [0] & (((\data_manager_inst|nn_inst|Add1~5_sumout  & !\zoom_controller_inst|ALGORITHM [1])))) # (\zoom_controller_inst|ALGORITHM [0] & 
// (\data_manager_inst|ba_inst|fetch_counter [1] & ((\zoom_controller_inst|ALGORITHM [1])))) ) ) ) # ( \data_manager_inst|pr_inst|Add1~5_sumout  & ( !\data_manager_inst|ba_inst|Add3~5_sumout  & ( (!\zoom_controller_inst|ALGORITHM [1] & 
// ((\zoom_controller_inst|ALGORITHM [0]) # (\data_manager_inst|nn_inst|Add1~5_sumout ))) ) ) ) # ( !\data_manager_inst|pr_inst|Add1~5_sumout  & ( !\data_manager_inst|ba_inst|Add3~5_sumout  & ( (\data_manager_inst|nn_inst|Add1~5_sumout  & 
// (!\zoom_controller_inst|ALGORITHM [0] & !\zoom_controller_inst|ALGORITHM [1])) ) ) )

	.dataa(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datab(!\data_manager_inst|nn_inst|Add1~5_sumout ),
	.datac(!\zoom_controller_inst|ALGORITHM [0]),
	.datad(!\zoom_controller_inst|ALGORITHM [1]),
	.datae(!\data_manager_inst|pr_inst|Add1~5_sumout ),
	.dataf(!\data_manager_inst|ba_inst|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[13]~3 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[13]~3 .lut_mask = 64'h30003F0030053F05;
defparam \data_manager_inst|R_ADDR[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N57
cyclonev_lcell_comb \data_manager_inst|pr_inst|Add1~1 (
// Equation(s):
// \data_manager_inst|pr_inst|Add1~1_sumout  = SUM(( GND ) + ( \data_manager_inst|pr_inst|Add1~7  ) + ( \data_manager_inst|pr_inst|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|pr_inst|Add1~6 ),
	.sharein(\data_manager_inst|pr_inst|Add1~7 ),
	.combout(),
	.sumout(\data_manager_inst|pr_inst|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|pr_inst|Add1~1 .extended_lut = "off";
defparam \data_manager_inst|pr_inst|Add1~1 .lut_mask = 64'h0000000000000000;
defparam \data_manager_inst|pr_inst|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N27
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add3~1 (
// Equation(s):
// \data_manager_inst|ba_inst|Add3~1_sumout  = SUM(( \data_manager_inst|y_counter[6]~_Duplicate_1_q  ) + ( \data_manager_inst|ba_inst|Add3~7  ) + ( \data_manager_inst|ba_inst|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|y_counter[6]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add3~6 ),
	.sharein(\data_manager_inst|ba_inst|Add3~7 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add3~1 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add3~1 .lut_mask = 64'h0000000000000F0F;
defparam \data_manager_inst|ba_inst|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N27
cyclonev_lcell_comb \data_manager_inst|nn_inst|Add1~1 (
// Equation(s):
// \data_manager_inst|nn_inst|Add1~1_sumout  = SUM(( GND ) + ( \data_manager_inst|nn_inst|Add1~7  ) + ( \data_manager_inst|nn_inst|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|nn_inst|Add1~6 ),
	.sharein(\data_manager_inst|nn_inst|Add1~7 ),
	.combout(),
	.sumout(\data_manager_inst|nn_inst|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|nn_inst|Add1~1 .extended_lut = "off";
defparam \data_manager_inst|nn_inst|Add1~1 .lut_mask = 64'h0000000000000000;
defparam \data_manager_inst|nn_inst|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \data_manager_inst|R_ADDR[14]~1 (
// Equation(s):
// \data_manager_inst|R_ADDR[14]~1_combout  = ( \data_manager_inst|ba_inst|Add3~1_sumout  & ( \data_manager_inst|nn_inst|Add1~1_sumout  & ( (!\zoom_controller_inst|ALGORITHM [1] & (((!\zoom_controller_inst|ALGORITHM [0])) # 
// (\data_manager_inst|pr_inst|Add1~1_sumout ))) # (\zoom_controller_inst|ALGORITHM [1] & (((\data_manager_inst|ba_inst|fetch_counter [1] & \zoom_controller_inst|ALGORITHM [0])))) ) ) ) # ( !\data_manager_inst|ba_inst|Add3~1_sumout  & ( 
// \data_manager_inst|nn_inst|Add1~1_sumout  & ( (!\zoom_controller_inst|ALGORITHM [1] & ((!\zoom_controller_inst|ALGORITHM [0]) # (\data_manager_inst|pr_inst|Add1~1_sumout ))) ) ) ) # ( \data_manager_inst|ba_inst|Add3~1_sumout  & ( 
// !\data_manager_inst|nn_inst|Add1~1_sumout  & ( (\zoom_controller_inst|ALGORITHM [0] & ((!\zoom_controller_inst|ALGORITHM [1] & (\data_manager_inst|pr_inst|Add1~1_sumout )) # (\zoom_controller_inst|ALGORITHM [1] & ((\data_manager_inst|ba_inst|fetch_counter 
// [1]))))) ) ) ) # ( !\data_manager_inst|ba_inst|Add3~1_sumout  & ( !\data_manager_inst|nn_inst|Add1~1_sumout  & ( (\data_manager_inst|pr_inst|Add1~1_sumout  & (!\zoom_controller_inst|ALGORITHM [1] & \zoom_controller_inst|ALGORITHM [0])) ) ) )

	.dataa(!\data_manager_inst|pr_inst|Add1~1_sumout ),
	.datab(!\zoom_controller_inst|ALGORITHM [1]),
	.datac(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datad(!\zoom_controller_inst|ALGORITHM [0]),
	.datae(!\data_manager_inst|ba_inst|Add3~1_sumout ),
	.dataf(!\data_manager_inst|nn_inst|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[14]~1 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[14]~1 .lut_mask = 64'h00440047CC44CC47;
defparam \data_manager_inst|R_ADDR[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2] (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w [2] = ( !\data_manager_inst|R_ADDR[14]~1_combout  & ( (!\data_manager_inst|R_ADDR[13]~2_combout  & (!\data_manager_inst|R_ADDR[14]~0_combout  & 
// !\data_manager_inst|R_ADDR[13]~3_combout )) ) )

	.dataa(gnd),
	.datab(!\data_manager_inst|R_ADDR[13]~2_combout ),
	.datac(!\data_manager_inst|R_ADDR[14]~0_combout ),
	.datad(!\data_manager_inst|R_ADDR[13]~3_combout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|R_ADDR[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2] .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2] .lut_mask = 64'hC000C00000000000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N48
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0 (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout  = (!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0 .lut_mask = 64'h8888888888888888;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \data_manager_inst|R_ADDR[0]~4 (
// Equation(s):
// \data_manager_inst|R_ADDR[0]~4_combout  = ( \zoom_controller_inst|ALGORITHM [0] & ( \zoom_controller_inst|ALGORITHM [1] & ( \data_manager_inst|ba_inst|fetch_counter [0] ) ) ) # ( \zoom_controller_inst|ALGORITHM [0] & ( !\zoom_controller_inst|ALGORITHM [1] 
// & ( \data_manager_inst|x_counter [1] ) ) ) # ( !\zoom_controller_inst|ALGORITHM [0] & ( !\zoom_controller_inst|ALGORITHM [1] & ( \data_manager_inst|x_counter [1] ) ) )

	.dataa(gnd),
	.datab(!\data_manager_inst|x_counter [1]),
	.datac(!\data_manager_inst|ba_inst|fetch_counter [0]),
	.datad(gnd),
	.datae(!\zoom_controller_inst|ALGORITHM [0]),
	.dataf(!\zoom_controller_inst|ALGORITHM [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[0]~4 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[0]~4 .lut_mask = 64'h3333333300000F0F;
defparam \data_manager_inst|R_ADDR[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \data_manager_inst|R_ADDR[1]~5 (
// Equation(s):
// \data_manager_inst|R_ADDR[1]~5_combout  = ( \zoom_controller_inst|ALGORITHM [1] & ( \data_manager_inst|x_counter [0] ) ) # ( !\zoom_controller_inst|ALGORITHM [1] & ( \data_manager_inst|x_counter [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|x_counter [2]),
	.datad(!\data_manager_inst|x_counter [0]),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|ALGORITHM [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[1]~5 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[1]~5 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_manager_inst|R_ADDR[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N39
cyclonev_lcell_comb \data_manager_inst|R_ADDR[2]~6 (
// Equation(s):
// \data_manager_inst|R_ADDR[2]~6_combout  = ( \data_manager_inst|x_counter [1] & ( (\zoom_controller_inst|ALGORITHM [1]) # (\data_manager_inst|x_counter [3]) ) ) # ( !\data_manager_inst|x_counter [1] & ( (\data_manager_inst|x_counter [3] & 
// !\zoom_controller_inst|ALGORITHM [1]) ) )

	.dataa(!\data_manager_inst|x_counter [3]),
	.datab(!\zoom_controller_inst|ALGORITHM [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|x_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[2]~6 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[2]~6 .lut_mask = 64'h4444444477777777;
defparam \data_manager_inst|R_ADDR[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \data_manager_inst|R_ADDR[3]~7 (
// Equation(s):
// \data_manager_inst|R_ADDR[3]~7_combout  = ( \data_manager_inst|x_counter [2] & ( (\data_manager_inst|x_counter [4]) # (\zoom_controller_inst|ALGORITHM [1]) ) ) # ( !\data_manager_inst|x_counter [2] & ( (!\zoom_controller_inst|ALGORITHM [1] & 
// \data_manager_inst|x_counter [4]) ) )

	.dataa(!\zoom_controller_inst|ALGORITHM [1]),
	.datab(gnd),
	.datac(!\data_manager_inst|x_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|x_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[3]~7 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[3]~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \data_manager_inst|R_ADDR[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \data_manager_inst|R_ADDR[4]~8 (
// Equation(s):
// \data_manager_inst|R_ADDR[4]~8_combout  = ( \data_manager_inst|x_counter [5] & ( (!\zoom_controller_inst|ALGORITHM [1]) # (\data_manager_inst|x_counter [3]) ) ) # ( !\data_manager_inst|x_counter [5] & ( (\data_manager_inst|x_counter [3] & 
// \zoom_controller_inst|ALGORITHM [1]) ) )

	.dataa(!\data_manager_inst|x_counter [3]),
	.datab(!\zoom_controller_inst|ALGORITHM [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|x_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[4]~8 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[4]~8 .lut_mask = 64'h11111111DDDDDDDD;
defparam \data_manager_inst|R_ADDR[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \data_manager_inst|R_ADDR[5]~37 (
// Equation(s):
// \data_manager_inst|R_ADDR[5]~37_combout  = ( !\zoom_controller_inst|ALGORITHM [0] & ( (((!\zoom_controller_inst|ALGORITHM [1] & ((\data_manager_inst|nn_inst|Add1~9_sumout ))) # (\zoom_controller_inst|ALGORITHM [1] & (\data_manager_inst|x_counter [4])))) ) 
// ) # ( \zoom_controller_inst|ALGORITHM [0] & ( (!\zoom_controller_inst|ALGORITHM [1] & ((((\data_manager_inst|pr_inst|Add1~9_sumout ))))) # (\zoom_controller_inst|ALGORITHM [1] & ((!\data_manager_inst|ba_inst|fetch_counter [1] & 
// (\data_manager_inst|x_counter [4])) # (\data_manager_inst|ba_inst|fetch_counter [1] & (((\data_manager_inst|ba_inst|Add3~9_sumout )))))) ) )

	.dataa(!\data_manager_inst|x_counter [4]),
	.datab(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datac(!\data_manager_inst|pr_inst|Add1~9_sumout ),
	.datad(!\data_manager_inst|ba_inst|Add3~9_sumout ),
	.datae(!\zoom_controller_inst|ALGORITHM [0]),
	.dataf(!\zoom_controller_inst|ALGORITHM [1]),
	.datag(!\data_manager_inst|nn_inst|Add1~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[5]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[5]~37 .extended_lut = "on";
defparam \data_manager_inst|R_ADDR[5]~37 .lut_mask = 64'h0F0F0F0F55554477;
defparam \data_manager_inst|R_ADDR[5]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_lcell_comb \data_manager_inst|R_ADDR[6]~9 (
// Equation(s):
// \data_manager_inst|R_ADDR[6]~9_combout  = ( \data_manager_inst|dc_inst|Add1~9_sumout  & ( (!\zoom_controller_inst|ALGORITHM [0]) # ((!\data_manager_inst|ba_inst|fetch_counter [1] & ((\data_manager_inst|ba_inst|Add1~9_sumout ))) # 
// (\data_manager_inst|ba_inst|fetch_counter [1] & (\data_manager_inst|ba_inst|Add3~13_sumout ))) ) ) # ( !\data_manager_inst|dc_inst|Add1~9_sumout  & ( (\zoom_controller_inst|ALGORITHM [0] & ((!\data_manager_inst|ba_inst|fetch_counter [1] & 
// ((\data_manager_inst|ba_inst|Add1~9_sumout ))) # (\data_manager_inst|ba_inst|fetch_counter [1] & (\data_manager_inst|ba_inst|Add3~13_sumout )))) ) )

	.dataa(!\zoom_controller_inst|ALGORITHM [0]),
	.datab(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datac(!\data_manager_inst|ba_inst|Add3~13_sumout ),
	.datad(!\data_manager_inst|ba_inst|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|dc_inst|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[6]~9 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[6]~9 .lut_mask = 64'h01450145ABEFABEF;
defparam \data_manager_inst|R_ADDR[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \data_manager_inst|R_ADDR[6]~10 (
// Equation(s):
// \data_manager_inst|R_ADDR[6]~10_combout  = ( \data_manager_inst|R_ADDR[6]~9_combout  & ( ((!\zoom_controller_inst|ALGORITHM [0] & (\data_manager_inst|nn_inst|Add1~13_sumout )) # (\zoom_controller_inst|ALGORITHM [0] & 
// ((\data_manager_inst|pr_inst|Add1~13_sumout )))) # (\zoom_controller_inst|ALGORITHM [1]) ) ) # ( !\data_manager_inst|R_ADDR[6]~9_combout  & ( (!\zoom_controller_inst|ALGORITHM [1] & ((!\zoom_controller_inst|ALGORITHM [0] & 
// (\data_manager_inst|nn_inst|Add1~13_sumout )) # (\zoom_controller_inst|ALGORITHM [0] & ((\data_manager_inst|pr_inst|Add1~13_sumout ))))) ) )

	.dataa(!\zoom_controller_inst|ALGORITHM [0]),
	.datab(!\zoom_controller_inst|ALGORITHM [1]),
	.datac(!\data_manager_inst|nn_inst|Add1~13_sumout ),
	.datad(!\data_manager_inst|pr_inst|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|R_ADDR[6]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[6]~10 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[6]~10 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \data_manager_inst|R_ADDR[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_lcell_comb \data_manager_inst|R_ADDR[7]~11 (
// Equation(s):
// \data_manager_inst|R_ADDR[7]~11_combout  = ( \data_manager_inst|dc_inst|Add1~13_sumout  & ( (!\zoom_controller_inst|ALGORITHM [0]) # ((!\data_manager_inst|ba_inst|fetch_counter [1] & (\data_manager_inst|ba_inst|Add1~13_sumout )) # 
// (\data_manager_inst|ba_inst|fetch_counter [1] & ((\data_manager_inst|ba_inst|Add3~17_sumout )))) ) ) # ( !\data_manager_inst|dc_inst|Add1~13_sumout  & ( (\zoom_controller_inst|ALGORITHM [0] & ((!\data_manager_inst|ba_inst|fetch_counter [1] & 
// (\data_manager_inst|ba_inst|Add1~13_sumout )) # (\data_manager_inst|ba_inst|fetch_counter [1] & ((\data_manager_inst|ba_inst|Add3~17_sumout ))))) ) )

	.dataa(!\zoom_controller_inst|ALGORITHM [0]),
	.datab(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datac(!\data_manager_inst|ba_inst|Add1~13_sumout ),
	.datad(!\data_manager_inst|ba_inst|Add3~17_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|dc_inst|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[7]~11 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[7]~11 .lut_mask = 64'h04150415AEBFAEBF;
defparam \data_manager_inst|R_ADDR[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \data_manager_inst|R_ADDR[7]~12 (
// Equation(s):
// \data_manager_inst|R_ADDR[7]~12_combout  = ( \data_manager_inst|pr_inst|Add1~17_sumout  & ( (!\zoom_controller_inst|ALGORITHM [1] & (((\data_manager_inst|nn_inst|Add1~17_sumout )) # (\zoom_controller_inst|ALGORITHM [0]))) # 
// (\zoom_controller_inst|ALGORITHM [1] & (((\data_manager_inst|R_ADDR[7]~11_combout )))) ) ) # ( !\data_manager_inst|pr_inst|Add1~17_sumout  & ( (!\zoom_controller_inst|ALGORITHM [1] & (!\zoom_controller_inst|ALGORITHM [0] & 
// ((\data_manager_inst|nn_inst|Add1~17_sumout )))) # (\zoom_controller_inst|ALGORITHM [1] & (((\data_manager_inst|R_ADDR[7]~11_combout )))) ) )

	.dataa(!\zoom_controller_inst|ALGORITHM [0]),
	.datab(!\zoom_controller_inst|ALGORITHM [1]),
	.datac(!\data_manager_inst|R_ADDR[7]~11_combout ),
	.datad(!\data_manager_inst|nn_inst|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|pr_inst|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[7]~12 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[7]~12 .lut_mask = 64'h038B038B47CF47CF;
defparam \data_manager_inst|R_ADDR[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N6
cyclonev_lcell_comb \data_manager_inst|R_ADDR[8]~13 (
// Equation(s):
// \data_manager_inst|R_ADDR[8]~13_combout  = ( \data_manager_inst|ba_inst|Add1~17_sumout  & ( \zoom_controller_inst|ALGORITHM [0] & ( (!\data_manager_inst|ba_inst|fetch_counter [1]) # (\data_manager_inst|ba_inst|Add3~21_sumout ) ) ) ) # ( 
// !\data_manager_inst|ba_inst|Add1~17_sumout  & ( \zoom_controller_inst|ALGORITHM [0] & ( (\data_manager_inst|ba_inst|Add3~21_sumout  & \data_manager_inst|ba_inst|fetch_counter [1]) ) ) ) # ( \data_manager_inst|ba_inst|Add1~17_sumout  & ( 
// !\zoom_controller_inst|ALGORITHM [0] & ( \data_manager_inst|dc_inst|Add1~17_sumout  ) ) ) # ( !\data_manager_inst|ba_inst|Add1~17_sumout  & ( !\zoom_controller_inst|ALGORITHM [0] & ( \data_manager_inst|dc_inst|Add1~17_sumout  ) ) )

	.dataa(!\data_manager_inst|ba_inst|Add3~21_sumout ),
	.datab(!\data_manager_inst|dc_inst|Add1~17_sumout ),
	.datac(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datad(gnd),
	.datae(!\data_manager_inst|ba_inst|Add1~17_sumout ),
	.dataf(!\zoom_controller_inst|ALGORITHM [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[8]~13 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[8]~13 .lut_mask = 64'h333333330505F5F5;
defparam \data_manager_inst|R_ADDR[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \data_manager_inst|R_ADDR[8]~14 (
// Equation(s):
// \data_manager_inst|R_ADDR[8]~14_combout  = ( \zoom_controller_inst|ALGORITHM [0] & ( (!\zoom_controller_inst|ALGORITHM [1] & ((\data_manager_inst|pr_inst|Add1~21_sumout ))) # (\zoom_controller_inst|ALGORITHM [1] & (\data_manager_inst|R_ADDR[8]~13_combout 
// )) ) ) # ( !\zoom_controller_inst|ALGORITHM [0] & ( (!\zoom_controller_inst|ALGORITHM [1] & ((\data_manager_inst|nn_inst|Add1~21_sumout ))) # (\zoom_controller_inst|ALGORITHM [1] & (\data_manager_inst|R_ADDR[8]~13_combout )) ) )

	.dataa(!\data_manager_inst|R_ADDR[8]~13_combout ),
	.datab(!\data_manager_inst|nn_inst|Add1~21_sumout ),
	.datac(!\data_manager_inst|pr_inst|Add1~21_sumout ),
	.datad(!\zoom_controller_inst|ALGORITHM [1]),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|ALGORITHM [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[8]~14 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[8]~14 .lut_mask = 64'h335533550F550F55;
defparam \data_manager_inst|R_ADDR[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \data_manager_inst|R_ADDR[9]~15 (
// Equation(s):
// \data_manager_inst|R_ADDR[9]~15_combout  = ( \data_manager_inst|ba_inst|Add3~25_sumout  & ( \data_manager_inst|ba_inst|fetch_counter [1] & ( (\zoom_controller_inst|ALGORITHM [0]) # (\data_manager_inst|dc_inst|Add1~21_sumout ) ) ) ) # ( 
// !\data_manager_inst|ba_inst|Add3~25_sumout  & ( \data_manager_inst|ba_inst|fetch_counter [1] & ( (\data_manager_inst|dc_inst|Add1~21_sumout  & !\zoom_controller_inst|ALGORITHM [0]) ) ) ) # ( \data_manager_inst|ba_inst|Add3~25_sumout  & ( 
// !\data_manager_inst|ba_inst|fetch_counter [1] & ( (\data_manager_inst|dc_inst|Add1~21_sumout  & !\zoom_controller_inst|ALGORITHM [0]) ) ) ) # ( !\data_manager_inst|ba_inst|Add3~25_sumout  & ( !\data_manager_inst|ba_inst|fetch_counter [1] & ( 
// (\data_manager_inst|dc_inst|Add1~21_sumout  & !\zoom_controller_inst|ALGORITHM [0]) ) ) )

	.dataa(!\data_manager_inst|dc_inst|Add1~21_sumout ),
	.datab(gnd),
	.datac(!\zoom_controller_inst|ALGORITHM [0]),
	.datad(gnd),
	.datae(!\data_manager_inst|ba_inst|Add3~25_sumout ),
	.dataf(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[9]~15 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[9]~15 .lut_mask = 64'h5050505050505F5F;
defparam \data_manager_inst|R_ADDR[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \data_manager_inst|R_ADDR[9]~33 (
// Equation(s):
// \data_manager_inst|R_ADDR[9]~33_combout  = ( !\zoom_controller_inst|ALGORITHM [0] & ( (!\zoom_controller_inst|ALGORITHM [1] & (((\data_manager_inst|nn_inst|Add1~25_sumout )))) # (\zoom_controller_inst|ALGORITHM [1] & 
// (\data_manager_inst|R_ADDR[9]~15_combout )) ) ) # ( \zoom_controller_inst|ALGORITHM [0] & ( (!\zoom_controller_inst|ALGORITHM [1] & (((\data_manager_inst|pr_inst|Add1~25_sumout )))) # (\zoom_controller_inst|ALGORITHM [1] & 
// ((((\data_manager_inst|ba_inst|Add1~21_sumout  & !\data_manager_inst|ba_inst|fetch_counter [1]))) # (\data_manager_inst|R_ADDR[9]~15_combout ))) ) )

	.dataa(!\data_manager_inst|R_ADDR[9]~15_combout ),
	.datab(!\zoom_controller_inst|ALGORITHM [1]),
	.datac(!\data_manager_inst|pr_inst|Add1~25_sumout ),
	.datad(!\data_manager_inst|ba_inst|Add1~21_sumout ),
	.datae(!\zoom_controller_inst|ALGORITHM [0]),
	.dataf(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datag(!\data_manager_inst|nn_inst|Add1~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[9]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[9]~33 .extended_lut = "on";
defparam \data_manager_inst|R_ADDR[9]~33 .lut_mask = 64'h1D1D1D3F1D1D1D1D;
defparam \data_manager_inst|R_ADDR[9]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \data_manager_inst|R_ADDR[10]~16 (
// Equation(s):
// \data_manager_inst|R_ADDR[10]~16_combout  = ( \data_manager_inst|dc_inst|Add1~25_sumout  & ( (!\zoom_controller_inst|ALGORITHM [0]) # ((\data_manager_inst|ba_inst|fetch_counter [1] & \data_manager_inst|ba_inst|Add3~29_sumout )) ) ) # ( 
// !\data_manager_inst|dc_inst|Add1~25_sumout  & ( (\data_manager_inst|ba_inst|fetch_counter [1] & (\zoom_controller_inst|ALGORITHM [0] & \data_manager_inst|ba_inst|Add3~29_sumout )) ) )

	.dataa(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datab(!\zoom_controller_inst|ALGORITHM [0]),
	.datac(!\data_manager_inst|ba_inst|Add3~29_sumout ),
	.datad(gnd),
	.datae(!\data_manager_inst|dc_inst|Add1~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[10]~16 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[10]~16 .lut_mask = 64'h0101CDCD0101CDCD;
defparam \data_manager_inst|R_ADDR[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N24
cyclonev_lcell_comb \data_manager_inst|R_ADDR[10]~29 (
// Equation(s):
// \data_manager_inst|R_ADDR[10]~29_combout  = ( !\zoom_controller_inst|ALGORITHM [0] & ( (((!\zoom_controller_inst|ALGORITHM [1] & ((\data_manager_inst|nn_inst|Add1~29_sumout ))) # (\zoom_controller_inst|ALGORITHM [1] & 
// (\data_manager_inst|R_ADDR[10]~16_combout )))) ) ) # ( \zoom_controller_inst|ALGORITHM [0] & ( (!\zoom_controller_inst|ALGORITHM [1] & ((((\data_manager_inst|pr_inst|Add1~29_sumout ))))) # (\zoom_controller_inst|ALGORITHM [1] & 
// (((\data_manager_inst|ba_inst|Add1~25_sumout  & ((!\data_manager_inst|ba_inst|fetch_counter [1])))) # (\data_manager_inst|R_ADDR[10]~16_combout ))) ) )

	.dataa(!\data_manager_inst|ba_inst|Add1~25_sumout ),
	.datab(!\data_manager_inst|R_ADDR[10]~16_combout ),
	.datac(!\data_manager_inst|pr_inst|Add1~29_sumout ),
	.datad(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datae(!\zoom_controller_inst|ALGORITHM [0]),
	.dataf(!\zoom_controller_inst|ALGORITHM [1]),
	.datag(!\data_manager_inst|nn_inst|Add1~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[10]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[10]~29 .extended_lut = "on";
defparam \data_manager_inst|R_ADDR[10]~29 .lut_mask = 64'h0F0F0F0F33337733;
defparam \data_manager_inst|R_ADDR[10]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N21
cyclonev_lcell_comb \data_manager_inst|R_ADDR[11]~17 (
// Equation(s):
// \data_manager_inst|R_ADDR[11]~17_combout  = ( \data_manager_inst|dc_inst|Add1~29_sumout  & ( (!\zoom_controller_inst|ALGORITHM [0]) # ((\data_manager_inst|ba_inst|fetch_counter [1] & \data_manager_inst|ba_inst|Add3~33_sumout )) ) ) # ( 
// !\data_manager_inst|dc_inst|Add1~29_sumout  & ( (\zoom_controller_inst|ALGORITHM [0] & (\data_manager_inst|ba_inst|fetch_counter [1] & \data_manager_inst|ba_inst|Add3~33_sumout )) ) )

	.dataa(!\zoom_controller_inst|ALGORITHM [0]),
	.datab(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datac(!\data_manager_inst|ba_inst|Add3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|dc_inst|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[11]~17 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[11]~17 .lut_mask = 64'h01010101ABABABAB;
defparam \data_manager_inst|R_ADDR[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \data_manager_inst|R_ADDR[11]~25 (
// Equation(s):
// \data_manager_inst|R_ADDR[11]~25_combout  = ( !\zoom_controller_inst|ALGORITHM [0] & ( (((!\zoom_controller_inst|ALGORITHM [1] & ((\data_manager_inst|nn_inst|Add1~33_sumout ))) # (\zoom_controller_inst|ALGORITHM [1] & 
// (\data_manager_inst|R_ADDR[11]~17_combout )))) ) ) # ( \zoom_controller_inst|ALGORITHM [0] & ( (!\zoom_controller_inst|ALGORITHM [1] & ((((\data_manager_inst|pr_inst|Add1~33_sumout ))))) # (\zoom_controller_inst|ALGORITHM [1] & 
// (((\data_manager_inst|ba_inst|Add1~29_sumout  & ((!\data_manager_inst|ba_inst|fetch_counter [1])))) # (\data_manager_inst|R_ADDR[11]~17_combout ))) ) )

	.dataa(!\data_manager_inst|R_ADDR[11]~17_combout ),
	.datab(!\data_manager_inst|ba_inst|Add1~29_sumout ),
	.datac(!\data_manager_inst|pr_inst|Add1~33_sumout ),
	.datad(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datae(!\zoom_controller_inst|ALGORITHM [0]),
	.dataf(!\zoom_controller_inst|ALGORITHM [1]),
	.datag(!\data_manager_inst|nn_inst|Add1~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[11]~25 .extended_lut = "on";
defparam \data_manager_inst|R_ADDR[11]~25 .lut_mask = 64'h0F0F0F0F55557755;
defparam \data_manager_inst|R_ADDR[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \data_manager_inst|R_ADDR[12]~18 (
// Equation(s):
// \data_manager_inst|R_ADDR[12]~18_combout  = ( \data_manager_inst|ba_inst|Add3~37_sumout  & ( (!\zoom_controller_inst|ALGORITHM [0] & ((\data_manager_inst|dc_inst|Add1~33_sumout ))) # (\zoom_controller_inst|ALGORITHM [0] & 
// (\data_manager_inst|ba_inst|fetch_counter [1])) ) ) # ( !\data_manager_inst|ba_inst|Add3~37_sumout  & ( (!\zoom_controller_inst|ALGORITHM [0] & \data_manager_inst|dc_inst|Add1~33_sumout ) ) )

	.dataa(!\zoom_controller_inst|ALGORITHM [0]),
	.datab(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datac(gnd),
	.datad(!\data_manager_inst|dc_inst|Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|ba_inst|Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[12]~18 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[12]~18 .lut_mask = 64'h00AA00AA11BB11BB;
defparam \data_manager_inst|R_ADDR[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \data_manager_inst|R_ADDR[12]~21 (
// Equation(s):
// \data_manager_inst|R_ADDR[12]~21_combout  = ( !\zoom_controller_inst|ALGORITHM [0] & ( ((!\zoom_controller_inst|ALGORITHM [1] & (((\data_manager_inst|nn_inst|Add1~37_sumout )))) # (\zoom_controller_inst|ALGORITHM [1] & 
// (\data_manager_inst|R_ADDR[12]~18_combout ))) ) ) # ( \zoom_controller_inst|ALGORITHM [0] & ( (!\zoom_controller_inst|ALGORITHM [1] & ((((\data_manager_inst|pr_inst|Add1~37_sumout ))))) # (\zoom_controller_inst|ALGORITHM [1] & 
// (((!\data_manager_inst|ba_inst|fetch_counter [1] & ((\data_manager_inst|ba_inst|Add1~33_sumout )))) # (\data_manager_inst|R_ADDR[12]~18_combout ))) ) )

	.dataa(!\data_manager_inst|R_ADDR[12]~18_combout ),
	.datab(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datac(!\data_manager_inst|pr_inst|Add1~37_sumout ),
	.datad(!\zoom_controller_inst|ALGORITHM [1]),
	.datae(!\zoom_controller_inst|ALGORITHM [0]),
	.dataf(!\data_manager_inst|ba_inst|Add1~33_sumout ),
	.datag(!\data_manager_inst|nn_inst|Add1~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[12]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[12]~21 .extended_lut = "on";
defparam \data_manager_inst|R_ADDR[12]~21 .lut_mask = 64'h0F550F550F550FDD;
defparam \data_manager_inst|R_ADDR[12]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "04FFFFFFFFFFC8000002FFFFFFFFFFEC3FFFFFFF0BFFFFFFFFFFDC0000077FFFFFFFFFFE3FFFFFFF0FFFFFFFFFFFF800000FFFFFFFFFFFF93FFFFFFF97FFFFFFFFFFFC00002FFFFFFFFFFFFF3FFFFFFF6FFFFFFFFFFFFFA0001FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA804DFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFEC0A7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFE8FFFFFFFEFFFFFFFEFFFFFFFF7FFFFFFFFEFFFE5A77FFFFFCFFFFFFFDFFFFFFFF00000000003FF8A97DFFFFFE00000005FFFFFFFF4000000001FFF77FE2FFFFFFFFFFFFF9FFFFFFFE8000000003FFFFFFFCBFFFFFFFFFFFF9FFFFFFFD8000000003FFF7FFFF3FFFFFFFFFFFF9FFFFFFF90000000007F";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "F9FFFFFFFFFFFFFFFFFF9FFFFFFFB0000000007FF9FFFFFE7FFFFFFFFFFF9FFFFFFF00000000009FFFFFFFFDFFFFFFFFFFFF9FFFFFFE0000000000FFEFFFFFFEBFFFFFFFFFFF9FFFFFFEC0000000003FDFFFFFFEBFFFFFFFFFFF9FFFFFFE80000000027FFFFFFFFF3FFFFFFFFFFF9FFFFFFC0000000003FFCFFFFFFF5FFFFFFFFFFF9FFFFFFF0000000001FF8FFFFFFFFFFFFFFFFFFF9FFFFFFF0000000006FFEFFFFFFF3FFFFFFFFFFF9FFFFFF20000000007FFCFFFFFFF7FFFFFFFFFFF9FFFFFF40000000003FFDFFFFFFFFFFFFFFFFFFF9FFFFFEC0000000013FFEFFFFFFFFFFFFFFFFFFF9FFFFFF80000000007FFFFFFFFFF7FFFFFFFFFFF9FFFFFD00000";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "000007FFEFFFFFFE3FFFFFFFFFFF9FFFFFD0000000001FFFB7FFFFFEFFFFFFFFFFFF9FFFFFE0000000006FFFEFFFFFFC7FFFFFFFFFFF9FFFFF4000000000DFFFF9FFFFFDFFFFFFFFFFFF9FFFFFA0000000003FFFF8FFFFFCFFFFFFFFFFFF9FFFFF80000000007FFFFD7FFFF7FFFFFFFFFFFF9FFFFE0000000000FFFFFDBFFFCBFFFFFFFFFFFF9FFFFC00000000037FFFFF97FE0FFFFFFFFFFFFF9FFFFC8000000007FFFFFFA685BFFFFFE00000005FFFFC0000000003FFFFFFEB67FFFFFFF00000001FFFF9FFFFFFFFFBFFFFFFFFF7FFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N15
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0 (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0 .lut_mask = 64'h0000001000000000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w[2] (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w [2] = ( !\data_manager_inst|R_ADDR[14]~0_combout  & ( (!\data_manager_inst|R_ADDR[14]~1_combout  & ((\data_manager_inst|R_ADDR[13]~3_combout ) # 
// (\data_manager_inst|R_ADDR[13]~2_combout ))) ) )

	.dataa(!\data_manager_inst|R_ADDR[14]~1_combout ),
	.datab(!\data_manager_inst|R_ADDR[13]~2_combout ),
	.datac(!\data_manager_inst|R_ADDR[13]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|R_ADDR[14]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w[2] .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w[2] .lut_mask = 64'h2A2A2A2A00000000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N51
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0 (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout  = (\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0 .lut_mask = 64'h5050505050505050;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "FFFFFFFFFFFE7FFFFFFFE00000001FFFE7FFFFFE3FFFF7FFFFFF3FFFFFFFA00000003FFFBFFFFFFF1FFFFFFFFFFF7FFFFFFFC00000013FFFC7FFFFFF1FFFCFFFFFFFDFFFFFFFE8000000BFFFF7FFFFFC7FFFBFFFFFFFFFFFFFFFF80000007FFFF9FFFFFBFFFF8FFFFFFFAFFFFFFFF8000000FFFFF9FFFFFBFFFF87FFFFFE5FFFFFFFF80000027FFFFE7FFFF7FFFFEDFFFFFD3FFFFFFFE4000002FFFFFEBFFFE7FFFFFFFFFFF2FFFFFFFFF4000004FFFFFE5FFFD7FFFFFCFFFFEDFFFFFFFFF8000003FFFFFF1FFF8FFFFFFE4FFFD7FFFFFFFFEE000007FFFFFFCFFFD7FFFFFF97FF6FFFFFFFFFFE000007FFFFFFCFFF7FFFFFFFF1FFFFFFFFFFFFF9000007FFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "FFE3FD7FFFFFFFFDF2FFFFFFFFFFFA000007FFFFFFFBFBFFFFFFFFFFE5FFFFFFFFFFFDFFFFE3FFFFFFF8FDFFFFFFFFFEE7FFFFFFFFFFFE000017FFFFFFFEE7FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C01BFFFFFE7FFFFFFDFFFBFFFFFFFE7FFFFFFFF1001FFFFFFE7FFFFFF3FFF7FFFFFFFCFFFFFFFFE800047FFFFF80000003FFFA00000007FFFFFFFFE80001FFFFFF90000003FFFA00000002FFFFFFFE2000008FFFFFE0000003FFFF80000003FFFFFFFC4000000FFFFFF8000003FFFE80000003FFFFFFFB00000005FFFFF2000003FFFFC000000BFFFFFFF800000005FFFFFE800003FFFFA0000037FFFFFFFA0000000DFFFFFEC00003FFFF8000006FFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "FFFFA0000000DFFFFFFC00003FFFFA000005FFFFFFFFA0000000DFFFFFFB00003FFFFF80000FFFFFFFFFA0000000DFFFFFFF00003FFFFD00000BFFFFFFFFA0000000DFFFFFFE80003FFFFE800007FFFFFFFFA0000000DFFFFFFFA0003FFFFD500037FFFFFFFFA0000000DFFFFFFFB8003FFFFFD0000FFFFFFFFFA0000000DFFFFFFFFC003FFFFFA0005FFFFFFFFFA0000000DFFFFFFFF0003FFFFFF0001FFFFFFFFFA0000000DFFFFFFFF9003FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFF803FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFFC03FFFFFFC02FFFFFFFFFFA0000000DFFFFFFFFF403FFFFFF802FFFFFFFFFFE00000005FFFFFFFFFD03FFFFFEC";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N21
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h00000000000F000F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N20
dffeas \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0 .lut_mask = 64'h0333033307770777;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N6
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0 (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0_combout  = ( !\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 
// [3] & \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0 .lut_mask = 64'h0001000000000000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w[2] (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w [2] = (!\data_manager_inst|R_ADDR[13]~2_combout  & (!\data_manager_inst|R_ADDR[13]~3_combout  & ((\data_manager_inst|R_ADDR[14]~0_combout ) # 
// (\data_manager_inst|R_ADDR[14]~1_combout ))))

	.dataa(!\data_manager_inst|R_ADDR[14]~1_combout ),
	.datab(!\data_manager_inst|R_ADDR[13]~2_combout ),
	.datac(!\data_manager_inst|R_ADDR[14]~0_combout ),
	.datad(!\data_manager_inst|R_ADDR[13]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w[2] .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w[2] .lut_mask = 64'h4C004C004C004C00;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N54
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0 (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0_combout  = (!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0 .lut_mask = 64'h2222222222222222;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "7FFFE7FFFFFFBFFFFFFFA0000000BFFFEFFFFFFE7FFFF7FFFFFF3FFFFFFFB0000000BFFFCFFFFFFF9FFFE7FFFFFF5FFFFFFFD0000001FFFFE7FFFFFEBFFFDFFFFFFF9FFFFFFFC80000017FFFEBFFFFFFFFFFCFFFFFFFDFFFFFFFE8000001FFFFFBFFFFFDFFFFBFFFFFFFCFFFFFFFF00000007FFFFEFFFFFDFFFFBFFFFFFFAFFFFFFFE0000001FFFFFEFFFFF7FFFFEFFFFFFC3FFFFFFFF0000000FFFFFEFFFFFBFFFFFBFFFFFDFFFFFFFFF8000007FFFFFFFFFFEFFFFFFCBFFFEFFFFFFFFFF0000005FFFFFFBFFFEFFFFFFEBFFFA7FFFFFFFFF6000003FFFFFFBFFFFFFFFFFFD7FFFFFFFFFFFFFC000003FFFFFFFFFF3FFFFFFFEBFDFFFFFFFFFFFF00000BFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "FFE3FCFFFFFFFFFDFE7FFFFFFFFFFD00000FFFFFFFFBFAFFFFFFFFFCADFFFFFFFFFFFD00000BFFFFFFF8F5FFFFFFFFFF17FFFFFFFFFFFDFFFFEFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFA7FFFFFEFFFFFFF9FFEC000000007FFFFFFFF3FFE8FFFFFE3FFFFFFDFFFDFFFFFFFCFFFFFFFFE7FFFDFFFFFF5FFFFFFDFFFDFFFFFFFBFFFFFFFFF7FFFE3FFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFE1FFFFF9FFFFFEFFFFFFDFFFE7FFFFFF5FFFFFFFCBFFFFF37FFFFEFFFFFFDFFFF7FFFFFF3FFFFFFFAFFFFFFFBFFFFFDFFFFFDFFFEBFFFFFF7FFFFFFFDFFFFFFFBFFFFFD7FFFFDFFFF5FFFFFC7FFFFFFFDFFFFFFFFFFFFFFBFFFFDFFFFDFFFFFBFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "FFFFDFFFFFFFFFFFFFF9FFFFDFFFF8FFFFFBFFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFD7FFFF1FFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFDFFFFEBFFFF3FFFFFFFFDFFFFFFFFFFFFFFF1FFFDFFFFF7FFFC7FFFFFFFFDFFFFFFFFFFFFFFFE7FFDFFFFF3FFFEFFFFFFFFFDFFFFFFFFFFFFFFFDBFFDFFFFFAFFFEFFFFFFFFFDFFFFFFFFFFFFFFFF9FFDFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFDFFDFFFFFF7FFBFFFFFFFFFDFFFFFFFFFFFFFFFFEFFDFFFFFF3FF3FFFFFFFFFDFFFFFFFFFFFFFFFFF3FDFFFFFFBFCFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FDFFFFFF7FCFFFFFFFFFFBFFFFFFFBFFFFFFFFF8FDFFFFFFA";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,\data_manager_inst|R_ADDR[6]~10_combout ,
\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 12;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 2;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 4095;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 12;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 2;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 4095;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC31BFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFD15555555555555555555BFFFFFFFFFFF8FCAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDD55555555555555555537FFFFFFFFFFF6FFDBFFFFFFFFFFFFFFFC55555555546FFFFFFFFFFFFFFFC30000000000000000003FFFFFFFFFFFEFFFEBFFFFFFFFFFFFFFFEBFFFFFFFFF7FFFFFFFFFFFFFFFF60000000000000000003FFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFE7FFFFFFFFFFFFFFF4000000000000000002DFFFFFFFFFBEEFFFFE5FFFFFFFFFFFFFF2FFFFFFFFFF97FFFFFFFFFFFFFFFBC00000000000000002BFFFFFFFFFF4BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE40000000";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "0000000003FFFFFFFFFFD2FFFFFFF3FFFFFFFFFFFFCBFFFFFFFFFFD4FFFFFFFFFFFFFFFCC0000000000000000BBFFFFFFFFFD7FFFFFFE0FFFFFFFFFFFFFBFFFFFFFFFFEBFFFFFFFFFFFFFFFC200000000000000006FFFFFFFFFC5FFFFFFFF9FFFFFFFFFFFF53FFFFFFFFFFF8BFFFFFFFFFFFFFFF500000000000000038FFFFFFFFF67FFFFFFFFDFEFFFFFFFFFFCBFFFFFFFFFFF6FFFFFFFFFFFFFFFFC0000000000000002EFFFFFFFFDCFFFFFFFFFF4BFFFFFFFFFF2FFFFFFFFFFFFD7FFFFFFFFFFFFFFF88000000000000001FFFFFFFFFABFFFFFFFFFFC2FFFFFFFFFD6FFFFFFFFFFFFE2FFFFFFFFFFFFFFFE00000000000000017FFFFFFFDAFFFFFFFFFFFF5";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "F9FFFFFFFFFFB0000001BFFFFFFFFFE87FFFFFFCFFFFFFFFFFFFEC0000027FFFFFFFFFF07FFFFFFE73FFFFFFFFFFFA000009FFFFFFFFFFFF7FFFFFFE6BFFFFFFFFFFF980001FFFFFFFFFFFFEFFFFFFFFB7FFFFFFFFFFFF600017FFFFFFFFFFFFBFFFFFFF2FFFFFFFFFFFFFF0009FFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFC04FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFE00000001FFFFFFFF00000000001FFF5ACFFFFFFD00000005FFFFFFFE7FFFFFFFFFFFFE79F5FFFFFF00000003FFFFFFFEC0000000003FFB000FFFFFFF00000007FFFFFFFF0000000003FFE40003BFFFFF00000007FFFFFFFE8000000000FFB00000BFFFFF00000007FFFFFFF80000000006F";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "FE000000FFFFF00000007FFFFFFFE0000000003FFC000002FFFFF00000007FFFFFFFE000000000BFEC000001FFFFF00000007FFFFFFF0000000000FFF00000017FFFF00000007FFFFFFE40000000007FF80000003FFFF00000007FFFFFFE0000000003FFD0000000FFFFF00000007FFFFFFF0000000000FFF0000000BFFFF00000007FFFFFFC0000000007FFD0000000BFFFF00000007FFFFFFA0000000001FF900000007FFFF00000007FFFFFFE000000000BFFB00000007FFFF00000007FFFFFF4000000000FFF90000000BFFFF00000007FFFFFF40000000003FFF0000000DFFFF00000007FFFFFE0000000000FFFD0000000FFFFF00000007FFFFFF80000";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "00001FFFE80000007FFFF00000007FFFFFA0000000004FFFF80000017FFFF00000007FFFFFA0000000001FFFEC000000FFFFF00000007FFFFF2000000000DFFFF4000002FFFFF00000007FFFFFA0000000003FFFFA000002FFFFF00000007FFFFE40000000017FFFFB000009FFFFF00000007FFFFF00000000017FFFFE40003FFFFFF00000007FFFFE8000000000FFFFFFF000FFFFFFF00000007FFFFBFFFFFFFFF8FFFFFFC78E1FFFFFF00000003FFFFA0000000005FFFFFFFDFCFFFFFFD00000005FFFFBFFFFFFFFFDFFFFFFFEF7FFFFFFDFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,\data_manager_inst|R_ADDR[6]~10_combout ,
\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 12;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 2;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 4095;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 12;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 2;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 4095;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC4FFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB151FFFFFFFFFFFFFFFFEAAAAAAAAAA3FFFFFFFFFFFFFFFC6AAAAAAAAAAAAAAAAAA8FFFFFFFFFFFE05527FFFFFFFFFFFFFFFFC0000000008FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE1554DFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC55550BFFFFFFFFFFFFFFF55555555553BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFFFC1555547FFFFFFFFFFFFFF055555555555BFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFE7FFFFFFFFFF95555552FFFFFFFFFFFFFEC555555555547FFFFFFFFFFFFFFFCBFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "FFFFFFFFFE7FFFFFFFFFF555555547FFFFFFFFFFFFF5555555555557FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF9FFFFFFFFFF2555555556FFFFFFFFFFFFD1555555555557FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF9FFFFFFFFFE9555555555BFFFFFFFFFFF95555555555553FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFEDFFFFFFFFFF55555555554FFFFFFFFFFFE55555555555543FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFFD555555555563FFFFFFFFFF055555555555547FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFE7FFFFFFFF4155555555555EFFFFFFFFFD155555555555543FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFBFFFFFFFD45555555555557";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 3;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 3;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "7FFFF0000000FFFFFFFFBFFFFFFFFFFFD00000003FFFE00000007FFFFFFFDFFFFFFFFFFFE00000007FFFF00000007FFFFFFFDFFFFFFFBFFFE0000000BFFFE00000001FFFFFFFDFFFFFFFFFFFF8000000FFFFE00000003FFFFFFFEFFFFFFFFFFFF4000000FFFFC00000001FFFFFFFEFFFFFFFFFFFFC000001FFFFD00000001FFFFFFFEFFFFFFFFFFFFC000007FFFFF80000003FFFFFFFFFFFFFFFFFFFFF000007FFFFFE000001FFFFFFFFF7FFFFFEFFFFFF80000FFFFFFE000001FFFFFFFFF7FFFFFFFFFFFFC0003FFFFFFF000017FFFFFFFFFBFFFFFFFFFFFFC0005FFFFFFF80007FFFFFFFFFFBFFFFFDFFFFFFE0003FFFFFFFF0007FFFFFFFFFFBFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "FFF8007FFFFFFFF202FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFD05FFFFFFFFFFFEFFFFFFFFFFFFF807FFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFF0BFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFF6FFF1FFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFE3FFFAFFFFFF80000001FFFBFFFFFFFFFFFFFFFFAFFFFE9FFFFF90000001FFFBFFFFFFFFFFFFFFFFDFFFFF3FFFFFF8000001FFFFFFFFFFF9FFFFFFFD7FFFFFCBFFFFE4000001FFFEFFFFFFFFFFFFFFFCFFFFFFF7FFFFF6000001FFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFD000001FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFF800001FFFFFFFFFFEFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "FFFFFFFFFFFF7FFFFFF000001FFFF9FFFFFDFFFFFFFFFFFFFFFF7FFFFFFD00001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFF80001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFE40001FFFFE7FFFF7FFFFFFFFFFFFFFFF7FFFFFFF60001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFD0001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFF8001FFFFF9FFFDFFFFFFFFFFFFFFFFF7FFFFFFFF0001FFFFFDFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD001FFFFFEFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD801FFFFFF7FF7FFFFFFFFFFFFFFFFF7FFFFFFFFF401FFFFFF7FE7FFFFFFFFFFFFFFFFF7FFFFFFFFF201FFFFFFBFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFD01FFFFFFD";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "FDFFFFFFFFFF8FFFFFFE7FFFFFFFFFF81FFFFFFDFDFFFFFFFFFFCBFFFFFD7FFFFFFFFFF01FFFFFFEFFFFFFFFFFFFF1FFFFF6FFFFFFFFFFFD1FFFFFFF7FFFFFFFFFFFFD7FFFEBFFFFFFFFFFFD9FFFFFFFF7FFFFFFFFFFFF9FFF8FFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFCFFF5FFFFFFFFFFFFF5FFFFFFF8FFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFF0FFFFFFFC00000003FFFFFFFF7FFFFFFFFF3FFF0D5FFFFFFF00000005FFFFFFFF3FFFFFFFFF3FFF79F3FFFFFCFFFFFFFBFFFFFFFEC000000001FFF3000FFFFFFCFFFFFFFBFFFFFFFF80000000037FE400037FFFFCFFFFFFFBFFFFFFFF8000000003FFD00000DFFFFCFFFFFFFBFFFFFFF90000000004F";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "FA000007FFFFCFFFFFFFBFFFFFFFC0000000005FF4000003FFFFCFFFFFFFBFFFFFFF20000000009FE40000017FFFCFFFFFFFBFFFFFFFC0000000007FE8000001FFFFCFFFFFFFBFFFFFFF40000000013FC80000007FFFCFFFFFFFBFFFFFFF8000000003FFF0000000FFFFCFFFFFFFBFFFFFFD0000000002FFD0000000FFFFCFFFFFFFBFFFFFFB0000000005FFF0000000DFFFCFFFFFFFBFFFFFFC0000000005FFD00000001FFFCFFFFFFFBFFFFFFE000000000FFFD00000001FFFCFFFFFFFBFFFFFF00000000003FFF0000000DFFFCFFFFFFFBFFFFFE4000000001BFFD0000000BFFFCFFFFFFFBFFFFFE80000000017FFF0000000FFFFCFFFFFFFBFFFFFD80000";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "00002FFFD80000003FFFCFFFFFFFBFFFFFD0000000004FFFE8000001FFFFCFFFFFFFBFFFFF80000000005FFFE40000007FFFCFFFFFFFBFFFFF20000000009FFFFC000003FFFFCFFFFFFFBFFFFFE000000000FFFFFE000007FFFFCFFFFFFFBFFFFFC0000000017FFFFD00000FFFFFCFFFFFFFBFFFFF8000000000FFFFFE400037FFFFCFFFFFFFBFFFFC80000000037FFFFF3000FFFFFFCFFFFFFFBFFFFCFFFFFFFFFFFFFFFFD78E7FFFFFCFFFFFFFBFFFFDFFFFFFFFFBFFFFFFF895FFFFFFF00000005FFFFC0000000003FFFFFFFF0FFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,\data_manager_inst|R_ADDR[6]~10_combout ,
\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 12;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 2;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 4095;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 12;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 2;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 4095;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFF5555555555BFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFF2AABFFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF40000000000000000002FFFFFFFFFFFCAAAAFFFFFFFFFFFFFFFFF55555555554FFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFF2AAAA8FFFFFFFFFFFFFFF955555555556FFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFDAAAAAA3FFFFFFFFFFFFFF555555555555BFFFFFFFFFFFFFFFD000000000000000000BFFFFFFFFFF6AAAAAA8FFFFFFFFFFFFFF9555555555553FFFFFFFFFFFFFFFE00000000";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "0000000000FFFFFFFFFFDAAAAAAAA7FFFFFFFFFFFFE555555555555BFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFAAAAAAAAA9FFFFFFFFFFFFC5555555555555FFFFFFFFFFFFFFFF400000000000000002FFFFFFFFFEAAAAAAAAAA7FFFFFFFFFFFE5555555555557FFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFF55555555555556FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFEAAAAAAAAAAAABFFFFFFFFFF155555555555557FFFFFFFFFFFFFFFD0000000000000000BFFFFFFFFFAAAAAAAAAAAAAFFFFFFFFFF95555555555555FFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFEAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "03FFFFFFFFFFE00000003FFFFFFFFFE7FFFFFFFC03FFFFFFFFFFE0000001FFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFC000001FFFFFFFFFFFAFFFFFFFF8FFFFFFFFFFFFC00000FFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFF80002FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FDFFFFFFCFFFFFFFBFFFFFFFF00000000003FFD860BFFFFFC00000001FFFFFFFE3FFFFFFFFE7FFCFFF2FFFFFC00000001FFFFFFFF7FFFFFFFFC7FEBFFFC7FFFFC00000001FFFFFFFE7FFFFFFFFCFFCFFFFF7FFFFC00000001FFFFFFFEFFFFFFFFFBF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "F9FFFFFBFFFFC00000001FFFFFFFDFFFFFFFFFBFF3FFFFFCFFFFC00000001FFFFFFFDFFFFFFFFF7FFBFFFFFEFFFFC00000001FFFFFFF3FFFFFFFFF7FE7FFFFFEFFFFC00000001FFFFFFEBFFFFFFFFE7FF7FFFFFFFFFFC00000001FFFFFFE7FFFFFFFFC7FCFFFFFFF3FFFC00000001FFFFFFCFFFFFFFFFCFFCFFFFFFF7FFFC00000001FFFFFFEFFFFFFFFFAFFEFFFFFFF7FFFC00000001FFFFFFDFFFFFFFFFBFFEFFFFFFFFFFFC00000001FFFFFFDFFFFFFFFF7FFEFFFFFFFFFFFC00000001FFFFFFBFFFFFFFFF7FFEFFFFFFF7FFFC00000001FFFFFFBFFFFFFFFEFFFCFFFFFFF7FFFC00000001FFFFFE7FFFFFFFFE7FFCFFFFFFF3FFFC00000001FFFFFC7FFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "FFFFCFFFF7FFFFFFFFFFC00000001FFFFFCFFFFFFFFFAFFFE7FFFFFEFFFFC00000001FFFFF9FFFFFFFFF9FFFFBFFFFFFFFFFC00000001FFFFFDFFFFFFFFF7FFFF3FFFFFCFFFFC00000001FFFFF9FFFFFFFFF7FFFF9FFFFFBFFFFC00000001FFFFFBFFFFFFFFEFFFFFCFFFFF7FFFFC00000001FFFFE7FFFFFFFFEFFFFFEBFFFC7FFFFC00000001FFFFD7FFFFFFFFDFFFFFFCFFF2FFFFFC00000001FFFFC0000000000FFFFFFF871BFFFFFC00000001FFFFBFFFFFFFFFDFFFFFFF9FDFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 5;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 5;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "FFFFE00000007FFFFFFFC00000003FFFFFFFFFFFFFFFF00000003FFFFFFFC00000007FFFDFFFFFFFFFFFE00000007FFFFFFFE00000007FFFFFFFFFFFFFFFC00000003FFFFFFFE00000007FFFFFFFFFFF7FFFE00000003FFFFFFFE0000000FFFFFFFFFFFEFFFFC00000003FFFFFFFF0000000FFFFFBFFFFFDFFFFC00000005FFFFFFFF0000000FFFFFDFFFFFBFFFFF80000007FFFFFFFF0000001FFFFFEFFFFF7FFFFF8000002FFFFFFFFF8000001FFFFFF7FFFEFFFFFFF000003FFFFFFFFF8000001FFFFFFBFFFFFFFFFFF40001FFFFFFFFFF8000003FFFFFFDFFFFFFFFFFFC0001FFFFFFFFFFC000003FFFFFFEFFFFFFFFFFFE800FFFFFFFFFFFC000003FFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "FFFFFFFFFFFFFFF800FFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFBFFF7FFFFFFFF7FFFFFFFFC0005FFFFFE00000007FFF000000001FFFFFFFFE80001FFFFFF7FFFFFFFFFF800000000FFFFFFFFE000003FFFFFEFFFFFFFFFFE00000003FFFFFFFF0000002FFFFFF7FFFFFFFFFC00000007FFFFFFFF0000000FFFFFFBFFFFFFFFFE00000003FFFFFFFC00000007FFFFFDFFFFFFFFFF8000000FFFFFFFFC00000007FFFFFCFFFFFFFFFF0000001FFFFFFFFC00000007FFFFFE7FFFFFFFFFC000000FFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "FFFFC00000007FFFFFF7FFFFFFFFFE000003FFFFFFFFC00000007FFFFFFAFFFFFFFFFC000007FFFFFFFFC00000007FFFFFFF7FFFFFFFFF000003FFFFFFFFC00000007FFFFFFFBFFFFFFFFF80000FFFFFFFFFC00000007FFFFFFFDFFFFFFFFF00001FFFFFFFFFC00000007FFFFFFFCFFFFFFFFFC0000FFFFFFFFFC00000007FFFFFFFE7FFFFFFFFE0003FFFFFFFFFC00000007FFFFFFFF7FFFFFFFFC0007FFFFFFFFFC00000007FFFFFFFFAFFFFFFFFF0003FFFFFFFFFC00000007FFFFFFFFF7FFFFFFFF800FFFFFFFFFFC00000007FFFFFFFFFBFFFFFFFF001FFFFFFFFFFC00000007FFFFFFFFFDFFFFFFFFC00FFFFFFFFFFC00000007FFFFFFFFFCFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "01FFFFFFFFFFC00000007FFFFFFFFFF03FFFFFFE03FFFFFFFFFFF0000000FFFFFFFFFFF83FFFFFFE07FFFFFFFFFFF8000003FFFFFFFFFFFC3FFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFE3FFFFFFF8FFFFFFFFFFFFF00001FFFFFFFFFFFFF3FFFFFFF9FFFFFFFFFFFFFC0003FFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE03FFFFFFE00000003FFFFFFFF7FFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFFFFF7FF80001FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF00000FFFFFE00000003FFFFFFFDFFFFFFFFFEFFE000003FFFFE00000003FFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "FC000001FFFFE00000003FFFFFFFBFFFFFFFFFDFF8000001FFFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFE00000003FFFFFFF7FFFFFFFFFBFF00000007FFFE00000003FFFFFFFFFFFFFFFFF7FE00000007FFFE00000003FFFFFFEFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFEFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFFBFFFFFFFFFDFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFF7FFFFFFFFFBFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFEFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "FFFFEFFFE00000007FFFE00000003FFFFFDFFFFFFFFFFFFFF00000007FFFE00000003FFFFFFFFFFFFFFFDFFFF0000000FFFFE00000003FFFFFFFFFFFFFFFFFFFF8000001FFFFE00000003FFFFF7FFFFFFFFFBFFFFC000001FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000003FFFFE00000003FFFFEFFFFFFFFFF7FFFFF00000FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF80001FFFFFE00000003FFFFDFFFFFFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFDFFFFFFFE03FFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 6;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 6;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "FFFFF00000007FFFFFFFFFFFFFFFFFFFE00000007FFFE00000007FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFC00000001FFFFFFFFFFFFFFFFFFFF8000001FFFFC00000001FFFFFFFFFFFFFFFFFFFFC000003FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000007FFFFF0000000FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFC000001FFFFFFFFFFFFFFFFFFFFFF80001FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "FFF000FFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFE00000007FFF800000000FFFFFFFFF80003FFFFFF00000003FFF800000000FFFFFFFFF00000FFFFFF80000003FFFC00000001FFFFFFFFC000007FFFFFC0000003FFFC00000001FFFFFFFF8000001FFFFFE0000003FFFE00000003FFFFFFFE00000007FFFFF0000003FFFF00000007FFFFFFFC00000003FFFFF8000003FFFF00000007FFFFFFFC00000003FFFFFE000003FFFF8000000FFFFFFFFC00000003FFFFFF000003FFFF8000001FFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "FFFFC00000003FFFFFF800003FFFFC000001FFFFFFFFC00000003FFFFFFC00003FFFFE000003FFFFFFFFC00000003FFFFFFE00003FFFFE000007FFFFFFFFC00000003FFFFFFF00003FFFFF000007FFFFFFFFC00000003FFFFFFF80003FFFFF80000FFFFFFFFFC00000003FFFFFFFE0003FFFFF80001FFFFFFFFFC00000003FFFFFFFF0003FFFFFC0001FFFFFFFFFC00000003FFFFFFFF8003FFFFFE0003FFFFFFFFFC00000003FFFFFFFFC003FFFFFE0007FFFFFFFFFC00000003FFFFFFFFE003FFFFFF0007FFFFFFFFFC00000003FFFFFFFFF003FFFFFF800FFFFFFFFFFC00000003FFFFFFFFF803FFFFFF801FFFFFFFFFFC00000003FFFFFFFFFE03FFFFFFC";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 7;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 7;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode364w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode404w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode404w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,\data_manager_inst|R_ADDR[6]~10_combout ,
\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 12;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 2;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 4095;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 12;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 2;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 4095;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFFFFFFFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAABFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAABFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFAAAAAAAAFFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAABFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001F";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N18
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h20252A2F70757A7F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N57
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~3_combout ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4 .lut_mask = 64'h5555FFFF5557FFFF;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N20
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N26
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N42
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h02520757A2F2A7F7;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N44
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "FFFFFFFFFFFFDFFFFFFFBFFFFFFFFFE83FFFFFFFFDFFFFFFFFFFEFFFFFFE7FFFFFFFFFF83FFFFFFFFBFFFFFFFFFFF7FFFFFDFFFFFFFFFFFD3FFFFFFE77FFFFFFFFFFFFFFFFF3FFFFFFFFFFFCBFFFFFFF77FFFFFFFFFFFEFFFFDFFFFFFFFFFFFE3FFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD0EFFFFFFD00000005FFFFFFFFFFFFFFFFFFBFFF79FFFFFFFDFFFFFFFFFFFFFFFFC0000000017FF7000DFFFFFDFFFFFFFFFFFFFFFF8000000003FFF400037FFFFDFFFFFFFFFFFFFFFF8000000003FFD00000FFFFFDFFFFFFFFFFFFFFFF0000000004F";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "FA000007FFFFDFFFFFFFFFFFFFFFA0000000005FFC000002FFFFDFFFFFFFFFFFFFFF2000000000FFF40000017FFFDFFFFFFFFFFFFFFFC000000000FFE8000001FFFFDFFFFFFFFFFFFFFF40000000017FE80000003FFFDFFFFFFFFFFFFFFE80000000037FF0000000BFFFDFFFFFFFFFFFFFFD0000000003FFD0000000FFFFDFFFFFFFFFFFFFFF0000000005FFF0000000BFFFDFFFFFFFFFFFFFFE0000000005FFF00000003FFFDFFFFFFFFFFFFFF20000000009FFF00000003FFFDFFFFFFFFFFFFFF4000000000FFFF0000000BFFFDFFFFFFFFFFFFFE4000000001FFFD0000000FFFFDFFFFFFFFFFFFFF80000000017FFF0000000BFFFDFFFFFFFFFFFFFF80000";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "00002FFFE80000003FFFDFFFFFFFFFFFFFD0000000005FFFE8000001FFFFDFFFFFFFFFFFFFA0000000007FFFF40000007FFFDFFFFFFFFFFFFFE0000000009FFFFC000002FFFFDFFFFFFFFFFFFF6000000000BFFFFA000007FFFFDFFFFFFFFFFFFE4000000001BFFFFD00000FFFFFDFFFFFFFFFFFFF8000000001FFFFFF400037FFFFDFFFFFFFFFFFFE8000000003FFFFFF7000DFFFFFDFFFFFFFFFFFFDFFFFFFFFFEFFFFFFD78EFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50EFFFFFFD00000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 4;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 4;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFC00000007FFFF0000000FFFFFFFFFFFFBFFFFFFFE00000003FFFC00000007FFFDFFFFFFFBFFFFFFFC00000007FFFD00000003FFFDFFFFFFFDFFFFFFFE0000000FFFFE0000000FFFFDFFFFFFFFFFFFFFFF00000007FFFF0000001FFFFBFFFFFFFDFFFFFFFE0000000FFFFFC000003FFFFDFFFFFFFBFFFFFFFF0000001FFFFFE000003FFFFE7FFFFFF7FFFFFFFF8000000FFFFFF000007FFFFFBFFFFFDFFFFFFFFF0000001FFFFFF00000FFFFFFDFFFFFBFFFFFFFFF8000003FFFFFF80003FFFFFFFBFFFE7FFFFFFFFFC000001FFFFFFC0007FFFFFFFDFFFDFFFFFFFFFF8000003FFFFFFE000FFFFFFFFF7FFBFFFFFFFFFFC000007FFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "FFF801FFFFFFFFFBFFFFFFFFFFFFFE000003FFFFFFFC00FFFFFFFFFCFFFFFFFFFFFFFC000007FFFFFFFE01FFFFFFFFFF6FFFFFFFFFFFFFFFFFF7FFFFFFFC03FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFBFFFFFFFFFFFE7FFFFFFFF7FFFF7FFFFF80000003FFFBFFFFFFFFFFFFFFFF9FFFFFBFFFFF90000003FFFDFFFFFFFFFFFFFFFF7FFFFFDFFFFFC8000003FFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFC000003FFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000003FFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFD000003FFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFE800003FFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "FFFFBFFFFFFFFFFFFFF800003FFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD00003FFFFFFFFFF9FFFFFFFFBFFFFFFFFFFFFFFC80003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFE0003FFFFFFFFFE7FFFFFFFFBFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE8003FFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8003FFFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC803FFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFEC03FFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFFFFFE03FFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFD03FFFFFF9";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N0
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h02520757A2F2A7F7;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N2
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h00275527AA27FF27;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N32
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode356w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode395w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode395w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 2;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 2;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "7FFFE7FFFFFF7FFFFFFFDFFFFFFF3FFFF7FFFFFFBFFFEFFFFFFFBFFFFFFFEFFFFFFF3FFFCFFFFFFF7FFFDFFFFFFF9FFFFFFFEFFFFFFEFFFFCFFFFFFF3FFFEFFFFFFFFFFFFFFFF7FFFFFE7FFFE7FFFFFFFFFF9FFFFFFFBFFFFFFFF7FFFFFE7FFFF3FFFFFFFFFF9FFFFFFF8FFFFFFFF7FFFFFF7FFFFFFFFFF9FFFFA7FFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE3FFFFFF7FFFFFFFF3FFFFFCFFFFFE7FFFEFFFFFF4FFFFFBFFFFFFFFFBFFFFFBFFFFFFBFFFC7FFFFFF7FFFFBFFFFFFFFFFFFFFF9FFFFFF9FFFBFFFFFFF9FFFDFFFFFFFFFFDFFFFF9FFFFFFEFFF3FFFFFFF9FFF2FFFFFFFFFFDFFFFFFFFFFFFC7FEFFFFFFFFFBFE3FFFFFFFFFFEFFFFF7FFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "FFEFFE7FFFFFFFF8FBFFFFFFFFFFFCFFFFF3FFFFFFFDFFFFFFFFFFFF79FFFFFFFFFFFD00000BFFFFFFFBF9FFFFFFFFFEDFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003BFFFFFDFFFFFFF9FFF3FFFFFFFE7FFFFFFFF5000BFFFFFDFFFFFFFBFFF800000001FFFFFFFFFC00047FFFFF00000007FFFDFFFFFFFCFFFFFFFFE000017FFFFFB0000007FFFDFFFFFFFBFFFFFFFE6000009FFFFFD8000007FFFFFFFFFFFDFFFFFFFF8000003BFFFFE4000007FFFE7FFFFFFBFFFFFFFF00000007FFFFFA000007FFFFFFFFFFE7FFFFFFF80000000BFFFFFB000007FFFFFFFFFFF7FFFFFFF80000000BFFFFFF800007FFFFDFFFFFDFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "FFFF80000000BFFFFFF800007FFFFFFFFFFBFFFFFFFF80000000BFFFFFFF00007FFFFCFFFFFBFFFFFFFF80000000BFFFFFFC80007FFFFF7FFFF3FFFFFFFF80000000BFFFFFFE40007FFFFE7FFFEFFFFFFFFF80000000BFFFFFFFA0007FFFFF3FFFEFFFFFFFFF80000000BFFFFFFF90007FFFFF9FFFCFFFFFFFFF80000000BFFFFFFFE8007FFFFF9FFF9FFFFFFFFF80000000BFFFFFFFF8007FFFFFEFFF9FFFFFFFFF80000000BFFFFFFFFF007FFFFFF7FF3FFFFFFFFF80000000BFFFFFFFFE807FFFFFFFFEFFFFFFFFFF80000000BFFFFFFFFF407FFFFFF3FEFFFFFFFFFF80000000BFFFFFFFFFE07FFFFFFDFDFFFFFFFFFFA0000000BFFFFFFFFF907FFFFFFD";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N12
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N14
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode381w [2]),
	.ena1(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode381w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\data_manager_inst|R_ADDR[12]~21_combout ,\data_manager_inst|R_ADDR[11]~25_combout ,\data_manager_inst|R_ADDR[10]~29_combout ,\data_manager_inst|R_ADDR[9]~33_combout ,\data_manager_inst|R_ADDR[8]~14_combout ,\data_manager_inst|R_ADDR[7]~12_combout ,
\data_manager_inst|R_ADDR[6]~10_combout ,\data_manager_inst|R_ADDR[5]~37_combout ,\data_manager_inst|R_ADDR[4]~8_combout ,\data_manager_inst|R_ADDR[3]~7_combout ,\data_manager_inst|R_ADDR[2]~6_combout ,\data_manager_inst|R_ADDR[1]~5_combout ,
\data_manager_inst|R_ADDR[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "ExemploPBL.mif";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "ROMInit:ROMInit_inst|altsyncram:altsyncram_component|altsyncram_f1i1:auto_generated|altsyncram_oij2:altsyncram1|ALTSYNCRAM";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "clock0";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 19200;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 8;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "FCFFFFFFFFFFA7FFFFFE7FFFFFFFFFDBDFFFFFFFF7FFFFFFFFFFF7FFFFF87FFFFFFFFFF9DFFFFFFDF3FFFFFFFFFFFEFFFFF5FFFFFFFFFFFDDFFFFFFE3BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCDFFFFFFF9FFFFFFFFFFFFFBFFF0FFFFFFFFFFFFF9FFFFFFFCFFFFFFFFFFFFFB7FADFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000005FFFE9FFFFFFFFFFFFFFFFFFFFFFFF80000000019FFF2357FFFFFDFFFFFFFDFFFFFFFF40000000003FFA5991FFFFFCFFFFFFFFFFFFFFFE40000000007FFC000BFFFFFCFFFFFFFBFFFFFFFD8000000003FFC000037FFFFCFFFFFFFBFFFFFFFF8000000001FFC000003FFFFCFFFFFFFBFFFFFFFB0000000001F";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "FC000007FFFFCFFFFFFFBFFFFFFF80000000003FFC000001FFFFCFFFFFFFBFFFFFFFA0000000001FE4000001FFFFCFFFFFFFBFFFFFFF0000000000BFF80000017FFFCFFFFFFFBFFFFFFF4000000001FFD8000000BFFFCFFFFFFFBFFFFFFD00000000027FD00000003FFFCFFFFFFFBFFFFFFE0000000001FFE00000009FFFCFFFFFFFBFFFFFF90000000004FFA0000000BFFFCFFFFFFFBFFFFFFA0000000001FFB00000001FFFCFFFFFFFBFFFFFF0000000000BFF900000001FFFCFFFFFFFBFFFFFFC000000000FFFC0000000BFFFCFFFFFFFBFFFFFE4000000001FFFE00000007FFFCFFFFFFFBFFFFFE0000000001FFFD00000003FFFCFFFFFFFBFFFFFD80000";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "00002FFFC8000000FFFFCFFFFFFFBFFFFF80000000005FFFF00000013FFFCFFFFFFFBFFFFFE0000000002FFFFC000000FFFFCFFFFFFFBFFFFFC000000000BFFFF4000001FFFFCFFFFFFFBFFFFFE000000000BFFFF8000005FFFFCFFFFFFFBFFFFE40000000003FFFFE000005FFFFCFFFFFFFBFFFFE0000000001FFFFFE00003BFFFFCFFFFFFFBFFFFF8000000002FFFFFFA000BFFFFFCFFFFFFFBFFFFA0000000006FFFFFFC98A9FFFFFCFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFB657FFFFFCFFFFFFF9FFFF80000000003FFFFFFFF9FFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N56
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~0_combout ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h110511AFBB05BBAF;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N38
dffeas \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h407F0F0F003F0F0F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h0505050527272727;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .lut_mask = 64'h0505050537053705;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h3300130033003600;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h00008AAA000AAAA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hAAA2AAAA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h2828282828282828;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h0A0A0A0A0AA00AA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h7788778800770077;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h8000800080AA80AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 .lut_mask = 64'h005500553F7F3F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h0000C8003232FA32;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0000C0803322F3A2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h2000200000F700F7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h020202028A8A8A8A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h040000008C000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h330F330F330F330F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hF3E2FFAA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h0000000000FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .lut_mask = 64'h005500550F5F0F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hDDDDDDDD77777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hD57FD57FD57FD57F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h9F3F9F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h95555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0050005000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0010001000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h6A806A8060EA60EA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h680468048AC88AC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h082E082E04000400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .lut_mask = 64'h000F000F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h842084200C840C84;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h01450145ABEFABEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0404040404040404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h3000300033003300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h70F070F000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h0303030303070307;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 64'hFFFF1050FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0033003300FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N18
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0 (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout  = ( !\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 
// [3] & \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0 .lut_mask = 64'h0004000000000000;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode343w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \data_manager_inst|R_ADDR[14]~19 (
// Equation(s):
// \data_manager_inst|R_ADDR[14]~19_combout  = ( \data_manager_inst|R_ADDR[14]~0_combout  ) # ( !\data_manager_inst|R_ADDR[14]~0_combout  & ( \data_manager_inst|R_ADDR[14]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|R_ADDR[14]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|R_ADDR[14]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[14]~19 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[14]~19 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \data_manager_inst|R_ADDR[14]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N56
dffeas \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|R_ADDR[14]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N22
dffeas \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \data_manager_inst|R_ADDR[13]~20 (
// Equation(s):
// \data_manager_inst|R_ADDR[13]~20_combout  = (\data_manager_inst|R_ADDR[13]~3_combout ) # (\data_manager_inst|R_ADDR[13]~2_combout )

	.dataa(gnd),
	.datab(!\data_manager_inst|R_ADDR[13]~2_combout ),
	.datac(!\data_manager_inst|R_ADDR[13]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|R_ADDR[13]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|R_ADDR[13]~20 .extended_lut = "off";
defparam \data_manager_inst|R_ADDR[13]~20 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \data_manager_inst|R_ADDR[13]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N2
dffeas \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|R_ADDR[13]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N40
dffeas \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2 (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]) # 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ) ) ) ) # ( !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]) ) ) ) # ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( 
// !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) # (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ))) ) ) ) # ( !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( 
// !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) # (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// ((\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ))) ) ) )

	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datab(gnd),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2 .lut_mask = 64'h550F550F000FFF0F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \data_manager_inst|ba_inst|Decoder0~2 (
// Equation(s):
// \data_manager_inst|ba_inst|Decoder0~2_combout  = ( !\data_manager_inst|ba_inst|fetch_counter [0] & ( (\zoom_controller_inst|ALGORITHM [1] & (\zoom_controller_inst|ALGORITHM [0] & (\data_manager_inst|state.S_FETCH~q  & 
// \data_manager_inst|ba_inst|fetch_counter [1]))) ) )

	.dataa(!\zoom_controller_inst|ALGORITHM [1]),
	.datab(!\zoom_controller_inst|ALGORITHM [0]),
	.datac(!\data_manager_inst|state.S_FETCH~q ),
	.datad(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datae(!\data_manager_inst|ba_inst|fetch_counter [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|ba_inst|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Decoder0~2 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Decoder0~2 .lut_mask = 64'h0001000000010000;
defparam \data_manager_inst|ba_inst|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N43
dffeas \data_manager_inst|ba_inst|p_c_reg[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_c_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_c_reg[2] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_c_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \data_manager_inst|ba_inst|p_b_reg[2]~feeder (
// Equation(s):
// \data_manager_inst|ba_inst|p_b_reg[2]~feeder_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|ba_inst|p_b_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_b_reg[2]~feeder .extended_lut = "off";
defparam \data_manager_inst|ba_inst|p_b_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_manager_inst|ba_inst|p_b_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \data_manager_inst|ba_inst|Decoder0~0 (
// Equation(s):
// \data_manager_inst|ba_inst|Decoder0~0_combout  = ( \zoom_controller_inst|ALGORITHM [0] & ( (!\data_manager_inst|ba_inst|fetch_counter [1] & (\zoom_controller_inst|ALGORITHM [1] & (\data_manager_inst|state.S_FETCH~q  & 
// \data_manager_inst|ba_inst|fetch_counter [0]))) ) )

	.dataa(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datab(!\zoom_controller_inst|ALGORITHM [1]),
	.datac(!\data_manager_inst|state.S_FETCH~q ),
	.datad(!\data_manager_inst|ba_inst|fetch_counter [0]),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|ALGORITHM [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|ba_inst|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Decoder0~0 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Decoder0~0 .lut_mask = 64'h0000000000020002;
defparam \data_manager_inst|ba_inst|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N19
dffeas \data_manager_inst|ba_inst|p_b_reg[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|ba_inst|p_b_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|ba_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_b_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_b_reg[2] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_b_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \data_manager_inst|ba_inst|Decoder0~1 (
// Equation(s):
// \data_manager_inst|ba_inst|Decoder0~1_combout  = ( \zoom_controller_inst|ALGORITHM [0] & ( (\data_manager_inst|state.S_FETCH~q  & (!\data_manager_inst|ba_inst|fetch_counter [1] & (\zoom_controller_inst|ALGORITHM [1] & 
// !\data_manager_inst|ba_inst|fetch_counter [0]))) ) )

	.dataa(!\data_manager_inst|state.S_FETCH~q ),
	.datab(!\data_manager_inst|ba_inst|fetch_counter [1]),
	.datac(!\zoom_controller_inst|ALGORITHM [1]),
	.datad(!\data_manager_inst|ba_inst|fetch_counter [0]),
	.datae(!\zoom_controller_inst|ALGORITHM [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|ba_inst|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Decoder0~1 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Decoder0~1 .lut_mask = 64'h0000040000000400;
defparam \data_manager_inst|ba_inst|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N8
dffeas \data_manager_inst|ba_inst|p_a_reg[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_a_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_a_reg[2] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_a_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N9
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1 (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & ( 
// (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout )) # 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))) # (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 
// )))) ) ) # ( !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & ( (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ))) # 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 )))) ) )

	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 ),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N25
dffeas \data_manager_inst|ba_inst|p_c_reg[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_c_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_c_reg[1] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_c_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N47
dffeas \data_manager_inst|ba_inst|p_b_reg[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_b_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_b_reg[1] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_b_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N5
dffeas \data_manager_inst|ba_inst|p_a_reg[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_a_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_a_reg[1] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_a_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0 (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  ) ) ) # ( 
// !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ( 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  ) ) ) # ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( 
// !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  ) ) ) # ( 
// !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ( 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  ) ) )

	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datab(gnd),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0 .lut_mask = 64'h555500FF0F0F0F0F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N50
dffeas \data_manager_inst|ba_inst|p_b_reg[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_b_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_b_reg[0] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_b_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N35
dffeas \data_manager_inst|ba_inst|p_d_reg[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|FETCH_DONE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_d_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_d_reg[0] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_d_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N2
dffeas \data_manager_inst|ba_inst|p_a_reg[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_a_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_a_reg[0] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_a_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~77 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~77_sumout  = SUM(( !\data_manager_inst|ba_inst|p_b_reg [0] $ (!\data_manager_inst|ba_inst|p_d_reg [0] $ (\data_manager_inst|ba_inst|p_a_reg [0])) ) + ( !VCC ) + ( !VCC ))
// \data_manager_inst|ba_inst|Add6~78  = CARRY(( !\data_manager_inst|ba_inst|p_b_reg [0] $ (!\data_manager_inst|ba_inst|p_d_reg [0] $ (\data_manager_inst|ba_inst|p_a_reg [0])) ) + ( !VCC ) + ( !VCC ))
// \data_manager_inst|ba_inst|Add6~79  = SHARE((!\data_manager_inst|ba_inst|p_b_reg [0] & (\data_manager_inst|ba_inst|p_d_reg [0] & \data_manager_inst|ba_inst|p_a_reg [0])) # (\data_manager_inst|ba_inst|p_b_reg [0] & ((\data_manager_inst|ba_inst|p_a_reg [0]) 
// # (\data_manager_inst|ba_inst|p_d_reg [0]))))

	.dataa(!\data_manager_inst|ba_inst|p_b_reg [0]),
	.datab(gnd),
	.datac(!\data_manager_inst|ba_inst|p_d_reg [0]),
	.datad(!\data_manager_inst|ba_inst|p_a_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~77_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~78 ),
	.shareout(\data_manager_inst|ba_inst|Add6~79 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~77 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~77 .lut_mask = 64'h0000055F00005AA5;
defparam \data_manager_inst|ba_inst|Add6~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~69 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~69_sumout  = SUM(( !\data_manager_inst|ba_inst|p_c_reg [1] $ (!\data_manager_inst|ba_inst|p_b_reg [1] $ (\data_manager_inst|ba_inst|p_a_reg [1])) ) + ( \data_manager_inst|ba_inst|Add6~79  ) + ( 
// \data_manager_inst|ba_inst|Add6~78  ))
// \data_manager_inst|ba_inst|Add6~70  = CARRY(( !\data_manager_inst|ba_inst|p_c_reg [1] $ (!\data_manager_inst|ba_inst|p_b_reg [1] $ (\data_manager_inst|ba_inst|p_a_reg [1])) ) + ( \data_manager_inst|ba_inst|Add6~79  ) + ( \data_manager_inst|ba_inst|Add6~78 
//  ))
// \data_manager_inst|ba_inst|Add6~71  = SHARE((!\data_manager_inst|ba_inst|p_c_reg [1] & (\data_manager_inst|ba_inst|p_b_reg [1] & \data_manager_inst|ba_inst|p_a_reg [1])) # (\data_manager_inst|ba_inst|p_c_reg [1] & ((\data_manager_inst|ba_inst|p_a_reg [1]) 
// # (\data_manager_inst|ba_inst|p_b_reg [1]))))

	.dataa(gnd),
	.datab(!\data_manager_inst|ba_inst|p_c_reg [1]),
	.datac(!\data_manager_inst|ba_inst|p_b_reg [1]),
	.datad(!\data_manager_inst|ba_inst|p_a_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~78 ),
	.sharein(\data_manager_inst|ba_inst|Add6~79 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~69_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~70 ),
	.shareout(\data_manager_inst|ba_inst|Add6~71 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~69 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~69 .lut_mask = 64'h0000033F00003CC3;
defparam \data_manager_inst|ba_inst|Add6~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~33 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~33_sumout  = SUM(( !\data_manager_inst|ba_inst|p_c_reg [2] $ (!\data_manager_inst|ba_inst|p_b_reg [2] $ (\data_manager_inst|ba_inst|p_a_reg [2])) ) + ( \data_manager_inst|ba_inst|Add6~71  ) + ( 
// \data_manager_inst|ba_inst|Add6~70  ))
// \data_manager_inst|ba_inst|Add6~34  = CARRY(( !\data_manager_inst|ba_inst|p_c_reg [2] $ (!\data_manager_inst|ba_inst|p_b_reg [2] $ (\data_manager_inst|ba_inst|p_a_reg [2])) ) + ( \data_manager_inst|ba_inst|Add6~71  ) + ( \data_manager_inst|ba_inst|Add6~70 
//  ))
// \data_manager_inst|ba_inst|Add6~35  = SHARE((!\data_manager_inst|ba_inst|p_c_reg [2] & (\data_manager_inst|ba_inst|p_b_reg [2] & \data_manager_inst|ba_inst|p_a_reg [2])) # (\data_manager_inst|ba_inst|p_c_reg [2] & ((\data_manager_inst|ba_inst|p_a_reg [2]) 
// # (\data_manager_inst|ba_inst|p_b_reg [2]))))

	.dataa(gnd),
	.datab(!\data_manager_inst|ba_inst|p_c_reg [2]),
	.datac(!\data_manager_inst|ba_inst|p_b_reg [2]),
	.datad(!\data_manager_inst|ba_inst|p_a_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~70 ),
	.sharein(\data_manager_inst|ba_inst|Add6~71 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~33_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~34 ),
	.shareout(\data_manager_inst|ba_inst|Add6~35 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~33 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~33 .lut_mask = 64'h0000033F00003CC3;
defparam \data_manager_inst|ba_inst|Add6~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N6
cyclonev_lcell_comb \data_manager_inst|ba_inst|p_d_reg[2]~feeder (
// Equation(s):
// \data_manager_inst|ba_inst|p_d_reg[2]~feeder_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|ba_inst|p_d_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_d_reg[2]~feeder .extended_lut = "off";
defparam \data_manager_inst|ba_inst|p_d_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_manager_inst|ba_inst|p_d_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N8
dffeas \data_manager_inst|ba_inst|p_d_reg[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|ba_inst|p_d_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|ba_inst|FETCH_DONE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_d_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_d_reg[2] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_d_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N39
cyclonev_lcell_comb \data_manager_inst|ba_inst|p_d_reg[1]~feeder (
// Equation(s):
// \data_manager_inst|ba_inst|p_d_reg[1]~feeder_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|ba_inst|p_d_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_d_reg[1]~feeder .extended_lut = "off";
defparam \data_manager_inst|ba_inst|p_d_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_manager_inst|ba_inst|p_d_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N40
dffeas \data_manager_inst|ba_inst|p_d_reg[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|ba_inst|p_d_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|ba_inst|FETCH_DONE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_d_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_d_reg[1] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_d_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N19
dffeas \data_manager_inst|ba_inst|p_c_reg[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_c_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_c_reg[0] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_c_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~74 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~74_cout  = CARRY(( \data_manager_inst|ba_inst|Add6~77_sumout  ) + ( \data_manager_inst|ba_inst|p_c_reg [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\data_manager_inst|ba_inst|p_c_reg [0]),
	.datac(!\data_manager_inst|ba_inst|Add6~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\data_manager_inst|ba_inst|Add6~74_cout ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~74 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~74 .lut_mask = 64'h0000CCCC00000F0F;
defparam \data_manager_inst|ba_inst|Add6~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~38 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~38_cout  = CARRY(( \data_manager_inst|ba_inst|Add6~69_sumout  ) + ( \data_manager_inst|ba_inst|p_d_reg [1] ) + ( \data_manager_inst|ba_inst|Add6~74_cout  ))

	.dataa(!\data_manager_inst|ba_inst|Add6~69_sumout ),
	.datab(gnd),
	.datac(!\data_manager_inst|ba_inst|p_d_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\data_manager_inst|ba_inst|Add6~38_cout ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~38 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~38 .lut_mask = 64'h0000F0F000005555;
defparam \data_manager_inst|ba_inst|Add6~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~1 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~1_sumout  = SUM(( \data_manager_inst|ba_inst|Add6~33_sumout  ) + ( \data_manager_inst|ba_inst|p_d_reg [2] ) + ( \data_manager_inst|ba_inst|Add6~38_cout  ))
// \data_manager_inst|ba_inst|Add6~2  = CARRY(( \data_manager_inst|ba_inst|Add6~33_sumout  ) + ( \data_manager_inst|ba_inst|p_d_reg [2] ) + ( \data_manager_inst|ba_inst|Add6~38_cout  ))

	.dataa(gnd),
	.datab(!\data_manager_inst|ba_inst|Add6~33_sumout ),
	.datac(!\data_manager_inst|ba_inst|p_d_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~1_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~1 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~1 .lut_mask = 64'h0000F0F000003333;
defparam \data_manager_inst|ba_inst|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \data_manager_inst|PIXEL_OUT[0]~0 (
// Equation(s):
// \data_manager_inst|PIXEL_OUT[0]~0_combout  = ( \data_manager_inst|state.S_WRITE~q  & ( (!\display_inst|Decoder0~1_combout  & ((\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout ))) # 
// (\display_inst|Decoder0~1_combout  & (\data_manager_inst|ba_inst|Add6~1_sumout )) ) )

	.dataa(!\data_manager_inst|ba_inst|Add6~1_sumout ),
	.datab(!\display_inst|Decoder0~1_combout ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|state.S_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|PIXEL_OUT[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|PIXEL_OUT[0]~0 .extended_lut = "off";
defparam \data_manager_inst|PIXEL_OUT[0]~0 .lut_mask = 64'h000000001D1D1D1D;
defparam \data_manager_inst|PIXEL_OUT[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \data_manager_inst|W_ADDR[0]~0 (
// Equation(s):
// \data_manager_inst|W_ADDR[0]~0_combout  = ( \data_manager_inst|state.S_WRITE~q  & ( \data_manager_inst|Add2~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\data_manager_inst|state.S_WRITE~q ),
	.dataf(!\data_manager_inst|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|W_ADDR[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|W_ADDR[0]~0 .extended_lut = "off";
defparam \data_manager_inst|W_ADDR[0]~0 .lut_mask = 64'h000000000000FFFF;
defparam \data_manager_inst|W_ADDR[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N57
cyclonev_lcell_comb \data_manager_inst|W_ADDR[1]~1 (
// Equation(s):
// \data_manager_inst|W_ADDR[1]~1_combout  = (\data_manager_inst|state.S_WRITE~q  & \data_manager_inst|Add2~21_sumout )

	.dataa(gnd),
	.datab(!\data_manager_inst|state.S_WRITE~q ),
	.datac(gnd),
	.datad(!\data_manager_inst|Add2~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|W_ADDR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|W_ADDR[1]~1 .extended_lut = "off";
defparam \data_manager_inst|W_ADDR[1]~1 .lut_mask = 64'h0033003300330033;
defparam \data_manager_inst|W_ADDR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \data_manager_inst|W_ADDR[2]~2 (
// Equation(s):
// \data_manager_inst|W_ADDR[2]~2_combout  = ( \data_manager_inst|state.S_WRITE~q  & ( \data_manager_inst|Add2~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|Add2~25_sumout ),
	.datad(gnd),
	.datae(!\data_manager_inst|state.S_WRITE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|W_ADDR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|W_ADDR[2]~2 .extended_lut = "off";
defparam \data_manager_inst|W_ADDR[2]~2 .lut_mask = 64'h00000F0F00000F0F;
defparam \data_manager_inst|W_ADDR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \data_manager_inst|W_ADDR[3]~3 (
// Equation(s):
// \data_manager_inst|W_ADDR[3]~3_combout  = ( \data_manager_inst|state.S_WRITE~q  & ( \data_manager_inst|Add2~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\data_manager_inst|state.S_WRITE~q ),
	.dataf(!\data_manager_inst|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|W_ADDR[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|W_ADDR[3]~3 .extended_lut = "off";
defparam \data_manager_inst|W_ADDR[3]~3 .lut_mask = 64'h000000000000FFFF;
defparam \data_manager_inst|W_ADDR[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \data_manager_inst|W_ADDR[4]~4 (
// Equation(s):
// \data_manager_inst|W_ADDR[4]~4_combout  = ( \data_manager_inst|Add2~33_sumout  & ( \data_manager_inst|state.S_WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|state.S_WRITE~q ),
	.datad(gnd),
	.datae(!\data_manager_inst|Add2~33_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|W_ADDR[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|W_ADDR[4]~4 .extended_lut = "off";
defparam \data_manager_inst|W_ADDR[4]~4 .lut_mask = 64'h00000F0F00000F0F;
defparam \data_manager_inst|W_ADDR[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N39
cyclonev_lcell_comb \data_manager_inst|W_ADDR[5]~5 (
// Equation(s):
// \data_manager_inst|W_ADDR[5]~5_combout  = ( \data_manager_inst|Add2~37_sumout  & ( \data_manager_inst|state.S_WRITE~q  ) )

	.dataa(!\data_manager_inst|state.S_WRITE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|W_ADDR[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|W_ADDR[5]~5 .extended_lut = "off";
defparam \data_manager_inst|W_ADDR[5]~5 .lut_mask = 64'h0000000055555555;
defparam \data_manager_inst|W_ADDR[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \data_manager_inst|W_ADDR[6]~6 (
// Equation(s):
// \data_manager_inst|W_ADDR[6]~6_combout  = ( \data_manager_inst|Add2~41_sumout  & ( \data_manager_inst|state.S_WRITE~q  ) )

	.dataa(!\data_manager_inst|state.S_WRITE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|W_ADDR[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|W_ADDR[6]~6 .extended_lut = "off";
defparam \data_manager_inst|W_ADDR[6]~6 .lut_mask = 64'h0000000055555555;
defparam \data_manager_inst|W_ADDR[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \data_manager_inst|W_ADDR[7]~7 (
// Equation(s):
// \data_manager_inst|W_ADDR[7]~7_combout  = (\data_manager_inst|state.S_WRITE~q  & \data_manager_inst|Add2~45_sumout )

	.dataa(!\data_manager_inst|state.S_WRITE~q ),
	.datab(gnd),
	.datac(!\data_manager_inst|Add2~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|W_ADDR[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|W_ADDR[7]~7 .extended_lut = "off";
defparam \data_manager_inst|W_ADDR[7]~7 .lut_mask = 64'h0505050505050505;
defparam \data_manager_inst|W_ADDR[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N45
cyclonev_lcell_comb \data_manager_inst|W_ADDR[8]~8 (
// Equation(s):
// \data_manager_inst|W_ADDR[8]~8_combout  = ( \data_manager_inst|Add2~49_sumout  & ( \data_manager_inst|state.S_WRITE~q  ) )

	.dataa(!\data_manager_inst|state.S_WRITE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|W_ADDR[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|W_ADDR[8]~8 .extended_lut = "off";
defparam \data_manager_inst|W_ADDR[8]~8 .lut_mask = 64'h0000000055555555;
defparam \data_manager_inst|W_ADDR[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N57
cyclonev_lcell_comb \data_manager_inst|W_ADDR[9]~9 (
// Equation(s):
// \data_manager_inst|W_ADDR[9]~9_combout  = ( \data_manager_inst|Add2~53_sumout  & ( \data_manager_inst|state.S_WRITE~q  ) )

	.dataa(!\data_manager_inst|state.S_WRITE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\data_manager_inst|Add2~53_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|W_ADDR[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|W_ADDR[9]~9 .extended_lut = "off";
defparam \data_manager_inst|W_ADDR[9]~9 .lut_mask = 64'h0000555500005555;
defparam \data_manager_inst|W_ADDR[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N51
cyclonev_lcell_comb \data_manager_inst|W_ADDR[10]~10 (
// Equation(s):
// \data_manager_inst|W_ADDR[10]~10_combout  = ( \data_manager_inst|Add2~57_sumout  & ( \data_manager_inst|state.S_WRITE~q  ) )

	.dataa(!\data_manager_inst|state.S_WRITE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|W_ADDR[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|W_ADDR[10]~10 .extended_lut = "off";
defparam \data_manager_inst|W_ADDR[10]~10 .lut_mask = 64'h0000000055555555;
defparam \data_manager_inst|W_ADDR[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N3
cyclonev_lcell_comb \data_manager_inst|W_ADDR[11]~11 (
// Equation(s):
// \data_manager_inst|W_ADDR[11]~11_combout  = ( \data_manager_inst|Add2~61_sumout  & ( \data_manager_inst|state.S_WRITE~q  ) )

	.dataa(!\data_manager_inst|state.S_WRITE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\data_manager_inst|Add2~61_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|W_ADDR[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|W_ADDR[11]~11 .extended_lut = "off";
defparam \data_manager_inst|W_ADDR[11]~11 .lut_mask = 64'h0000555500005555;
defparam \data_manager_inst|W_ADDR[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N54
cyclonev_lcell_comb \data_manager_inst|W_ADDR[12]~12 (
// Equation(s):
// \data_manager_inst|W_ADDR[12]~12_combout  = (\data_manager_inst|state.S_WRITE~q  & \data_manager_inst|Add2~65_sumout )

	.dataa(gnd),
	.datab(!\data_manager_inst|state.S_WRITE~q ),
	.datac(!\data_manager_inst|Add2~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|W_ADDR[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|W_ADDR[12]~12 .extended_lut = "off";
defparam \data_manager_inst|W_ADDR[12]~12 .lut_mask = 64'h0303030303030303;
defparam \data_manager_inst|W_ADDR[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N15
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3] = ( \data_manager_inst|Add2~9_sumout  & ( (\data_manager_inst|Add2~13_sumout  & (\data_manager_inst|Add2~1_sumout  & (\data_manager_inst|state.S_WRITE~q  & 
// !\data_manager_inst|Add2~5_sumout ))) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|Add2~1_sumout ),
	.datac(!\data_manager_inst|state.S_WRITE~q ),
	.datad(!\data_manager_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w[3] .lut_mask = 64'h0000000001000100;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N27
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0_combout  = ( \vga_controller_inst|Add6~5_sumout  & ( !\vga_controller_inst|Add6~1_sumout  & ( (\vga_controller_inst|Add6~13_sumout  & 
// (!\vga_controller_inst|LessThan1~6_combout  & (\vga_controller_inst|CUR_COORD_STATE~9_combout  & \vga_controller_inst|Add6~9_sumout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~13_sumout ),
	.datab(!\vga_controller_inst|LessThan1~6_combout ),
	.datac(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datad(!\vga_controller_inst|Add6~9_sumout ),
	.datae(!\vga_controller_inst|Add6~5_sumout ),
	.dataf(!\vga_controller_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0 .lut_mask = 64'h0000000400000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N42
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3] = ( \data_manager_inst|state.S_WRITE~q  & ( (\data_manager_inst|Add2~13_sumout  & (!\data_manager_inst|Add2~1_sumout  & (\data_manager_inst|Add2~9_sumout  & 
// !\data_manager_inst|Add2~5_sumout ))) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|Add2~1_sumout ),
	.datac(!\data_manager_inst|Add2~9_sumout ),
	.datad(!\data_manager_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|state.S_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w[3] .lut_mask = 64'h0000000004000400;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N30
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0_combout  = ( !\vga_controller_inst|Add6~1_sumout  & ( \vga_controller_inst|Add6~5_sumout  & ( (!\vga_controller_inst|Add6~13_sumout  & 
// (!\vga_controller_inst|LessThan1~6_combout  & (\vga_controller_inst|Add6~9_sumout  & \vga_controller_inst|CUR_COORD_STATE~9_combout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~13_sumout ),
	.datab(!\vga_controller_inst|LessThan1~6_combout ),
	.datac(!\vga_controller_inst|Add6~9_sumout ),
	.datad(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datae(!\vga_controller_inst|Add6~1_sumout ),
	.dataf(!\vga_controller_inst|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0 .lut_mask = 64'h0000000000080000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N18
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3] = ( \data_manager_inst|state.S_WRITE~q  & ( (!\data_manager_inst|Add2~13_sumout  & (\data_manager_inst|Add2~1_sumout  & (\data_manager_inst|Add2~9_sumout  & 
// !\data_manager_inst|Add2~5_sumout ))) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|Add2~1_sumout ),
	.datac(!\data_manager_inst|Add2~9_sumout ),
	.datad(!\data_manager_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|state.S_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w[3] .lut_mask = 64'h0000000002000200;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0_combout  = ( !\vga_controller_inst|Add6~1_sumout  & ( \vga_controller_inst|Add6~13_sumout  & ( (\vga_controller_inst|Add6~5_sumout  & 
// (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (!\vga_controller_inst|Add6~9_sumout  & !\vga_controller_inst|LessThan1~6_combout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~5_sumout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datac(!\vga_controller_inst|Add6~9_sumout ),
	.datad(!\vga_controller_inst|LessThan1~6_combout ),
	.datae(!\vga_controller_inst|Add6~1_sumout ),
	.dataf(!\vga_controller_inst|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N18
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[15]~14 (
// Equation(s):
// \vga_controller_inst|R_ADDR[15]~14_combout  = ( \vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (!\vga_controller_inst|LessThan1~5_combout  & \vga_controller_inst|Add6~9_sumout )) ) ) # ( 
// !\vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~9_sumout  & ((!\vga_controller_inst|LessThan1~5_combout ) # (\vga_controller_inst|LessThan1~4_combout )))) ) )

	.dataa(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|Add6~9_sumout ),
	.datad(!\vga_controller_inst|LessThan1~4_combout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[15]~14 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[15]~14 .lut_mask = 64'h0405040504040404;
defparam \vga_controller_inst|R_ADDR[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N19
dffeas \RAMProc_inst|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\vga_controller_inst|R_ADDR[15]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMProc_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \RAMProc_inst|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N44
dffeas \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAMProc_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE .is_wysiwyg = "true";
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N48
cyclonev_lcell_comb \vga_module_inst|red_reg~3 (
// Equation(s):
// \vga_module_inst|red_reg~3_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112~portbdataout )) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80~portbdataout  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112~portbdataout )) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a112~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~3 .extended_lut = "off";
defparam \vga_module_inst|red_reg~3 .lut_mask = 64'h2222777705AF05AF;
defparam \vga_module_inst|red_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N27
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3] = ( !\data_manager_inst|Add2~9_sumout  & ( (\data_manager_inst|Add2~13_sumout  & (!\data_manager_inst|Add2~1_sumout  & (\data_manager_inst|state.S_WRITE~q  & 
// \data_manager_inst|Add2~5_sumout ))) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|Add2~1_sumout ),
	.datac(!\data_manager_inst|state.S_WRITE~q ),
	.datad(!\data_manager_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w[3] .lut_mask = 64'h0004000400000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N33
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0_combout  = ( !\vga_controller_inst|Add6~5_sumout  & ( \vga_controller_inst|Add6~1_sumout  & ( (!\vga_controller_inst|Add6~13_sumout  & 
// (!\vga_controller_inst|LessThan1~6_combout  & (\vga_controller_inst|CUR_COORD_STATE~9_combout  & \vga_controller_inst|Add6~9_sumout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~13_sumout ),
	.datab(!\vga_controller_inst|LessThan1~6_combout ),
	.datac(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datad(!\vga_controller_inst|Add6~9_sumout ),
	.datae(!\vga_controller_inst|Add6~5_sumout ),
	.dataf(!\vga_controller_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0 .lut_mask = 64'h0000000000080000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N21
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3] = ( !\data_manager_inst|Add2~9_sumout  & ( (!\data_manager_inst|Add2~13_sumout  & (\data_manager_inst|Add2~1_sumout  & (\data_manager_inst|state.S_WRITE~q  & 
// \data_manager_inst|Add2~5_sumout ))) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|Add2~1_sumout ),
	.datac(!\data_manager_inst|state.S_WRITE~q ),
	.datad(!\data_manager_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w[3] .lut_mask = 64'h0002000200000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N9
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0_combout  = ( !\vga_controller_inst|Add6~9_sumout  & ( \vga_controller_inst|Add6~1_sumout  & ( (\vga_controller_inst|Add6~13_sumout  & 
// (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (!\vga_controller_inst|LessThan1~6_combout  & !\vga_controller_inst|Add6~5_sumout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~13_sumout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datac(!\vga_controller_inst|LessThan1~6_combout ),
	.datad(!\vga_controller_inst|Add6~5_sumout ),
	.datae(!\vga_controller_inst|Add6~9_sumout ),
	.dataf(!\vga_controller_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N48
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3] = ( \data_manager_inst|state.S_WRITE~q  & ( (\data_manager_inst|Add2~13_sumout  & (\data_manager_inst|Add2~1_sumout  & (!\data_manager_inst|Add2~9_sumout  & 
// \data_manager_inst|Add2~5_sumout ))) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|Add2~1_sumout ),
	.datac(!\data_manager_inst|Add2~9_sumout ),
	.datad(!\data_manager_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|state.S_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w[3] .lut_mask = 64'h0000000000100010;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N24
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0_combout  = ( \vga_controller_inst|Add6~1_sumout  & ( !\vga_controller_inst|Add6~5_sumout  & ( (\vga_controller_inst|Add6~13_sumout  & 
// (!\vga_controller_inst|LessThan1~6_combout  & (\vga_controller_inst|Add6~9_sumout  & \vga_controller_inst|CUR_COORD_STATE~9_combout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~13_sumout ),
	.datab(!\vga_controller_inst|LessThan1~6_combout ),
	.datac(!\vga_controller_inst|Add6~9_sumout ),
	.datad(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datae(!\vga_controller_inst|Add6~1_sumout ),
	.dataf(!\vga_controller_inst|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0 .lut_mask = 64'h0000000400000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N3
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3] = ( !\data_manager_inst|Add2~9_sumout  & ( (!\data_manager_inst|Add2~13_sumout  & (!\data_manager_inst|Add2~1_sumout  & (\data_manager_inst|state.S_WRITE~q  & 
// \data_manager_inst|Add2~5_sumout ))) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|Add2~1_sumout ),
	.datac(!\data_manager_inst|state.S_WRITE~q ),
	.datad(!\data_manager_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w[3] .lut_mask = 64'h0008000800000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N15
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0_combout  = ( !\vga_controller_inst|Add6~9_sumout  & ( !\vga_controller_inst|LessThan1~6_combout  & ( (!\vga_controller_inst|Add6~5_sumout  & 
// (\vga_controller_inst|Add6~1_sumout  & (\vga_controller_inst|CUR_COORD_STATE~9_combout  & !\vga_controller_inst|Add6~13_sumout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~5_sumout ),
	.datab(!\vga_controller_inst|Add6~1_sumout ),
	.datac(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datad(!\vga_controller_inst|Add6~13_sumout ),
	.datae(!\vga_controller_inst|Add6~9_sumout ),
	.dataf(!\vga_controller_inst|LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0 .lut_mask = 64'h0200000000000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N30
cyclonev_lcell_comb \vga_module_inst|red_reg~2 (
// Equation(s):
// \vga_module_inst|red_reg~2_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72~portbdataout ) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) ) # 
// ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72~portbdataout )))) ) ) ) # ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72~portbdataout ) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72~portbdataout )))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a104~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~2 .extended_lut = "off";
defparam \vga_module_inst|red_reg~2 .lut_mask = 64'h02520757A2F2A7F7;
defparam \vga_module_inst|red_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N24
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3] = ( \data_manager_inst|state.S_WRITE~q  & ( (\data_manager_inst|Add2~13_sumout  & (!\data_manager_inst|Add2~1_sumout  & (\data_manager_inst|Add2~9_sumout  & 
// \data_manager_inst|Add2~5_sumout ))) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|Add2~1_sumout ),
	.datac(!\data_manager_inst|Add2~9_sumout ),
	.datad(!\data_manager_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|state.S_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w[3] .lut_mask = 64'h0000000000040004;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N3
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0_combout  = ( !\vga_controller_inst|Add6~13_sumout  & ( \vga_controller_inst|Add6~9_sumout  & ( (\vga_controller_inst|Add6~5_sumout  & 
// (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (!\vga_controller_inst|LessThan1~6_combout  & \vga_controller_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~5_sumout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datac(!\vga_controller_inst|LessThan1~6_combout ),
	.datad(!\vga_controller_inst|Add6~1_sumout ),
	.datae(!\vga_controller_inst|Add6~13_sumout ),
	.dataf(!\vga_controller_inst|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N6
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3] = ( \data_manager_inst|Add2~1_sumout  & ( (!\data_manager_inst|Add2~13_sumout  & (\data_manager_inst|state.S_WRITE~q  & (\data_manager_inst|Add2~9_sumout  & 
// \data_manager_inst|Add2~5_sumout ))) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|state.S_WRITE~q ),
	.datac(!\data_manager_inst|Add2~9_sumout ),
	.datad(!\data_manager_inst|Add2~5_sumout ),
	.datae(!\data_manager_inst|Add2~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w[3] .lut_mask = 64'h0000000200000002;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N0
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0_combout  = ( !\vga_controller_inst|Add6~9_sumout  & ( \vga_controller_inst|Add6~13_sumout  & ( (\vga_controller_inst|Add6~5_sumout  & 
// (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~1_sumout  & !\vga_controller_inst|LessThan1~6_combout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~5_sumout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datac(!\vga_controller_inst|Add6~1_sumout ),
	.datad(!\vga_controller_inst|LessThan1~6_combout ),
	.datae(!\vga_controller_inst|Add6~9_sumout ),
	.dataf(!\vga_controller_inst|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X43_Y12_N43
dffeas \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAMProc_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N12
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3] = ( \data_manager_inst|state.S_WRITE~q  & ( (\data_manager_inst|Add2~13_sumout  & (\data_manager_inst|Add2~1_sumout  & (\data_manager_inst|Add2~9_sumout  & 
// \data_manager_inst|Add2~5_sumout ))) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|Add2~1_sumout ),
	.datac(!\data_manager_inst|Add2~9_sumout ),
	.datad(!\data_manager_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|state.S_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w[3] .lut_mask = 64'h0000000000010001;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0_combout  = ( \vga_controller_inst|Add6~1_sumout  & ( !\vga_controller_inst|LessThan1~6_combout  & ( (\vga_controller_inst|Add6~9_sumout  & 
// (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~5_sumout  & \vga_controller_inst|Add6~13_sumout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~9_sumout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datac(!\vga_controller_inst|Add6~5_sumout ),
	.datad(!\vga_controller_inst|Add6~13_sumout ),
	.datae(!\vga_controller_inst|Add6~1_sumout ),
	.dataf(!\vga_controller_inst|LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0 .lut_mask = 64'h0000000100000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N45
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3] = ( \data_manager_inst|Add2~9_sumout  & ( (!\data_manager_inst|Add2~13_sumout  & (!\data_manager_inst|Add2~1_sumout  & (\data_manager_inst|state.S_WRITE~q  & 
// \data_manager_inst|Add2~5_sumout ))) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|Add2~1_sumout ),
	.datac(!\data_manager_inst|state.S_WRITE~q ),
	.datad(!\data_manager_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w[3] .lut_mask = 64'h0000000000080008;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N57
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0_combout  = ( !\vga_controller_inst|Add6~13_sumout  & ( \vga_controller_inst|Add6~1_sumout  & ( (\vga_controller_inst|Add6~5_sumout  & 
// (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (!\vga_controller_inst|LessThan1~6_combout  & !\vga_controller_inst|Add6~9_sumout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~5_sumout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datac(!\vga_controller_inst|LessThan1~6_combout ),
	.datad(!\vga_controller_inst|Add6~9_sumout ),
	.datae(!\vga_controller_inst|Add6~13_sumout ),
	.dataf(!\vga_controller_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N48
cyclonev_lcell_comb \vga_module_inst|red_reg~4 (
// Equation(s):
// \vga_module_inst|red_reg~4_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88~portbdataout )))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88~portbdataout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88~portbdataout  & 
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout  
// & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88~portbdataout  & \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a120~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~4 .extended_lut = "off";
defparam \vga_module_inst|red_reg~4 .lut_mask = 64'h0530053FF530F53F;
defparam \vga_module_inst|red_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N30
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3] = ( !\data_manager_inst|Add2~1_sumout  & ( (\data_manager_inst|Add2~13_sumout  & (\data_manager_inst|state.S_WRITE~q  & (!\data_manager_inst|Add2~9_sumout  & 
// !\data_manager_inst|Add2~5_sumout ))) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|state.S_WRITE~q ),
	.datac(!\data_manager_inst|Add2~9_sumout ),
	.datad(!\data_manager_inst|Add2~5_sumout ),
	.datae(!\data_manager_inst|Add2~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w[3] .lut_mask = 64'h1000000010000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N18
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w [3] = ( !\vga_controller_inst|Add6~1_sumout  & ( !\vga_controller_inst|LessThan1~6_combout  & ( (\vga_controller_inst|Add6~9_sumout  & 
// (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (!\vga_controller_inst|Add6~5_sumout  & !\vga_controller_inst|Add6~13_sumout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~9_sumout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datac(!\vga_controller_inst|Add6~5_sumout ),
	.datad(!\vga_controller_inst|Add6~13_sumout ),
	.datae(!\vga_controller_inst|Add6~1_sumout ),
	.dataf(!\vga_controller_inst|LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w[3] .lut_mask = 64'h1000000000000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N57
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3] = ( !\data_manager_inst|Add2~5_sumout  & ( !\data_manager_inst|Add2~9_sumout  & ( (\data_manager_inst|Add2~13_sumout  & (\data_manager_inst|Add2~1_sumout  & 
// \data_manager_inst|state.S_WRITE~q )) ) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|Add2~1_sumout ),
	.datac(!\data_manager_inst|state.S_WRITE~q ),
	.datad(gnd),
	.datae(!\data_manager_inst|Add2~5_sumout ),
	.dataf(!\data_manager_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w[3] .lut_mask = 64'h0101000000000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N6
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0_combout  = ( !\vga_controller_inst|Add6~1_sumout  & ( \vga_controller_inst|Add6~9_sumout  & ( (\vga_controller_inst|Add6~13_sumout  & 
// (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (!\vga_controller_inst|Add6~5_sumout  & !\vga_controller_inst|LessThan1~6_combout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~13_sumout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datac(!\vga_controller_inst|Add6~5_sumout ),
	.datad(!\vga_controller_inst|LessThan1~6_combout ),
	.datae(!\vga_controller_inst|Add6~1_sumout ),
	.dataf(!\vga_controller_inst|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N39
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3] = ( !\data_manager_inst|Add2~5_sumout  & ( !\data_manager_inst|Add2~9_sumout  & ( (!\data_manager_inst|Add2~13_sumout  & (!\data_manager_inst|Add2~1_sumout  & 
// \data_manager_inst|state.S_WRITE~q )) ) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|Add2~1_sumout ),
	.datac(!\data_manager_inst|state.S_WRITE~q ),
	.datad(gnd),
	.datae(!\data_manager_inst|Add2~5_sumout ),
	.dataf(!\data_manager_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w[3] .lut_mask = 64'h0808000000000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N48
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout  = ( \vga_controller_inst|Add6~1_sumout  & ( \vga_controller_inst|LessThan1~6_combout  ) ) # ( !\vga_controller_inst|Add6~1_sumout  & ( 
// \vga_controller_inst|LessThan1~6_combout  ) ) # ( \vga_controller_inst|Add6~1_sumout  & ( !\vga_controller_inst|LessThan1~6_combout  & ( !\vga_controller_inst|CUR_COORD_STATE~9_combout  ) ) ) # ( !\vga_controller_inst|Add6~1_sumout  & ( 
// !\vga_controller_inst|LessThan1~6_combout  & ( (!\vga_controller_inst|CUR_COORD_STATE~9_combout ) # ((!\vga_controller_inst|Add6~9_sumout  & (!\vga_controller_inst|Add6~5_sumout  & !\vga_controller_inst|Add6~13_sumout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~9_sumout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datac(!\vga_controller_inst|Add6~5_sumout ),
	.datad(!\vga_controller_inst|Add6~13_sumout ),
	.datae(!\vga_controller_inst|Add6~1_sumout ),
	.dataf(!\vga_controller_inst|LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0 .lut_mask = 64'hECCCCCCCFFFFFFFF;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N0
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w[3] (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3] = ( \data_manager_inst|state.S_WRITE~q  & ( (!\data_manager_inst|Add2~13_sumout  & (\data_manager_inst|Add2~1_sumout  & (!\data_manager_inst|Add2~9_sumout  & 
// !\data_manager_inst|Add2~5_sumout ))) ) )

	.dataa(!\data_manager_inst|Add2~13_sumout ),
	.datab(!\data_manager_inst|Add2~1_sumout ),
	.datac(!\data_manager_inst|Add2~9_sumout ),
	.datad(!\data_manager_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\data_manager_inst|state.S_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w[3] .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w[3] .lut_mask = 64'h0000000020002000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0 (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0_combout  = ( !\vga_controller_inst|Add6~5_sumout  & ( \vga_controller_inst|Add6~13_sumout  & ( (!\vga_controller_inst|Add6~9_sumout  & 
// (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (!\vga_controller_inst|Add6~1_sumout  & !\vga_controller_inst|LessThan1~6_combout ))) ) ) )

	.dataa(!\vga_controller_inst|Add6~9_sumout ),
	.datab(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datac(!\vga_controller_inst|Add6~1_sumout ),
	.datad(!\vga_controller_inst|LessThan1~6_combout ),
	.datae(!\vga_controller_inst|Add6~5_sumout ),
	.dataf(!\vga_controller_inst|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0 .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[0]~0_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N12
cyclonev_lcell_comb \vga_module_inst|red_reg~1 (
// Equation(s):
// \vga_module_inst|red_reg~1_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96~portbdataout ))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96~portbdataout ))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a96~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~1 .extended_lut = "off";
defparam \vga_module_inst|red_reg~1 .lut_mask = 64'h00F00FFF53535353;
defparam \vga_module_inst|red_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N51
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[14]~13 (
// Equation(s):
// \vga_controller_inst|R_ADDR[14]~13_combout  = ( \vga_controller_inst|LessThan1~4_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & (\vga_controller_inst|Add6~5_sumout  & ((!\vga_controller_inst|LessThan1~3_combout ) # 
// (!\vga_controller_inst|LessThan1~5_combout )))) ) ) # ( !\vga_controller_inst|LessThan1~4_combout  & ( (!\vga_controller_inst|LessThan1~5_combout  & (\vga_controller_inst|CUR_COORD_STATE~9_combout  & \vga_controller_inst|Add6~5_sumout )) ) )

	.dataa(!\vga_controller_inst|LessThan1~3_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datad(!\vga_controller_inst|Add6~5_sumout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[14]~13 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[14]~13 .lut_mask = 64'h000C000C000E000E;
defparam \vga_controller_inst|R_ADDR[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N52
dffeas \RAMProc_inst|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\vga_controller_inst|R_ADDR[14]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMProc_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \RAMProc_inst|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N1
dffeas \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAMProc_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N0
cyclonev_lcell_comb \vga_controller_inst|R_ADDR[13]~16 (
// Equation(s):
// \vga_controller_inst|R_ADDR[13]~16_combout  = ( \vga_controller_inst|LessThan1~3_combout  & ( (!\vga_controller_inst|LessThan1~5_combout  & (\vga_controller_inst|Add6~1_sumout  & \vga_controller_inst|CUR_COORD_STATE~9_combout )) ) ) # ( 
// !\vga_controller_inst|LessThan1~3_combout  & ( (\vga_controller_inst|Add6~1_sumout  & (\vga_controller_inst|CUR_COORD_STATE~9_combout  & ((!\vga_controller_inst|LessThan1~5_combout ) # (\vga_controller_inst|LessThan1~4_combout )))) ) )

	.dataa(!\vga_controller_inst|LessThan1~4_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|Add6~1_sumout ),
	.datad(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datae(gnd),
	.dataf(!\vga_controller_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_controller_inst|R_ADDR[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_controller_inst|R_ADDR[13]~16 .extended_lut = "off";
defparam \vga_controller_inst|R_ADDR[13]~16 .lut_mask = 64'h000D000D000C000C;
defparam \vga_controller_inst|R_ADDR[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N1
dffeas \RAMProc_inst|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\vga_controller_inst|R_ADDR[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMProc_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \RAMProc_inst|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|address_reg_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .extended_lut = "off";
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N37
dffeas \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N6
cyclonev_lcell_comb \vga_module_inst|red_reg~5 (
// Equation(s):
// \vga_module_inst|red_reg~5_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \vga_module_inst|red_reg~4_combout  ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \vga_module_inst|red_reg~2_combout  ) ) ) # ( 
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \vga_module_inst|red_reg~3_combout  ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \vga_module_inst|red_reg~1_combout  ) ) )

	.dataa(!\vga_module_inst|red_reg~3_combout ),
	.datab(!\vga_module_inst|red_reg~2_combout ),
	.datac(!\vga_module_inst|red_reg~4_combout ),
	.datad(!\vga_module_inst|red_reg~1_combout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~5 .extended_lut = "off";
defparam \vga_module_inst|red_reg~5 .lut_mask = 64'h00FF555533330F0F;
defparam \vga_module_inst|red_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \vga_module_inst|red_reg~77 (
// Equation(s):
// \vga_module_inst|red_reg~77_combout  = ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\controller_inst|state.S_DONE~q  & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ))))) # (\controller_inst|state.S_DONE~q  & (\vga_module_inst|red_reg~5_combout )) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\controller_inst|state.S_DONE~q  & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ))))) # (\controller_inst|state.S_DONE~q  & (\vga_module_inst|red_reg~5_combout 
// )) ) )

	.dataa(!\vga_module_inst|red_reg~5_combout ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\controller_inst|state.S_DONE~q ),
	.datag(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~77 .extended_lut = "on";
defparam \vga_module_inst|red_reg~77 .lut_mask = 64'h0F330F3355555555;
defparam \vga_module_inst|red_reg~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N45
cyclonev_lcell_comb \vga_module_inst|red_reg~0 (
// Equation(s):
// \vga_module_inst|red_reg~0_combout  = (!\vga_module_inst|v_state.V_ACTIVE_STATE~q  & !\vga_module_inst|h_state.H_ACTIVE_STATE~q )

	.dataa(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~0 .extended_lut = "off";
defparam \vga_module_inst|red_reg~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \vga_module_inst|red_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N12
cyclonev_lcell_comb \vga_module_inst|red_reg~6 (
// Equation(s):
// \vga_module_inst|red_reg~6_combout  = ( \vga_module_inst|red_reg~77_combout  & ( \vga_module_inst|red_reg~0_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & ((!\vga_controller_inst|LessThan1~5_combout ) # 
// ((\vga_controller_inst|LessThan1~4_combout  & !\vga_controller_inst|LessThan1~3_combout )))) ) ) )

	.dataa(!\vga_controller_inst|LessThan1~4_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|LessThan1~3_combout ),
	.datad(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datae(!\vga_module_inst|red_reg~77_combout ),
	.dataf(!\vga_module_inst|red_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~6 .extended_lut = "off";
defparam \vga_module_inst|red_reg~6 .lut_mask = 64'h00000000000000DC;
defparam \vga_module_inst|red_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N37
dffeas \vga_module_inst|red_reg[0] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[0] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N45
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3 (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19  & ( 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ) # 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]) ) ) ) # ( !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19  & ( 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ) ) ) ) # ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19  & ( 
// !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ) # 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]) ) ) ) # ( !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19  & ( 
// !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ) ) ) )

	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(gnd),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3 .lut_mask = 64'h0A0A5F5F00AA55FF;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N3
cyclonev_lcell_comb \data_manager_inst|ba_inst|p_d_reg[3]~feeder (
// Equation(s):
// \data_manager_inst|ba_inst|p_d_reg[3]~feeder_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|ba_inst|p_d_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_d_reg[3]~feeder .extended_lut = "off";
defparam \data_manager_inst|ba_inst|p_d_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_manager_inst|ba_inst|p_d_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N5
dffeas \data_manager_inst|ba_inst|p_d_reg[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|ba_inst|p_d_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|ba_inst|FETCH_DONE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_d_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_d_reg[3] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_d_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N37
dffeas \data_manager_inst|ba_inst|p_c_reg[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_c_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_c_reg[3] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_c_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N44
dffeas \data_manager_inst|ba_inst|p_b_reg[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_b_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_b_reg[3] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_b_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N11
dffeas \data_manager_inst|ba_inst|p_a_reg[3] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_a_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_a_reg[3] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_a_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~41 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~41_sumout  = SUM(( !\data_manager_inst|ba_inst|p_c_reg [3] $ (!\data_manager_inst|ba_inst|p_b_reg [3] $ (\data_manager_inst|ba_inst|p_a_reg [3])) ) + ( \data_manager_inst|ba_inst|Add6~35  ) + ( 
// \data_manager_inst|ba_inst|Add6~34  ))
// \data_manager_inst|ba_inst|Add6~42  = CARRY(( !\data_manager_inst|ba_inst|p_c_reg [3] $ (!\data_manager_inst|ba_inst|p_b_reg [3] $ (\data_manager_inst|ba_inst|p_a_reg [3])) ) + ( \data_manager_inst|ba_inst|Add6~35  ) + ( \data_manager_inst|ba_inst|Add6~34 
//  ))
// \data_manager_inst|ba_inst|Add6~43  = SHARE((!\data_manager_inst|ba_inst|p_c_reg [3] & (\data_manager_inst|ba_inst|p_b_reg [3] & \data_manager_inst|ba_inst|p_a_reg [3])) # (\data_manager_inst|ba_inst|p_c_reg [3] & ((\data_manager_inst|ba_inst|p_a_reg [3]) 
// # (\data_manager_inst|ba_inst|p_b_reg [3]))))

	.dataa(!\data_manager_inst|ba_inst|p_c_reg [3]),
	.datab(gnd),
	.datac(!\data_manager_inst|ba_inst|p_b_reg [3]),
	.datad(!\data_manager_inst|ba_inst|p_a_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~34 ),
	.sharein(\data_manager_inst|ba_inst|Add6~35 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~41_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~42 ),
	.shareout(\data_manager_inst|ba_inst|Add6~43 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~41 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~41 .lut_mask = 64'h0000055F00005AA5;
defparam \data_manager_inst|ba_inst|Add6~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~5 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~5_sumout  = SUM(( \data_manager_inst|ba_inst|Add6~41_sumout  ) + ( \data_manager_inst|ba_inst|p_d_reg [3] ) + ( \data_manager_inst|ba_inst|Add6~2  ))
// \data_manager_inst|ba_inst|Add6~6  = CARRY(( \data_manager_inst|ba_inst|Add6~41_sumout  ) + ( \data_manager_inst|ba_inst|p_d_reg [3] ) + ( \data_manager_inst|ba_inst|Add6~2  ))

	.dataa(!\data_manager_inst|ba_inst|p_d_reg [3]),
	.datab(gnd),
	.datac(!\data_manager_inst|ba_inst|Add6~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~5_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~5 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \data_manager_inst|ba_inst|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N45
cyclonev_lcell_comb \data_manager_inst|PIXEL_OUT[1]~1 (
// Equation(s):
// \data_manager_inst|PIXEL_OUT[1]~1_combout  = ( \display_inst|Decoder0~1_combout  & ( \data_manager_inst|ba_inst|Add6~5_sumout  & ( \data_manager_inst|state.S_WRITE~q  ) ) ) # ( !\display_inst|Decoder0~1_combout  & ( 
// \data_manager_inst|ba_inst|Add6~5_sumout  & ( (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1_combout  & \data_manager_inst|state.S_WRITE~q ) ) ) ) # ( !\display_inst|Decoder0~1_combout  & ( 
// !\data_manager_inst|ba_inst|Add6~5_sumout  & ( (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1_combout  & \data_manager_inst|state.S_WRITE~q ) ) ) )

	.dataa(gnd),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~1_combout ),
	.datac(!\data_manager_inst|state.S_WRITE~q ),
	.datad(gnd),
	.datae(!\display_inst|Decoder0~1_combout ),
	.dataf(!\data_manager_inst|ba_inst|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|PIXEL_OUT[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|PIXEL_OUT[1]~1 .extended_lut = "off";
defparam \data_manager_inst|PIXEL_OUT[1]~1 .lut_mask = 64'h0303000003030F0F;
defparam \data_manager_inst|PIXEL_OUT[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N0
cyclonev_lcell_comb \vga_module_inst|red_reg~10 (
// Equation(s):
// \vga_module_inst|red_reg~10_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105~portbdataout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105~portbdataout  & (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113~portbdataout  
// & ( (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105~portbdataout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121~portbdataout ))))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a105~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a121~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a97~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a113~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~10 .extended_lut = "off";
defparam \vga_module_inst|red_reg~10 .lut_mask = 64'h0407C4C73437F4F7;
defparam \vga_module_inst|red_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N24
cyclonev_lcell_comb \vga_module_inst|red_reg~7 (
// Equation(s):
// \vga_module_inst|red_reg~7_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # 
// ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))) ) ) 
// )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~7 .extended_lut = "off";
defparam \vga_module_inst|red_reg~7 .lut_mask = 64'h5533000F5533FF0F;
defparam \vga_module_inst|red_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N24
cyclonev_lcell_comb \vga_module_inst|red_reg~8 (
// Equation(s):
// \vga_module_inst|red_reg~8_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout )))) ) ) ) # 
// ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout )))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout  
// & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~8 .extended_lut = "off";
defparam \vga_module_inst|red_reg~8 .lut_mask = 64'h0350035FF350F35F;
defparam \vga_module_inst|red_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[1]~1_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N42
cyclonev_lcell_comb \vga_module_inst|red_reg~9 (
// Equation(s):
// \vga_module_inst|red_reg~9_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81~portbdataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73~portbdataout )))) ) ) ) # 
// ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81~portbdataout  & ((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73~portbdataout )))) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81~portbdataout  & ((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~9 .extended_lut = "off";
defparam \vga_module_inst|red_reg~9 .lut_mask = 64'h0350035FF350F35F;
defparam \vga_module_inst|red_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N6
cyclonev_lcell_comb \vga_module_inst|red_reg~11 (
// Equation(s):
// \vga_module_inst|red_reg~11_combout  = ( \vga_module_inst|red_reg~8_combout  & ( \vga_module_inst|red_reg~9_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\vga_module_inst|red_reg~7_combout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\vga_module_inst|red_reg~10_combout ))) ) ) ) # ( !\vga_module_inst|red_reg~8_combout  & ( \vga_module_inst|red_reg~9_combout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\vga_module_inst|red_reg~7_combout )))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vga_module_inst|red_reg~10_combout  & ((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \vga_module_inst|red_reg~8_combout  & ( 
// !\vga_module_inst|red_reg~9_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\vga_module_inst|red_reg~7_combout  & !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\vga_module_inst|red_reg~10_combout ))) ) ) ) # ( !\vga_module_inst|red_reg~8_combout  & ( 
// !\vga_module_inst|red_reg~9_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\vga_module_inst|red_reg~7_combout  & !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vga_module_inst|red_reg~10_combout  & ((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) )

	.dataa(!\vga_module_inst|red_reg~10_combout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\vga_module_inst|red_reg~7_combout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\vga_module_inst|red_reg~8_combout ),
	.dataf(!\vga_module_inst|red_reg~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~11 .extended_lut = "off";
defparam \vga_module_inst|red_reg~11 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \vga_module_inst|red_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb \vga_module_inst|red_reg~73 (
// Equation(s):
// \vga_module_inst|red_reg~73_combout  = ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\controller_inst|state.S_DONE~q  & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 
// )))))) # (\controller_inst|state.S_DONE~q  & (\vga_module_inst|red_reg~11_combout )) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\controller_inst|state.S_DONE~q  & 
// (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 )))))) # (\controller_inst|state.S_DONE~q  & (\vga_module_inst|red_reg~11_combout )) ) )

	.dataa(!\vga_module_inst|red_reg~11_combout ),
	.datab(!\controller_inst|state.S_DONE~q ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 ),
	.datag(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~73 .extended_lut = "on";
defparam \vga_module_inst|red_reg~73 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \vga_module_inst|red_reg~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N15
cyclonev_lcell_comb \vga_module_inst|red_reg~12 (
// Equation(s):
// \vga_module_inst|red_reg~12_combout  = ( \vga_module_inst|red_reg~73_combout  & ( \vga_module_inst|red_reg~0_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & ((!\vga_controller_inst|LessThan1~5_combout ) # 
// ((\vga_controller_inst|LessThan1~4_combout  & !\vga_controller_inst|LessThan1~3_combout )))) ) ) )

	.dataa(!\vga_controller_inst|LessThan1~4_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datad(!\vga_controller_inst|LessThan1~3_combout ),
	.datae(!\vga_module_inst|red_reg~73_combout ),
	.dataf(!\vga_module_inst|red_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~12 .extended_lut = "off";
defparam \vga_module_inst|red_reg~12 .lut_mask = 64'h0000000000000D0C;
defparam \vga_module_inst|red_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N42
cyclonev_lcell_comb \vga_module_inst|red_reg[1]~feeder (
// Equation(s):
// \vga_module_inst|red_reg[1]~feeder_combout  = ( \vga_module_inst|red_reg~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg[1]~feeder .extended_lut = "off";
defparam \vga_module_inst|red_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|red_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N43
dffeas \vga_module_inst|red_reg[1] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|red_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[1] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N27
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4 (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  ) ) ) # ( 
// !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ( 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  ) ) ) # ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( 
// !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ( (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]) # 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ) ) ) ) # ( !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( 
// !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ( (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]) ) ) )

	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datac(gnd),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4 .lut_mask = 64'h0033FF3355555555;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N1
dffeas \data_manager_inst|ba_inst|p_c_reg[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_c_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_c_reg[4] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_c_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N53
dffeas \data_manager_inst|ba_inst|p_b_reg[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_b_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_b_reg[4] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_b_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N14
dffeas \data_manager_inst|ba_inst|p_a_reg[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_a_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_a_reg[4] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_a_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~45 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~45_sumout  = SUM(( !\data_manager_inst|ba_inst|p_c_reg [4] $ (!\data_manager_inst|ba_inst|p_b_reg [4] $ (\data_manager_inst|ba_inst|p_a_reg [4])) ) + ( \data_manager_inst|ba_inst|Add6~43  ) + ( 
// \data_manager_inst|ba_inst|Add6~42  ))
// \data_manager_inst|ba_inst|Add6~46  = CARRY(( !\data_manager_inst|ba_inst|p_c_reg [4] $ (!\data_manager_inst|ba_inst|p_b_reg [4] $ (\data_manager_inst|ba_inst|p_a_reg [4])) ) + ( \data_manager_inst|ba_inst|Add6~43  ) + ( \data_manager_inst|ba_inst|Add6~42 
//  ))
// \data_manager_inst|ba_inst|Add6~47  = SHARE((!\data_manager_inst|ba_inst|p_c_reg [4] & (\data_manager_inst|ba_inst|p_b_reg [4] & \data_manager_inst|ba_inst|p_a_reg [4])) # (\data_manager_inst|ba_inst|p_c_reg [4] & ((\data_manager_inst|ba_inst|p_a_reg [4]) 
// # (\data_manager_inst|ba_inst|p_b_reg [4]))))

	.dataa(gnd),
	.datab(!\data_manager_inst|ba_inst|p_c_reg [4]),
	.datac(!\data_manager_inst|ba_inst|p_b_reg [4]),
	.datad(!\data_manager_inst|ba_inst|p_a_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~42 ),
	.sharein(\data_manager_inst|ba_inst|Add6~43 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~45_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~46 ),
	.shareout(\data_manager_inst|ba_inst|Add6~47 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~45 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~45 .lut_mask = 64'h0000033F00003CC3;
defparam \data_manager_inst|ba_inst|Add6~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N54
cyclonev_lcell_comb \data_manager_inst|ba_inst|p_d_reg[4]~feeder (
// Equation(s):
// \data_manager_inst|ba_inst|p_d_reg[4]~feeder_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|ba_inst|p_d_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_d_reg[4]~feeder .extended_lut = "off";
defparam \data_manager_inst|ba_inst|p_d_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_manager_inst|ba_inst|p_d_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N55
dffeas \data_manager_inst|ba_inst|p_d_reg[4] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|ba_inst|p_d_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|ba_inst|FETCH_DONE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_d_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_d_reg[4] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_d_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~9 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~9_sumout  = SUM(( \data_manager_inst|ba_inst|Add6~45_sumout  ) + ( \data_manager_inst|ba_inst|p_d_reg [4] ) + ( \data_manager_inst|ba_inst|Add6~6  ))
// \data_manager_inst|ba_inst|Add6~10  = CARRY(( \data_manager_inst|ba_inst|Add6~45_sumout  ) + ( \data_manager_inst|ba_inst|p_d_reg [4] ) + ( \data_manager_inst|ba_inst|Add6~6  ))

	.dataa(gnd),
	.datab(!\data_manager_inst|ba_inst|Add6~45_sumout ),
	.datac(!\data_manager_inst|ba_inst|p_d_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~9_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~9 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~9 .lut_mask = 64'h0000F0F000003333;
defparam \data_manager_inst|ba_inst|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N39
cyclonev_lcell_comb \data_manager_inst|PIXEL_OUT[2]~2 (
// Equation(s):
// \data_manager_inst|PIXEL_OUT[2]~2_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout  & ( (\data_manager_inst|state.S_WRITE~q  & ((!\display_inst|Decoder0~1_combout ) # 
// (\data_manager_inst|ba_inst|Add6~9_sumout ))) ) ) # ( !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout  & ( (\data_manager_inst|ba_inst|Add6~9_sumout  & (\data_manager_inst|state.S_WRITE~q  & 
// \display_inst|Decoder0~1_combout )) ) )

	.dataa(!\data_manager_inst|ba_inst|Add6~9_sumout ),
	.datab(!\data_manager_inst|state.S_WRITE~q ),
	.datac(!\display_inst|Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|PIXEL_OUT[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|PIXEL_OUT[2]~2 .extended_lut = "off";
defparam \data_manager_inst|PIXEL_OUT[2]~2 .lut_mask = 64'h0101010131313131;
defparam \data_manager_inst|PIXEL_OUT[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N0
cyclonev_lcell_comb \vga_module_inst|red_reg~15 (
// Equation(s):
// \vga_module_inst|red_reg~15_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  
// & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114~portbdataout ))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  
// & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114~portbdataout ))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout 
//  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a114~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~15 .extended_lut = "off";
defparam \vga_module_inst|red_reg~15 .lut_mask = 64'h00AA55FF27272727;
defparam \vga_module_inst|red_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N12
cyclonev_lcell_comb \vga_module_inst|red_reg~16 (
// Equation(s):
// \vga_module_inst|red_reg~16_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( 
// ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122~portbdataout  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & 
// ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout ))) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout )))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a122~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~16 .extended_lut = "off";
defparam \vga_module_inst|red_reg~16 .lut_mask = 64'h3500350F35F035FF;
defparam \vga_module_inst|red_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N45
cyclonev_lcell_comb \vga_module_inst|red_reg~14 (
// Equation(s):
// \vga_module_inst|red_reg~14_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout ) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106~portbdataout  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout ) ) ) ) # ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74~portbdataout )) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74~portbdataout )) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a106~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~14 .extended_lut = "off";
defparam \vga_module_inst|red_reg~14 .lut_mask = 64'h05AF05AF22227777;
defparam \vga_module_inst|red_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[2]~2_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N24
cyclonev_lcell_comb \vga_module_inst|red_reg~13 (
// Equation(s):
// \vga_module_inst|red_reg~13_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ) ) ) ) # ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66~portbdataout )) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66~portbdataout )) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a98~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~13 .extended_lut = "off";
defparam \vga_module_inst|red_reg~13 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \vga_module_inst|red_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N54
cyclonev_lcell_comb \vga_module_inst|red_reg~17 (
// Equation(s):
// \vga_module_inst|red_reg~17_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \vga_module_inst|red_reg~13_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\vga_module_inst|red_reg~15_combout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vga_module_inst|red_reg~16_combout ))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ( \vga_module_inst|red_reg~13_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\vga_module_inst|red_reg~14_combout ) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ( !\vga_module_inst|red_reg~13_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\vga_module_inst|red_reg~15_combout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\vga_module_inst|red_reg~16_combout ))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\vga_module_inst|red_reg~13_combout  & ( (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & \vga_module_inst|red_reg~14_combout ) ) ) )

	.dataa(!\vga_module_inst|red_reg~15_combout ),
	.datab(!\vga_module_inst|red_reg~16_combout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\vga_module_inst|red_reg~14_combout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\vga_module_inst|red_reg~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~17 .extended_lut = "off";
defparam \vga_module_inst|red_reg~17 .lut_mask = 64'h000F5353F0FF5353;
defparam \vga_module_inst|red_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \vga_module_inst|red_reg~69 (
// Equation(s):
// \vga_module_inst|red_reg~69_combout  = ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\controller_inst|state.S_DONE~q  & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ))))) # (\controller_inst|state.S_DONE~q  & (\vga_module_inst|red_reg~17_combout )) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\controller_inst|state.S_DONE~q  & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ))))) # (\controller_inst|state.S_DONE~q  & (\vga_module_inst|red_reg~17_combout 
// )) ) )

	.dataa(!\vga_module_inst|red_reg~17_combout ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\controller_inst|state.S_DONE~q ),
	.datag(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~69 .extended_lut = "on";
defparam \vga_module_inst|red_reg~69 .lut_mask = 64'h0F330F3355555555;
defparam \vga_module_inst|red_reg~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N33
cyclonev_lcell_comb \vga_module_inst|red_reg~18 (
// Equation(s):
// \vga_module_inst|red_reg~18_combout  = ( \vga_module_inst|red_reg~69_combout  & ( \vga_module_inst|red_reg~0_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & ((!\vga_controller_inst|LessThan1~5_combout ) # 
// ((\vga_controller_inst|LessThan1~4_combout  & !\vga_controller_inst|LessThan1~3_combout )))) ) ) )

	.dataa(!\vga_controller_inst|LessThan1~4_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datad(!\vga_controller_inst|LessThan1~3_combout ),
	.datae(!\vga_module_inst|red_reg~69_combout ),
	.dataf(!\vga_module_inst|red_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~18 .extended_lut = "off";
defparam \vga_module_inst|red_reg~18 .lut_mask = 64'h0000000000000D0C;
defparam \vga_module_inst|red_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N48
cyclonev_lcell_comb \vga_module_inst|red_reg[2]~feeder (
// Equation(s):
// \vga_module_inst|red_reg[2]~feeder_combout  = ( \vga_module_inst|red_reg~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg[2]~feeder .extended_lut = "off";
defparam \vga_module_inst|red_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|red_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N50
dffeas \vga_module_inst|red_reg[2] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|red_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[2] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5 (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21  & ( 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ) # 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]) ) ) ) # ( !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21  & ( 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ) ) ) ) # ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21  & ( 
// !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ) # 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]) ) ) ) # ( !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21  & ( 
// !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ( (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ) ) ) )

	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(gnd),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 ),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5 .lut_mask = 64'h00AA55FF0A0A5F5F;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N31
dffeas \data_manager_inst|ba_inst|p_d_reg[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|FETCH_DONE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_d_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_d_reg[5] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_d_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N35
dffeas \data_manager_inst|ba_inst|p_b_reg[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_b_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_b_reg[5] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_b_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N14
dffeas \data_manager_inst|ba_inst|p_c_reg[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_c_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_c_reg[5] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_c_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N17
dffeas \data_manager_inst|ba_inst|p_a_reg[5] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_a_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_a_reg[5] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_a_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~49 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~49_sumout  = SUM(( !\data_manager_inst|ba_inst|p_b_reg [5] $ (!\data_manager_inst|ba_inst|p_c_reg [5] $ (\data_manager_inst|ba_inst|p_a_reg [5])) ) + ( \data_manager_inst|ba_inst|Add6~47  ) + ( 
// \data_manager_inst|ba_inst|Add6~46  ))
// \data_manager_inst|ba_inst|Add6~50  = CARRY(( !\data_manager_inst|ba_inst|p_b_reg [5] $ (!\data_manager_inst|ba_inst|p_c_reg [5] $ (\data_manager_inst|ba_inst|p_a_reg [5])) ) + ( \data_manager_inst|ba_inst|Add6~47  ) + ( \data_manager_inst|ba_inst|Add6~46 
//  ))
// \data_manager_inst|ba_inst|Add6~51  = SHARE((!\data_manager_inst|ba_inst|p_b_reg [5] & (\data_manager_inst|ba_inst|p_c_reg [5] & \data_manager_inst|ba_inst|p_a_reg [5])) # (\data_manager_inst|ba_inst|p_b_reg [5] & ((\data_manager_inst|ba_inst|p_a_reg [5]) 
// # (\data_manager_inst|ba_inst|p_c_reg [5]))))

	.dataa(!\data_manager_inst|ba_inst|p_b_reg [5]),
	.datab(gnd),
	.datac(!\data_manager_inst|ba_inst|p_c_reg [5]),
	.datad(!\data_manager_inst|ba_inst|p_a_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~46 ),
	.sharein(\data_manager_inst|ba_inst|Add6~47 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~49_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~50 ),
	.shareout(\data_manager_inst|ba_inst|Add6~51 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~49 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~49 .lut_mask = 64'h0000055F00005AA5;
defparam \data_manager_inst|ba_inst|Add6~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N45
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~13 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~13_sumout  = SUM(( \data_manager_inst|ba_inst|Add6~49_sumout  ) + ( \data_manager_inst|ba_inst|p_d_reg [5] ) + ( \data_manager_inst|ba_inst|Add6~10  ))
// \data_manager_inst|ba_inst|Add6~14  = CARRY(( \data_manager_inst|ba_inst|Add6~49_sumout  ) + ( \data_manager_inst|ba_inst|p_d_reg [5] ) + ( \data_manager_inst|ba_inst|Add6~10  ))

	.dataa(!\data_manager_inst|ba_inst|p_d_reg [5]),
	.datab(gnd),
	.datac(!\data_manager_inst|ba_inst|Add6~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~13_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~13 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \data_manager_inst|ba_inst|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \data_manager_inst|PIXEL_OUT[3]~3 (
// Equation(s):
// \data_manager_inst|PIXEL_OUT[3]~3_combout  = ( \display_inst|Decoder0~1_combout  & ( \data_manager_inst|ba_inst|Add6~13_sumout  & ( \data_manager_inst|state.S_WRITE~q  ) ) ) # ( !\display_inst|Decoder0~1_combout  & ( 
// \data_manager_inst|ba_inst|Add6~13_sumout  & ( (\data_manager_inst|state.S_WRITE~q  & \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3_combout ) ) ) ) # ( !\display_inst|Decoder0~1_combout  & ( 
// !\data_manager_inst|ba_inst|Add6~13_sumout  & ( (\data_manager_inst|state.S_WRITE~q  & \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\data_manager_inst|state.S_WRITE~q ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~3_combout ),
	.datad(gnd),
	.datae(!\display_inst|Decoder0~1_combout ),
	.dataf(!\data_manager_inst|ba_inst|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|PIXEL_OUT[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|PIXEL_OUT[3]~3 .extended_lut = "off";
defparam \data_manager_inst|PIXEL_OUT[3]~3 .lut_mask = 64'h0303000003033333;
defparam \data_manager_inst|PIXEL_OUT[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N51
cyclonev_lcell_comb \vga_module_inst|red_reg~22 (
// Equation(s):
// \vga_module_inst|red_reg~22_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123~portbdataout ))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107~portbdataout ) ) ) ) # ( 
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123~portbdataout ))) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107~portbdataout ) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a107~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a115~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a123~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a99~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~22 .extended_lut = "off";
defparam \vga_module_inst|red_reg~22 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \vga_module_inst|red_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N30
cyclonev_lcell_comb \vga_module_inst|red_reg~21 (
// Equation(s):
// \vga_module_inst|red_reg~21_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91~portbdataout )) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67~portbdataout ) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91~portbdataout )) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67~portbdataout ) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~21 .extended_lut = "off";
defparam \vga_module_inst|red_reg~21 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \vga_module_inst|red_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N54
cyclonev_lcell_comb \vga_module_inst|red_reg~20 (
// Equation(s):
// \vga_module_inst|red_reg~20_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( 
// ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout ))))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) 
// ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout ))))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout ))))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~20 .extended_lut = "off";
defparam \vga_module_inst|red_reg~20 .lut_mask = 64'h50305F30503F5F3F;
defparam \vga_module_inst|red_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[3]~3_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N12
cyclonev_lcell_comb \vga_module_inst|red_reg~19 (
// Equation(s):
// \vga_module_inst|red_reg~19_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout )) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) 
// # ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout )) ) ) 
// )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~19 .extended_lut = "off";
defparam \vga_module_inst|red_reg~19 .lut_mask = 64'h0F5533000F5533FF;
defparam \vga_module_inst|red_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N54
cyclonev_lcell_comb \vga_module_inst|red_reg~23 (
// Equation(s):
// \vga_module_inst|red_reg~23_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \vga_module_inst|red_reg~19_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\vga_module_inst|red_reg~20_combout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\vga_module_inst|red_reg~22_combout )) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// \vga_module_inst|red_reg~19_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\vga_module_inst|red_reg~21_combout ) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\vga_module_inst|red_reg~19_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\vga_module_inst|red_reg~20_combout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\vga_module_inst|red_reg~22_combout )) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\vga_module_inst|red_reg~19_combout  & ( (\vga_module_inst|red_reg~21_combout  & 
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) )

	.dataa(!\vga_module_inst|red_reg~22_combout ),
	.datab(!\vga_module_inst|red_reg~21_combout ),
	.datac(!\vga_module_inst|red_reg~20_combout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\vga_module_inst|red_reg~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~23 .extended_lut = "off";
defparam \vga_module_inst|red_reg~23 .lut_mask = 64'h00330F55FF330F55;
defparam \vga_module_inst|red_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \vga_module_inst|red_reg~65 (
// Equation(s):
// \vga_module_inst|red_reg~65_combout  = ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\controller_inst|state.S_DONE~q  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 )))) # (\controller_inst|state.S_DONE~q  & ((((\vga_module_inst|red_reg~23_combout ))))) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\controller_inst|state.S_DONE~q  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout )))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 )))) # (\controller_inst|state.S_DONE~q  & ((((\vga_module_inst|red_reg~23_combout ))))) ) )

	.dataa(!\controller_inst|state.S_DONE~q ),
	.datab(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\vga_module_inst|red_reg~23_combout ),
	.datag(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~65 .extended_lut = "on";
defparam \vga_module_inst|red_reg~65 .lut_mask = 64'h0A220A225F775F77;
defparam \vga_module_inst|red_reg~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N30
cyclonev_lcell_comb \vga_module_inst|red_reg~24 (
// Equation(s):
// \vga_module_inst|red_reg~24_combout  = ( \vga_module_inst|red_reg~65_combout  & ( \vga_module_inst|red_reg~0_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & ((!\vga_controller_inst|LessThan1~5_combout ) # 
// ((\vga_controller_inst|LessThan1~4_combout  & !\vga_controller_inst|LessThan1~3_combout )))) ) ) )

	.dataa(!\vga_controller_inst|LessThan1~4_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|LessThan1~3_combout ),
	.datad(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datae(!\vga_module_inst|red_reg~65_combout ),
	.dataf(!\vga_module_inst|red_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~24 .extended_lut = "off";
defparam \vga_module_inst|red_reg~24 .lut_mask = 64'h00000000000000DC;
defparam \vga_module_inst|red_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N45
cyclonev_lcell_comb \vga_module_inst|red_reg[3]~feeder (
// Equation(s):
// \vga_module_inst|red_reg[3]~feeder_combout  = ( \vga_module_inst|red_reg~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg[3]~feeder .extended_lut = "off";
defparam \vga_module_inst|red_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|red_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N46
dffeas \vga_module_inst|red_reg[3] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|red_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[3] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~6 (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~6_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( 
// (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & ((!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]) # 
// ((\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout )))) # (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// (((\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout )))) ) ) # ( !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( 
// (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ))) # (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// (((\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout )))) ) )

	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~6 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~6 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N49
dffeas \data_manager_inst|ba_inst|p_d_reg[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~6_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|ba_inst|FETCH_DONE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_d_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_d_reg[6] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_d_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N16
dffeas \data_manager_inst|ba_inst|p_c_reg[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~6_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_c_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_c_reg[6] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_c_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N56
dffeas \data_manager_inst|ba_inst|p_b_reg[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~6_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_b_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_b_reg[6] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_b_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N20
dffeas \data_manager_inst|ba_inst|p_a_reg[6] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~6_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_a_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_a_reg[6] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_a_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~53 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~53_sumout  = SUM(( !\data_manager_inst|ba_inst|p_c_reg [6] $ (!\data_manager_inst|ba_inst|p_b_reg [6] $ (\data_manager_inst|ba_inst|p_a_reg [6])) ) + ( \data_manager_inst|ba_inst|Add6~51  ) + ( 
// \data_manager_inst|ba_inst|Add6~50  ))
// \data_manager_inst|ba_inst|Add6~54  = CARRY(( !\data_manager_inst|ba_inst|p_c_reg [6] $ (!\data_manager_inst|ba_inst|p_b_reg [6] $ (\data_manager_inst|ba_inst|p_a_reg [6])) ) + ( \data_manager_inst|ba_inst|Add6~51  ) + ( \data_manager_inst|ba_inst|Add6~50 
//  ))
// \data_manager_inst|ba_inst|Add6~55  = SHARE((!\data_manager_inst|ba_inst|p_c_reg [6] & (\data_manager_inst|ba_inst|p_b_reg [6] & \data_manager_inst|ba_inst|p_a_reg [6])) # (\data_manager_inst|ba_inst|p_c_reg [6] & ((\data_manager_inst|ba_inst|p_a_reg [6]) 
// # (\data_manager_inst|ba_inst|p_b_reg [6]))))

	.dataa(gnd),
	.datab(!\data_manager_inst|ba_inst|p_c_reg [6]),
	.datac(!\data_manager_inst|ba_inst|p_b_reg [6]),
	.datad(!\data_manager_inst|ba_inst|p_a_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~50 ),
	.sharein(\data_manager_inst|ba_inst|Add6~51 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~53_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~54 ),
	.shareout(\data_manager_inst|ba_inst|Add6~55 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~53 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~53 .lut_mask = 64'h0000033F00003CC3;
defparam \data_manager_inst|ba_inst|Add6~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~17 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~17_sumout  = SUM(( \data_manager_inst|ba_inst|Add6~53_sumout  ) + ( \data_manager_inst|ba_inst|p_d_reg [6] ) + ( \data_manager_inst|ba_inst|Add6~14  ))
// \data_manager_inst|ba_inst|Add6~18  = CARRY(( \data_manager_inst|ba_inst|Add6~53_sumout  ) + ( \data_manager_inst|ba_inst|p_d_reg [6] ) + ( \data_manager_inst|ba_inst|Add6~14  ))

	.dataa(gnd),
	.datab(!\data_manager_inst|ba_inst|p_d_reg [6]),
	.datac(!\data_manager_inst|ba_inst|Add6~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~17_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~17 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \data_manager_inst|ba_inst|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \data_manager_inst|PIXEL_OUT[4]~4 (
// Equation(s):
// \data_manager_inst|PIXEL_OUT[4]~4_combout  = ( \data_manager_inst|ba_inst|Add6~17_sumout  & ( \data_manager_inst|state.S_WRITE~q  & ( (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4_combout ) # 
// (\display_inst|Decoder0~1_combout ) ) ) ) # ( !\data_manager_inst|ba_inst|Add6~17_sumout  & ( \data_manager_inst|state.S_WRITE~q  & ( (!\display_inst|Decoder0~1_combout  & 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\display_inst|Decoder0~1_combout ),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~4_combout ),
	.datad(gnd),
	.datae(!\data_manager_inst|ba_inst|Add6~17_sumout ),
	.dataf(!\data_manager_inst|state.S_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|PIXEL_OUT[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|PIXEL_OUT[4]~4 .extended_lut = "off";
defparam \data_manager_inst|PIXEL_OUT[4]~4 .lut_mask = 64'h000000000C0C3F3F;
defparam \data_manager_inst|PIXEL_OUT[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N33
cyclonev_lcell_comb \vga_module_inst|red_reg~28 (
// Equation(s):
// \vga_module_inst|red_reg~28_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124~portbdataout ))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124~portbdataout ))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92~portbdataout ) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92~portbdataout ) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a124~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~28 .extended_lut = "off";
defparam \vga_module_inst|red_reg~28 .lut_mask = 64'h0055AAFF27272727;
defparam \vga_module_inst|red_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N18
cyclonev_lcell_comb \vga_module_inst|red_reg~26 (
// Equation(s):
// \vga_module_inst|red_reg~26_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( 
// ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & 
// !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2])) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76~portbdataout ))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & 
// ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76~portbdataout )))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a108~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~26 .extended_lut = "off";
defparam \vga_module_inst|red_reg~26 .lut_mask = 64'h350035F0350F35FF;
defparam \vga_module_inst|red_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N36
cyclonev_lcell_comb \vga_module_inst|red_reg~27 (
// Equation(s):
// \vga_module_inst|red_reg~27_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout )))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84~portbdataout )))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116~portbdataout 
//  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84~portbdataout )))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a116~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~27 .extended_lut = "off";
defparam \vga_module_inst|red_reg~27 .lut_mask = 64'h02468ACE13579BDF;
defparam \vga_module_inst|red_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[4]~4_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N12
cyclonev_lcell_comb \vga_module_inst|red_reg~25 (
// Equation(s):
// \vga_module_inst|red_reg~25_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100~portbdataout ) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100~portbdataout ) ) ) ) # ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout )) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout )) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a100~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~25 .extended_lut = "off";
defparam \vga_module_inst|red_reg~25 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \vga_module_inst|red_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N24
cyclonev_lcell_comb \vga_module_inst|red_reg~29 (
// Equation(s):
// \vga_module_inst|red_reg~29_combout  = ( \vga_module_inst|red_reg~27_combout  & ( \vga_module_inst|red_reg~25_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\vga_module_inst|red_reg~26_combout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\vga_module_inst|red_reg~28_combout ))) ) ) ) # ( !\vga_module_inst|red_reg~27_combout  & ( \vga_module_inst|red_reg~25_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  
// & ((\vga_module_inst|red_reg~26_combout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\vga_module_inst|red_reg~28_combout )))) ) ) ) # ( \vga_module_inst|red_reg~27_combout  & ( 
// !\vga_module_inst|red_reg~25_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\vga_module_inst|red_reg~26_combout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\vga_module_inst|red_reg~28_combout )))) ) ) ) # ( !\vga_module_inst|red_reg~27_combout  & ( !\vga_module_inst|red_reg~25_combout  & ( 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\vga_module_inst|red_reg~26_combout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\vga_module_inst|red_reg~28_combout )))) ) ) )

	.dataa(!\vga_module_inst|red_reg~28_combout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\vga_module_inst|red_reg~26_combout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\vga_module_inst|red_reg~27_combout ),
	.dataf(!\vga_module_inst|red_reg~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~29 .extended_lut = "off";
defparam \vga_module_inst|red_reg~29 .lut_mask = 64'h031103DDCF11CFDD;
defparam \vga_module_inst|red_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \vga_module_inst|red_reg~61 (
// Equation(s):
// \vga_module_inst|red_reg~61_combout  = ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\controller_inst|state.S_DONE~q  & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout )))))) # (\controller_inst|state.S_DONE~q  & (\vga_module_inst|red_reg~29_combout )) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ( (!\controller_inst|state.S_DONE~q  & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout )))))) # (\controller_inst|state.S_DONE~q  & 
// (\vga_module_inst|red_reg~29_combout )) ) )

	.dataa(!\vga_module_inst|red_reg~29_combout ),
	.datab(!\controller_inst|state.S_DONE~q ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datag(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~61 .extended_lut = "on";
defparam \vga_module_inst|red_reg~61 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \vga_module_inst|red_reg~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N36
cyclonev_lcell_comb \vga_module_inst|red_reg~30 (
// Equation(s):
// \vga_module_inst|red_reg~30_combout  = ( \vga_module_inst|red_reg~61_combout  & ( \vga_module_inst|red_reg~0_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & ((!\vga_controller_inst|LessThan1~5_combout ) # 
// ((\vga_controller_inst|LessThan1~4_combout  & !\vga_controller_inst|LessThan1~3_combout )))) ) ) )

	.dataa(!\vga_controller_inst|LessThan1~4_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|LessThan1~3_combout ),
	.datad(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datae(!\vga_module_inst|red_reg~61_combout ),
	.dataf(!\vga_module_inst|red_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~30 .extended_lut = "off";
defparam \vga_module_inst|red_reg~30 .lut_mask = 64'h00000000000000DC;
defparam \vga_module_inst|red_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N12
cyclonev_lcell_comb \vga_module_inst|red_reg[4]~feeder (
// Equation(s):
// \vga_module_inst|red_reg[4]~feeder_combout  = ( \vga_module_inst|red_reg~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg[4]~feeder .extended_lut = "off";
defparam \vga_module_inst|red_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|red_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N13
dffeas \vga_module_inst|red_reg[4] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|red_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[4] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7 (
// Equation(s):
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( 
// (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )) # 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]))) # (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 
// )))) ) ) # ( !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & 
// (!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0] & ((\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )))) # 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1] & (((\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 )))) ) )

	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datac(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 ),
	.datad(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7 .extended_lut = "off";
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7 .lut_mask = 64'h058D058D27AF27AF;
defparam \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N58
dffeas \data_manager_inst|ba_inst|p_c_reg[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_c_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_c_reg[7] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_c_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N59
dffeas \data_manager_inst|ba_inst|p_b_reg[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_b_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_b_reg[7] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_b_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N23
dffeas \data_manager_inst|ba_inst|p_a_reg[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout ),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_manager_inst|ba_inst|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_a_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_a_reg[7] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_a_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~57 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~57_sumout  = SUM(( !\data_manager_inst|ba_inst|p_c_reg [7] $ (!\data_manager_inst|ba_inst|p_b_reg [7] $ (\data_manager_inst|ba_inst|p_a_reg [7])) ) + ( \data_manager_inst|ba_inst|Add6~55  ) + ( 
// \data_manager_inst|ba_inst|Add6~54  ))
// \data_manager_inst|ba_inst|Add6~58  = CARRY(( !\data_manager_inst|ba_inst|p_c_reg [7] $ (!\data_manager_inst|ba_inst|p_b_reg [7] $ (\data_manager_inst|ba_inst|p_a_reg [7])) ) + ( \data_manager_inst|ba_inst|Add6~55  ) + ( \data_manager_inst|ba_inst|Add6~54 
//  ))
// \data_manager_inst|ba_inst|Add6~59  = SHARE((!\data_manager_inst|ba_inst|p_c_reg [7] & (\data_manager_inst|ba_inst|p_b_reg [7] & \data_manager_inst|ba_inst|p_a_reg [7])) # (\data_manager_inst|ba_inst|p_c_reg [7] & ((\data_manager_inst|ba_inst|p_a_reg [7]) 
// # (\data_manager_inst|ba_inst|p_b_reg [7]))))

	.dataa(!\data_manager_inst|ba_inst|p_c_reg [7]),
	.datab(gnd),
	.datac(!\data_manager_inst|ba_inst|p_b_reg [7]),
	.datad(!\data_manager_inst|ba_inst|p_a_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~54 ),
	.sharein(\data_manager_inst|ba_inst|Add6~55 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~57_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~58 ),
	.shareout(\data_manager_inst|ba_inst|Add6~59 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~57 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~57 .lut_mask = 64'h0000055F00005AA5;
defparam \data_manager_inst|ba_inst|Add6~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N27
cyclonev_lcell_comb \data_manager_inst|ba_inst|p_d_reg[7]~feeder (
// Equation(s):
// \data_manager_inst|ba_inst|p_d_reg[7]~feeder_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|ba_inst|p_d_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_d_reg[7]~feeder .extended_lut = "off";
defparam \data_manager_inst|ba_inst|p_d_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_manager_inst|ba_inst|p_d_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N28
dffeas \data_manager_inst|ba_inst|p_d_reg[7] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(\data_manager_inst|ba_inst|p_d_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_manager_inst|ba_inst|FETCH_DONE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_manager_inst|ba_inst|p_d_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|p_d_reg[7] .is_wysiwyg = "true";
defparam \data_manager_inst|ba_inst|p_d_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~21 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~21_sumout  = SUM(( \data_manager_inst|ba_inst|Add6~57_sumout  ) + ( \data_manager_inst|ba_inst|p_d_reg [7] ) + ( \data_manager_inst|ba_inst|Add6~18  ))
// \data_manager_inst|ba_inst|Add6~22  = CARRY(( \data_manager_inst|ba_inst|Add6~57_sumout  ) + ( \data_manager_inst|ba_inst|p_d_reg [7] ) + ( \data_manager_inst|ba_inst|Add6~18  ))

	.dataa(!\data_manager_inst|ba_inst|Add6~57_sumout ),
	.datab(gnd),
	.datac(!\data_manager_inst|ba_inst|p_d_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~21_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~21 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~21 .lut_mask = 64'h0000F0F000005555;
defparam \data_manager_inst|ba_inst|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \data_manager_inst|PIXEL_OUT[5]~5 (
// Equation(s):
// \data_manager_inst|PIXEL_OUT[5]~5_combout  = ( \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5_combout  & ( \data_manager_inst|ba_inst|Add6~21_sumout  & ( \data_manager_inst|state.S_WRITE~q  ) ) ) # ( 
// !\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5_combout  & ( \data_manager_inst|ba_inst|Add6~21_sumout  & ( (\display_inst|Decoder0~1_combout  & \data_manager_inst|state.S_WRITE~q ) ) ) ) # ( 
// \ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5_combout  & ( !\data_manager_inst|ba_inst|Add6~21_sumout  & ( (!\display_inst|Decoder0~1_combout  & \data_manager_inst|state.S_WRITE~q ) ) ) )

	.dataa(gnd),
	.datab(!\display_inst|Decoder0~1_combout ),
	.datac(gnd),
	.datad(!\data_manager_inst|state.S_WRITE~q ),
	.datae(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~5_combout ),
	.dataf(!\data_manager_inst|ba_inst|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|PIXEL_OUT[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|PIXEL_OUT[5]~5 .extended_lut = "off";
defparam \data_manager_inst|PIXEL_OUT[5]~5 .lut_mask = 64'h000000CC003300FF;
defparam \data_manager_inst|PIXEL_OUT[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X43_Y12_N2
dffeas \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAMProc_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N51
cyclonev_lcell_comb \vga_module_inst|red_reg~31 (
// Equation(s):
// \vga_module_inst|red_reg~31_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout )))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~31 .extended_lut = "off";
defparam \vga_module_inst|red_reg~31 .lut_mask = 64'h050305F3F503F5F3;
defparam \vga_module_inst|red_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N48
cyclonev_lcell_comb \vga_module_inst|red_reg~32 (
// Equation(s):
// \vga_module_inst|red_reg~32_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout )))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))) ) ) ) # 
// ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & 
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & 
// ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~32 .extended_lut = "off";
defparam \vga_module_inst|red_reg~32 .lut_mask = 64'h0530053FF530F53F;
defparam \vga_module_inst|red_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N36
cyclonev_lcell_comb \vga_module_inst|red_reg~34 (
// Equation(s):
// \vga_module_inst|red_reg~34_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125~portbdataout ) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125~portbdataout  & \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117~portbdataout )) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117~portbdataout )) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a117~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a125~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a101~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a109~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~34 .extended_lut = "off";
defparam \vga_module_inst|red_reg~34 .lut_mask = 64'h05F505F50303F3F3;
defparam \vga_module_inst|red_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[5]~5_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N30
cyclonev_lcell_comb \vga_module_inst|red_reg~33 (
// Equation(s):
// \vga_module_inst|red_reg~33_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77~portbdataout ) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77~portbdataout ) ) ) ) # ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85~portbdataout ))) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85~portbdataout ))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~33 .extended_lut = "off";
defparam \vga_module_inst|red_reg~33 .lut_mask = 64'h0A5F0A5F22227777;
defparam \vga_module_inst|red_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N54
cyclonev_lcell_comb \vga_module_inst|red_reg~35 (
// Equation(s):
// \vga_module_inst|red_reg~35_combout  = ( \vga_module_inst|red_reg~34_combout  & ( \vga_module_inst|red_reg~33_combout  & ( ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\vga_module_inst|red_reg~31_combout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\vga_module_inst|red_reg~32_combout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\vga_module_inst|red_reg~34_combout  & 
// ( \vga_module_inst|red_reg~33_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\vga_module_inst|red_reg~31_combout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\vga_module_inst|red_reg~32_combout ))))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( \vga_module_inst|red_reg~34_combout  & ( !\vga_module_inst|red_reg~33_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b 
// [3] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\vga_module_inst|red_reg~31_combout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\vga_module_inst|red_reg~32_combout ))))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\vga_module_inst|red_reg~34_combout  & ( !\vga_module_inst|red_reg~33_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\vga_module_inst|red_reg~31_combout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\vga_module_inst|red_reg~32_combout ))))) ) ) )

	.dataa(!\vga_module_inst|red_reg~31_combout ),
	.datab(!\vga_module_inst|red_reg~32_combout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\vga_module_inst|red_reg~34_combout ),
	.dataf(!\vga_module_inst|red_reg~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~35 .extended_lut = "off";
defparam \vga_module_inst|red_reg~35 .lut_mask = 64'h5030503F5F305F3F;
defparam \vga_module_inst|red_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \vga_module_inst|red_reg~57 (
// Equation(s):
// \vga_module_inst|red_reg~57_combout  = ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\controller_inst|state.S_DONE~q  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 
// )))))) # (\controller_inst|state.S_DONE~q  & ((((\vga_module_inst|red_reg~35_combout ))))) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\controller_inst|state.S_DONE~q  & 
// ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 )))))) # (\controller_inst|state.S_DONE~q  & ((((\vga_module_inst|red_reg~35_combout ))))) 
// ) )

	.dataa(!\controller_inst|state.S_DONE~q ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datad(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\vga_module_inst|red_reg~35_combout ),
	.datag(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~57 .extended_lut = "on";
defparam \vga_module_inst|red_reg~57 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \vga_module_inst|red_reg~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N39
cyclonev_lcell_comb \vga_module_inst|red_reg~36 (
// Equation(s):
// \vga_module_inst|red_reg~36_combout  = ( \vga_module_inst|red_reg~57_combout  & ( \vga_module_inst|red_reg~0_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & ((!\vga_controller_inst|LessThan1~5_combout ) # 
// ((\vga_controller_inst|LessThan1~4_combout  & !\vga_controller_inst|LessThan1~3_combout )))) ) ) )

	.dataa(!\vga_controller_inst|LessThan1~4_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datad(!\vga_controller_inst|LessThan1~3_combout ),
	.datae(!\vga_module_inst|red_reg~57_combout ),
	.dataf(!\vga_module_inst|red_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~36 .extended_lut = "off";
defparam \vga_module_inst|red_reg~36 .lut_mask = 64'h0000000000000D0C;
defparam \vga_module_inst|red_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N24
cyclonev_lcell_comb \vga_module_inst|red_reg[5]~feeder (
// Equation(s):
// \vga_module_inst|red_reg[5]~feeder_combout  = ( \vga_module_inst|red_reg~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg[5]~feeder .extended_lut = "off";
defparam \vga_module_inst|red_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|red_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N25
dffeas \vga_module_inst|red_reg[5] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|red_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[5] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~61 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~61_sumout  = SUM(( GND ) + ( \data_manager_inst|ba_inst|Add6~59  ) + ( \data_manager_inst|ba_inst|Add6~58  ))
// \data_manager_inst|ba_inst|Add6~62  = CARRY(( GND ) + ( \data_manager_inst|ba_inst|Add6~59  ) + ( \data_manager_inst|ba_inst|Add6~58  ))
// \data_manager_inst|ba_inst|Add6~63  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~58 ),
	.sharein(\data_manager_inst|ba_inst|Add6~59 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~61_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~62 ),
	.shareout(\data_manager_inst|ba_inst|Add6~63 ));
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~61 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~61 .lut_mask = 64'h0000000000000000;
defparam \data_manager_inst|ba_inst|Add6~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~25 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~25_sumout  = SUM(( \data_manager_inst|ba_inst|Add6~61_sumout  ) + ( GND ) + ( \data_manager_inst|ba_inst|Add6~22  ))
// \data_manager_inst|ba_inst|Add6~26  = CARRY(( \data_manager_inst|ba_inst|Add6~61_sumout  ) + ( GND ) + ( \data_manager_inst|ba_inst|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_manager_inst|ba_inst|Add6~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~25_sumout ),
	.cout(\data_manager_inst|ba_inst|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~25 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \data_manager_inst|ba_inst|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N21
cyclonev_lcell_comb \data_manager_inst|PIXEL_OUT[6]~6 (
// Equation(s):
// \data_manager_inst|PIXEL_OUT[6]~6_combout  = ( \data_manager_inst|ba_inst|Add6~25_sumout  & ( \data_manager_inst|state.S_WRITE~q  & ( (\display_inst|Decoder0~1_combout ) # 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~6_combout ) ) ) ) # ( !\data_manager_inst|ba_inst|Add6~25_sumout  & ( \data_manager_inst|state.S_WRITE~q  & ( 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~6_combout  & !\display_inst|Decoder0~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~6_combout ),
	.datac(!\display_inst|Decoder0~1_combout ),
	.datad(gnd),
	.datae(!\data_manager_inst|ba_inst|Add6~25_sumout ),
	.dataf(!\data_manager_inst|state.S_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|PIXEL_OUT[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|PIXEL_OUT[6]~6 .extended_lut = "off";
defparam \data_manager_inst|PIXEL_OUT[6]~6 .lut_mask = 64'h0000000030303F3F;
defparam \data_manager_inst|PIXEL_OUT[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N57
cyclonev_lcell_comb \vga_module_inst|red_reg~39 (
// Equation(s):
// \vga_module_inst|red_reg~39_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86~portbdataout )))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86~portbdataout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86~portbdataout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86~portbdataout )))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a118~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~39 .extended_lut = "off";
defparam \vga_module_inst|red_reg~39 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \vga_module_inst|red_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N6
cyclonev_lcell_comb \vga_module_inst|red_reg~40 (
// Equation(s):
// \vga_module_inst|red_reg~40_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126~portbdataout ))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126~portbdataout ))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ( (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a126~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~40 .extended_lut = "off";
defparam \vga_module_inst|red_reg~40 .lut_mask = 64'h550055FF330F330F;
defparam \vga_module_inst|red_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N0
cyclonev_lcell_comb \vga_module_inst|red_reg~38 (
// Equation(s):
// \vga_module_inst|red_reg~38_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout )))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78~portbdataout ))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110~portbdataout  
// & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout )))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78~portbdataout ))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a110~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~38 .extended_lut = "off";
defparam \vga_module_inst|red_reg~38 .lut_mask = 64'h04268CAE15379DBF;
defparam \vga_module_inst|red_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[6]~6_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N42
cyclonev_lcell_comb \vga_module_inst|red_reg~37 (
// Equation(s):
// \vga_module_inst|red_reg~37_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( 
// ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70~portbdataout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70~portbdataout )))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout  
// & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70~portbdataout ))))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a102~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~37 .extended_lut = "off";
defparam \vga_module_inst|red_reg~37 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \vga_module_inst|red_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N48
cyclonev_lcell_comb \vga_module_inst|red_reg~41 (
// Equation(s):
// \vga_module_inst|red_reg~41_combout  = ( \vga_module_inst|red_reg~38_combout  & ( \vga_module_inst|red_reg~37_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\vga_module_inst|red_reg~39_combout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vga_module_inst|red_reg~40_combout )))) ) ) ) # ( 
// !\vga_module_inst|red_reg~38_combout  & ( \vga_module_inst|red_reg~37_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\vga_module_inst|red_reg~39_combout )) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vga_module_inst|red_reg~40_combout ))))) ) ) ) # ( \vga_module_inst|red_reg~38_combout  & ( !\vga_module_inst|red_reg~37_combout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\vga_module_inst|red_reg~39_combout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vga_module_inst|red_reg~40_combout ))))) ) ) ) # ( 
// !\vga_module_inst|red_reg~38_combout  & ( !\vga_module_inst|red_reg~37_combout  & ( (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\vga_module_inst|red_reg~39_combout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vga_module_inst|red_reg~40_combout ))))) ) ) )

	.dataa(!\vga_module_inst|red_reg~39_combout ),
	.datab(!\vga_module_inst|red_reg~40_combout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\vga_module_inst|red_reg~38_combout ),
	.dataf(!\vga_module_inst|red_reg~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~41 .extended_lut = "off";
defparam \vga_module_inst|red_reg~41 .lut_mask = 64'h050305F3F503F5F3;
defparam \vga_module_inst|red_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N42
cyclonev_lcell_comb \vga_module_inst|red_reg~53 (
// Equation(s):
// \vga_module_inst|red_reg~53_combout  = ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\controller_inst|state.S_DONE~q  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout )))) # (\controller_inst|state.S_DONE~q  & ((((\vga_module_inst|red_reg~41_combout ))))) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ( (!\controller_inst|state.S_DONE~q  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout )))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout )))) # (\controller_inst|state.S_DONE~q  & 
// ((((\vga_module_inst|red_reg~41_combout ))))) ) )

	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datad(!\controller_inst|state.S_DONE~q ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\vga_module_inst|red_reg~41_combout ),
	.datag(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~53 .extended_lut = "on";
defparam \vga_module_inst|red_reg~53 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \vga_module_inst|red_reg~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N42
cyclonev_lcell_comb \vga_module_inst|red_reg~42 (
// Equation(s):
// \vga_module_inst|red_reg~42_combout  = ( \vga_module_inst|red_reg~53_combout  & ( \vga_module_inst|red_reg~0_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & ((!\vga_controller_inst|LessThan1~5_combout ) # 
// ((!\vga_controller_inst|LessThan1~3_combout  & \vga_controller_inst|LessThan1~4_combout )))) ) ) )

	.dataa(!\vga_controller_inst|LessThan1~3_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|LessThan1~4_combout ),
	.datad(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datae(!\vga_module_inst|red_reg~53_combout ),
	.dataf(!\vga_module_inst|red_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~42 .extended_lut = "off";
defparam \vga_module_inst|red_reg~42 .lut_mask = 64'h00000000000000CE;
defparam \vga_module_inst|red_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N57
cyclonev_lcell_comb \vga_module_inst|red_reg[6]~feeder (
// Equation(s):
// \vga_module_inst|red_reg[6]~feeder_combout  = ( \vga_module_inst|red_reg~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg[6]~feeder .extended_lut = "off";
defparam \vga_module_inst|red_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|red_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N59
dffeas \vga_module_inst|red_reg[6] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|red_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[6] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~65 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~65_sumout  = SUM(( GND ) + ( \data_manager_inst|ba_inst|Add6~63  ) + ( \data_manager_inst|ba_inst|Add6~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~62 ),
	.sharein(\data_manager_inst|ba_inst|Add6~63 ),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~65 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~65 .lut_mask = 64'h0000000000000000;
defparam \data_manager_inst|ba_inst|Add6~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_lcell_comb \data_manager_inst|ba_inst|Add6~29 (
// Equation(s):
// \data_manager_inst|ba_inst|Add6~29_sumout  = SUM(( \data_manager_inst|ba_inst|Add6~65_sumout  ) + ( GND ) + ( \data_manager_inst|ba_inst|Add6~26  ))

	.dataa(!\data_manager_inst|ba_inst|Add6~65_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data_manager_inst|ba_inst|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data_manager_inst|ba_inst|Add6~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|ba_inst|Add6~29 .extended_lut = "off";
defparam \data_manager_inst|ba_inst|Add6~29 .lut_mask = 64'h0000FFFF00005555;
defparam \data_manager_inst|ba_inst|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N51
cyclonev_lcell_comb \data_manager_inst|PIXEL_OUT[7]~7 (
// Equation(s):
// \data_manager_inst|PIXEL_OUT[7]~7_combout  = ( \data_manager_inst|ba_inst|Add6~29_sumout  & ( \data_manager_inst|state.S_WRITE~q  & ( (\display_inst|Decoder0~1_combout ) # 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout ) ) ) ) # ( !\data_manager_inst|ba_inst|Add6~29_sumout  & ( \data_manager_inst|state.S_WRITE~q  & ( 
// (\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout  & !\display_inst|Decoder0~1_combout ) ) ) )

	.dataa(!\ROMInit_inst|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7_combout ),
	.datab(gnd),
	.datac(!\display_inst|Decoder0~1_combout ),
	.datad(gnd),
	.datae(!\data_manager_inst|ba_inst|Add6~29_sumout ),
	.dataf(!\data_manager_inst|state.S_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_manager_inst|PIXEL_OUT[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_manager_inst|PIXEL_OUT[7]~7 .extended_lut = "off";
defparam \data_manager_inst|PIXEL_OUT[7]~7 .lut_mask = 64'h0000000050505F5F;
defparam \data_manager_inst|PIXEL_OUT[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1149w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1331w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1176w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1358w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1166w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1348w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1186w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1368w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N24
cyclonev_lcell_comb \vga_module_inst|red_reg~43 (
// Equation(s):
// \vga_module_inst|red_reg~43_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ) ) ) ) # ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ))) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~43 .extended_lut = "off";
defparam \vga_module_inst|red_reg~43 .lut_mask = 64'h5353535300F00FFF;
defparam \vga_module_inst|red_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1316w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1489w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1296w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1469w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1306w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1479w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1286w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1459w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N15
cyclonev_lcell_comb \vga_module_inst|red_reg~46 (
// Equation(s):
// \vga_module_inst|red_reg~46_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111~portbdataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127~portbdataout ))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111~portbdataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127~portbdataout )))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111~portbdataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127~portbdataout )))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & ( (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127~portbdataout )))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a127~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a111~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a119~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a103~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~46 .extended_lut = "off";
defparam \vga_module_inst|red_reg~46 .lut_mask = 64'h031103DDCF11CFDD;
defparam \vga_module_inst|red_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1276w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1449w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1245w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1418w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1266w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1439w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1256w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1429w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N9
cyclonev_lcell_comb \vga_module_inst|red_reg~45 (
// Equation(s):
// \vga_module_inst|red_reg~45_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71~portbdataout )))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95~portbdataout ))) ) ) ) # ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71~portbdataout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & 
// !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95~portbdataout ))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & 
// ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~45 .extended_lut = "off";
defparam \vga_module_inst|red_reg~45 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \vga_module_inst|red_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1226w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1408w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1216w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1398w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1196w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1378w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputCLKENA0_outclk ),
	.clk1(\CLK~inputCLKENA0_outclk ),
	.ena0(\RAMProc_inst|altsyncram_component|auto_generated|decode2|w_anode1206w [3]),
	.ena1(\RAMProc_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1388w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_manager_inst|PIXEL_OUT[7]~7_combout }),
	.portaaddr({\data_manager_inst|W_ADDR[12]~12_combout ,\data_manager_inst|W_ADDR[11]~11_combout ,\data_manager_inst|W_ADDR[10]~10_combout ,\data_manager_inst|W_ADDR[9]~9_combout ,\data_manager_inst|W_ADDR[8]~8_combout ,\data_manager_inst|W_ADDR[7]~7_combout ,
\data_manager_inst|W_ADDR[6]~6_combout ,\data_manager_inst|W_ADDR[5]~5_combout ,\data_manager_inst|W_ADDR[4]~4_combout ,\data_manager_inst|W_ADDR[3]~3_combout ,\data_manager_inst|W_ADDR[2]~2_combout ,\data_manager_inst|W_ADDR[1]~1_combout ,
\data_manager_inst|W_ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_controller_inst|R_ADDR[12]~12_combout ,\vga_controller_inst|R_ADDR[11]~11_combout ,\vga_controller_inst|R_ADDR[10]~10_combout ,\vga_controller_inst|R_ADDR[9]~9_combout ,\vga_controller_inst|R_ADDR[8]~8_combout ,\vga_controller_inst|R_ADDR[7]~7_combout ,
\vga_controller_inst|R_ADDR[6]~6_combout ,\vga_controller_inst|R_ADDR[5]~5_combout ,\vga_controller_inst|R_ADDR[4]~4_combout ,\vga_controller_inst|R_ADDR[3]~3_combout ,\vga_controller_inst|R_ADDR[2]~2_combout ,\vga_controller_inst|R_ADDR[1]~1_combout ,
\vga_controller_inst|R_ADDR[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "RAMProc:RAMProc_inst|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 131072;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N6
cyclonev_lcell_comb \vga_module_inst|red_reg~44 (
// Equation(s):
// \vga_module_inst|red_reg~44_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( 
// (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( 
// \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout )))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout ))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout )))) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( 
// !\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout ))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout )))) ) ) )

	.dataa(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datab(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.dataf(!\RAMProc_inst|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~44 .extended_lut = "off";
defparam \vga_module_inst|red_reg~44 .lut_mask = 64'h0305F30503F5F3F5;
defparam \vga_module_inst|red_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N18
cyclonev_lcell_comb \vga_module_inst|red_reg~47 (
// Equation(s):
// \vga_module_inst|red_reg~47_combout  = ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \vga_module_inst|red_reg~44_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\vga_module_inst|red_reg~46_combout ) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \vga_module_inst|red_reg~44_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\vga_module_inst|red_reg~43_combout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\vga_module_inst|red_reg~45_combout ))) ) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\vga_module_inst|red_reg~44_combout  & ( (\vga_module_inst|red_reg~46_combout  & \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\vga_module_inst|red_reg~44_combout  & ( (!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & (\vga_module_inst|red_reg~43_combout )) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\vga_module_inst|red_reg~45_combout ))) ) ) )

	.dataa(!\vga_module_inst|red_reg~43_combout ),
	.datab(!\vga_module_inst|red_reg~46_combout ),
	.datac(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\vga_module_inst|red_reg~45_combout ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\vga_module_inst|red_reg~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~47 .extended_lut = "off";
defparam \vga_module_inst|red_reg~47 .lut_mask = 64'h505F0303505FF3F3;
defparam \vga_module_inst|red_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \vga_module_inst|red_reg~49 (
// Equation(s):
// \vga_module_inst|red_reg~49_combout  = ( !\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\controller_inst|state.S_DONE~q  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )))) # (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 )))) # (\controller_inst|state.S_DONE~q  & ((((\vga_module_inst|red_reg~47_combout ))))) ) ) # ( \RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\controller_inst|state.S_DONE~q  & ((!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )))) # 
// (\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 )))) # (\controller_inst|state.S_DONE~q  & ((((\vga_module_inst|red_reg~47_combout ))))) ) )

	.dataa(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 ),
	.datab(!\controller_inst|state.S_DONE~q ),
	.datac(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datad(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\RAMProc_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\vga_module_inst|red_reg~47_combout ),
	.datag(!\ROM_to_VGA|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~49 .extended_lut = "on";
defparam \vga_module_inst|red_reg~49 .lut_mask = 64'h0C440C443F773F77;
defparam \vga_module_inst|red_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N45
cyclonev_lcell_comb \vga_module_inst|red_reg~48 (
// Equation(s):
// \vga_module_inst|red_reg~48_combout  = ( \vga_module_inst|red_reg~49_combout  & ( \vga_module_inst|red_reg~0_combout  & ( (\vga_controller_inst|CUR_COORD_STATE~9_combout  & ((!\vga_controller_inst|LessThan1~5_combout ) # 
// ((!\vga_controller_inst|LessThan1~3_combout  & \vga_controller_inst|LessThan1~4_combout )))) ) ) )

	.dataa(!\vga_controller_inst|LessThan1~3_combout ),
	.datab(!\vga_controller_inst|LessThan1~5_combout ),
	.datac(!\vga_controller_inst|CUR_COORD_STATE~9_combout ),
	.datad(!\vga_controller_inst|LessThan1~4_combout ),
	.datae(!\vga_module_inst|red_reg~49_combout ),
	.dataf(!\vga_module_inst|red_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg~48 .extended_lut = "off";
defparam \vga_module_inst|red_reg~48 .lut_mask = 64'h0000000000000C0E;
defparam \vga_module_inst|red_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N18
cyclonev_lcell_comb \vga_module_inst|red_reg[7]~feeder (
// Equation(s):
// \vga_module_inst|red_reg[7]~feeder_combout  = ( \vga_module_inst|red_reg~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|red_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|red_reg[7]~feeder .extended_lut = "off";
defparam \vga_module_inst|red_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|red_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N19
dffeas \vga_module_inst|red_reg[7] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|red_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|red_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|red_reg[7] .is_wysiwyg = "true";
defparam \vga_module_inst|red_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N49
dffeas \vga_module_inst|green_reg[0] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[0] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N31
dffeas \vga_module_inst|green_reg[1] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[1] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N39
cyclonev_lcell_comb \vga_module_inst|green_reg[2]~feeder (
// Equation(s):
// \vga_module_inst|green_reg[2]~feeder_combout  = ( \vga_module_inst|red_reg~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|green_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|green_reg[2]~feeder .extended_lut = "off";
defparam \vga_module_inst|green_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|green_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N40
dffeas \vga_module_inst|green_reg[2] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|green_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[2] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N20
dffeas \vga_module_inst|green_reg[3] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[3] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N1
dffeas \vga_module_inst|green_reg[4] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[4] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N3
cyclonev_lcell_comb \vga_module_inst|green_reg[5]~feeder (
// Equation(s):
// \vga_module_inst|green_reg[5]~feeder_combout  = ( \vga_module_inst|red_reg~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|green_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|green_reg[5]~feeder .extended_lut = "off";
defparam \vga_module_inst|green_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|green_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N4
dffeas \vga_module_inst|green_reg[5] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|green_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[5] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y77_N7
dffeas \vga_module_inst|green_reg[6] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[6] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N57
cyclonev_lcell_comb \vga_module_inst|green_reg[7]~feeder (
// Equation(s):
// \vga_module_inst|green_reg[7]~feeder_combout  = ( \vga_module_inst|red_reg~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|green_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|green_reg[7]~feeder .extended_lut = "off";
defparam \vga_module_inst|green_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|green_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N58
dffeas \vga_module_inst|green_reg[7] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|green_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|green_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|green_reg[7] .is_wysiwyg = "true";
defparam \vga_module_inst|green_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N25
dffeas \vga_module_inst|blue_reg[0] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[0] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N33
cyclonev_lcell_comb \vga_module_inst|blue_reg[1]~feeder (
// Equation(s):
// \vga_module_inst|blue_reg[1]~feeder_combout  = ( \vga_module_inst|red_reg~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|blue_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|blue_reg[1]~feeder .extended_lut = "off";
defparam \vga_module_inst|blue_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|blue_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N35
dffeas \vga_module_inst|blue_reg[1] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|blue_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[1] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N12
cyclonev_lcell_comb \vga_module_inst|blue_reg[2]~feeder (
// Equation(s):
// \vga_module_inst|blue_reg[2]~feeder_combout  = ( \vga_module_inst|red_reg~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|blue_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|blue_reg[2]~feeder .extended_lut = "off";
defparam \vga_module_inst|blue_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|blue_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N13
dffeas \vga_module_inst|blue_reg[2] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|blue_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[2] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N21
cyclonev_lcell_comb \vga_module_inst|blue_reg[3]~feeder (
// Equation(s):
// \vga_module_inst|blue_reg[3]~feeder_combout  = ( \vga_module_inst|red_reg~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|blue_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|blue_reg[3]~feeder .extended_lut = "off";
defparam \vga_module_inst|blue_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|blue_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N22
dffeas \vga_module_inst|blue_reg[3] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|blue_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[3] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N3
cyclonev_lcell_comb \vga_module_inst|blue_reg[4]~feeder (
// Equation(s):
// \vga_module_inst|blue_reg[4]~feeder_combout  = ( \vga_module_inst|red_reg~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|blue_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|blue_reg[4]~feeder .extended_lut = "off";
defparam \vga_module_inst|blue_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|blue_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y77_N4
dffeas \vga_module_inst|blue_reg[4] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|blue_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[4] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N30
cyclonev_lcell_comb \vga_module_inst|blue_reg[5]~feeder (
// Equation(s):
// \vga_module_inst|blue_reg[5]~feeder_combout  = ( \vga_module_inst|red_reg~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|blue_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|blue_reg[5]~feeder .extended_lut = "off";
defparam \vga_module_inst|blue_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|blue_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N31
dffeas \vga_module_inst|blue_reg[5] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|blue_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[5] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N9
cyclonev_lcell_comb \vga_module_inst|blue_reg[6]~feeder (
// Equation(s):
// \vga_module_inst|blue_reg[6]~feeder_combout  = ( \vga_module_inst|red_reg~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|red_reg~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|blue_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|blue_reg[6]~feeder .extended_lut = "off";
defparam \vga_module_inst|blue_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|blue_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N10
dffeas \vga_module_inst|blue_reg[6] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|blue_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[6] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y77_N7
dffeas \vga_module_inst|blue_reg[7] (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|red_reg~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|blue_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|blue_reg[7] .is_wysiwyg = "true";
defparam \vga_module_inst|blue_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N6
cyclonev_lcell_comb \vga_module_inst|hysnc_reg~0 (
// Equation(s):
// \vga_module_inst|hysnc_reg~0_combout  = ( \vga_module_inst|h_state.H_PULSE_STATE~q  & ( \vga_module_inst|h_state.H_BACK_STATE~q  ) ) # ( !\vga_module_inst|h_state.H_PULSE_STATE~q  & ( ((!\vga_module_inst|h_state.H_ACTIVE_STATE~q ) # 
// ((\vga_module_inst|h_state.H_FRONT_STATE~q ) # (\vga_module_inst|h_state.H_BACK_STATE~q ))) # (\vga_module_inst|hysnc_reg~q ) ) )

	.dataa(!\vga_module_inst|hysnc_reg~q ),
	.datab(!\vga_module_inst|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_module_inst|h_state.H_BACK_STATE~q ),
	.datad(!\vga_module_inst|h_state.H_FRONT_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_module_inst|h_state.H_PULSE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|hysnc_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|hysnc_reg~0 .extended_lut = "off";
defparam \vga_module_inst|hysnc_reg~0 .lut_mask = 64'hDFFFDFFF0F0F0F0F;
defparam \vga_module_inst|hysnc_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N5
dffeas \vga_module_inst|hysnc_reg (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(gnd),
	.asdata(\vga_module_inst|hysnc_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|hysnc_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|hysnc_reg .is_wysiwyg = "true";
defparam \vga_module_inst|hysnc_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N57
cyclonev_lcell_comb \vga_module_inst|vsync_reg~0 (
// Equation(s):
// \vga_module_inst|vsync_reg~0_combout  = ( \vga_module_inst|v_state.V_PULSE_STATE~q  & ( \vga_module_inst|v_state.V_BACK_STATE~q  ) ) # ( !\vga_module_inst|v_state.V_PULSE_STATE~q  & ( ((!\vga_module_inst|v_state.V_ACTIVE_STATE~q ) # 
// ((\vga_module_inst|vsync_reg~q ) # (\vga_module_inst|v_state.V_BACK_STATE~q ))) # (\vga_module_inst|v_state.V_FRONT_STATE~q ) ) )

	.dataa(!\vga_module_inst|v_state.V_FRONT_STATE~q ),
	.datab(!\vga_module_inst|v_state.V_ACTIVE_STATE~q ),
	.datac(!\vga_module_inst|v_state.V_BACK_STATE~q ),
	.datad(!\vga_module_inst|vsync_reg~q ),
	.datae(gnd),
	.dataf(!\vga_module_inst|v_state.V_PULSE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|vsync_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|vsync_reg~0 .extended_lut = "off";
defparam \vga_module_inst|vsync_reg~0 .lut_mask = 64'hDFFFDFFF0F0F0F0F;
defparam \vga_module_inst|vsync_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N12
cyclonev_lcell_comb \vga_module_inst|vsync_reg~feeder (
// Equation(s):
// \vga_module_inst|vsync_reg~feeder_combout  = ( \vga_module_inst|vsync_reg~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_module_inst|vsync_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|vsync_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|vsync_reg~feeder .extended_lut = "off";
defparam \vga_module_inst|vsync_reg~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_module_inst|vsync_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N14
dffeas \vga_module_inst|vsync_reg (
	.clk(!\vga_clock_inst|CLK_OUT_25~q ),
	.d(\vga_module_inst|vsync_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_module_inst|vsync_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_module_inst|vsync_reg .is_wysiwyg = "true";
defparam \vga_module_inst|vsync_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N9
cyclonev_lcell_comb \vga_module_inst|blank (
// Equation(s):
// \vga_module_inst|blank~combout  = ( \vga_module_inst|vsync_reg~q  & ( \vga_module_inst|hysnc_reg~q  ) )

	.dataa(!\vga_module_inst|hysnc_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_module_inst|vsync_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_module_inst|blank~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_module_inst|blank .extended_lut = "off";
defparam \vga_module_inst|blank .lut_mask = 64'h0000555500005555;
defparam \vga_module_inst|blank .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N39
cyclonev_lcell_comb \display_inst|Decoder0~0 (
// Equation(s):
// \display_inst|Decoder0~0_combout  = ( !\zoom_controller_inst|ALGORITHM [0] & ( \zoom_controller_inst|ALGORITHM [1] ) )

	.dataa(!\zoom_controller_inst|ALGORITHM [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|ALGORITHM [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_inst|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_inst|Decoder0~0 .extended_lut = "off";
defparam \display_inst|Decoder0~0 .lut_mask = 64'h5555555500000000;
defparam \display_inst|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N54
cyclonev_lcell_comb \display_inst|Decoder0~2 (
// Equation(s):
// \display_inst|Decoder0~2_combout  = ( \zoom_controller_inst|ALGORITHM [0] & ( !\zoom_controller_inst|ALGORITHM [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\zoom_controller_inst|ALGORITHM [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\zoom_controller_inst|ALGORITHM [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display_inst|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display_inst|Decoder0~2 .extended_lut = "off";
defparam \display_inst|Decoder0~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \display_inst|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y58_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y18_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
