
SPIJPFULLDUPLEXSLAVE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000284  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800041c  0800041c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800041c  0800041c  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800041c  0800041c  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800041c  0800041c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800041c  0800041c  0000141c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000420  08000420  00001420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000424  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  08000428  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000428  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000014d9  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000005b0  00000000  00000000  0000350d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001f8  00000000  00000000  00003ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000015d  00000000  00000000  00003cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013e8d  00000000  00000000  00003e15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002444  00000000  00000000  00017ca2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007ec96  00000000  00000000  0001a0e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00098d7c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000005b8  00000000  00000000  00098dc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00099378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000404 	.word	0x08000404

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	08000404 	.word	0x08000404

080001d8 <confRCC>:
#include "conf.h"

void confRCC(void){
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
                /*    IOB,    IOA,   AF*/
    RCC->AHB1ENR |= (1<<0); // GPIOA SPI1
 80001dc:	4b08      	ldr	r3, [pc, #32]	@ (8000200 <confRCC+0x28>)
 80001de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001e0:	4a07      	ldr	r2, [pc, #28]	@ (8000200 <confRCC+0x28>)
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |=(1<<12);//ENCENDEMOS SPI1
 80001e8:	4b05      	ldr	r3, [pc, #20]	@ (8000200 <confRCC+0x28>)
 80001ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80001ec:	4a04      	ldr	r2, [pc, #16]	@ (8000200 <confRCC+0x28>)
 80001ee:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80001f2:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80001f4:	bf00      	nop
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	40023800 	.word	0x40023800

08000204 <confGPIO>:
void confGPIO(void){
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0
	GPIOA->MODER |= (2<<(2*4)|2<<(2*5)|2<<(2*6)|2<<(2*7));//ALTERNATE FUNCTION DEL PA5,PA6 Y PA7
 8000208:	4b0c      	ldr	r3, [pc, #48]	@ (800023c <confGPIO+0x38>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	4a0b      	ldr	r2, [pc, #44]	@ (800023c <confGPIO+0x38>)
 800020e:	f443 432a 	orr.w	r3, r3, #43520	@ 0xaa00
 8000212:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0]|=(5<<(4*4)|5<<(4*5)|5<<(4*6)|5<<(4*7));//PARTE BAJA DEL AFR Y PONEMOS EL AF5 DEL SPI
 8000214:	4b09      	ldr	r3, [pc, #36]	@ (800023c <confGPIO+0x38>)
 8000216:	6a1b      	ldr	r3, [r3, #32]
 8000218:	4a08      	ldr	r2, [pc, #32]	@ (800023c <confGPIO+0x38>)
 800021a:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 800021e:	f443 03aa 	orr.w	r3, r3, #5570560	@ 0x550000
 8000222:	6213      	str	r3, [r2, #32]
	/*haniLitacion por hardware quiere decir que es habilitación manual*/
	//GPIOA->MODER |= (1<<(2*4));
	//GPIOA->OSPEEDR|=(3<<(2*4));
	GPIOC->MODER |=(1<<2*13);
 8000224:	4b06      	ldr	r3, [pc, #24]	@ (8000240 <confGPIO+0x3c>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4a05      	ldr	r2, [pc, #20]	@ (8000240 <confGPIO+0x3c>)
 800022a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800022e:	6013      	str	r3, [r2, #0]
}
 8000230:	bf00      	nop
 8000232:	46bd      	mov	sp, r7
 8000234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000238:	4770      	bx	lr
 800023a:	bf00      	nop
 800023c:	40020000 	.word	0x40020000
 8000240:	40020800 	.word	0x40020800

08000244 <confSPI>:


void confSPI(void){
 8000244:	b480      	push	{r7}
 8000246:	af00      	add	r7, sp, #0
	SPI1->CR1 |=(3<<3);//seleccionamos un baudrate a frec de reloj de 1mhz
	SPI1->CR1 |=(1<<2);//activamos modo maestro
	SPI1->CR1 |=(1<<9);//ACTIVAMOS SS POR SOFTWARE SSM
	SPI1->CR1 |=(1<<8);//ACTIVAMOS EL SS INTERNO PARA FORZAR UNNA HABILITACIÓN EN EL MAESTRO SSI
	*/
	SPI1->CR1 |=(1<<6);//PRENDEMOS EL SPI
 8000248:	4b05      	ldr	r3, [pc, #20]	@ (8000260 <confSPI+0x1c>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a04      	ldr	r2, [pc, #16]	@ (8000260 <confSPI+0x1c>)
 800024e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000252:	6013      	str	r3, [r2, #0]
}
 8000254:	bf00      	nop
 8000256:	46bd      	mov	sp, r7
 8000258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025c:	4770      	bx	lr
 800025e:	bf00      	nop
 8000260:	40013000 	.word	0x40013000

08000264 <config>:

void config(void){
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0
    confRCC();
 8000268:	f7ff ffb6 	bl	80001d8 <confRCC>
    confGPIO();
 800026c:	f7ff ffca 	bl	8000204 <confGPIO>
    confSPI();
 8000270:	f7ff ffe8 	bl	8000244 <confSPI>
}
 8000274:	bf00      	nop
 8000276:	bd80      	pop	{r7, pc}

08000278 <main>:
// ---------- Class ----------
// -------- Variables --------
// ----------- Main -----------

void delay_ms(volatile uint32_t);
int main(void){
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0
	config();
 800027e:	f7ff fff1 	bl	8000264 <config>
	while(1){
		if(SPI1->SR & SPI_SR_RXNE){
 8000282:	4b0c      	ldr	r3, [pc, #48]	@ (80002b4 <main+0x3c>)
 8000284:	689b      	ldr	r3, [r3, #8]
 8000286:	f003 0301 	and.w	r3, r3, #1
 800028a:	2b00      	cmp	r3, #0
 800028c:	d0f9      	beq.n	8000282 <main+0xa>
			uint8_t aux = SPI1->SR;
 800028e:	4b09      	ldr	r3, [pc, #36]	@ (80002b4 <main+0x3c>)
 8000290:	689b      	ldr	r3, [r3, #8]
 8000292:	71fb      	strb	r3, [r7, #7]
			if(aux == LED_ON)
 8000294:	79fb      	ldrb	r3, [r7, #7]
 8000296:	2b3a      	cmp	r3, #58	@ 0x3a
 8000298:	d104      	bne.n	80002a4 <main+0x2c>
				GPIOC->BSRR = (1<<13);
 800029a:	4b07      	ldr	r3, [pc, #28]	@ (80002b8 <main+0x40>)
 800029c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80002a0:	619a      	str	r2, [r3, #24]
 80002a2:	e7ee      	b.n	8000282 <main+0xa>
				else if(aux ==LED_OFF)
 80002a4:	79fb      	ldrb	r3, [r7, #7]
 80002a6:	2ba3      	cmp	r3, #163	@ 0xa3
 80002a8:	d1eb      	bne.n	8000282 <main+0xa>
					GPIOC->BSRR=(1<<(2*13));
 80002aa:	4b03      	ldr	r3, [pc, #12]	@ (80002b8 <main+0x40>)
 80002ac:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80002b0:	619a      	str	r2, [r3, #24]
		if(SPI1->SR & SPI_SR_RXNE){
 80002b2:	e7e6      	b.n	8000282 <main+0xa>
 80002b4:	40013000 	.word	0x40013000
 80002b8:	40020800 	.word	0x40020800

080002bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002bc:	b480      	push	{r7}
 80002be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80002c0:	bf00      	nop
 80002c2:	e7fd      	b.n	80002c0 <NMI_Handler+0x4>

080002c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002c4:	b480      	push	{r7}
 80002c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002c8:	bf00      	nop
 80002ca:	e7fd      	b.n	80002c8 <HardFault_Handler+0x4>

080002cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002cc:	b480      	push	{r7}
 80002ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002d0:	bf00      	nop
 80002d2:	e7fd      	b.n	80002d0 <MemManage_Handler+0x4>

080002d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002d8:	bf00      	nop
 80002da:	e7fd      	b.n	80002d8 <BusFault_Handler+0x4>

080002dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002dc:	b480      	push	{r7}
 80002de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002e0:	bf00      	nop
 80002e2:	e7fd      	b.n	80002e0 <UsageFault_Handler+0x4>

080002e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002e8:	bf00      	nop
 80002ea:	46bd      	mov	sp, r7
 80002ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f0:	4770      	bx	lr

080002f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002f2:	b480      	push	{r7}
 80002f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80002f6:	bf00      	nop
 80002f8:	46bd      	mov	sp, r7
 80002fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fe:	4770      	bx	lr

08000300 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000300:	b480      	push	{r7}
 8000302:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000304:	bf00      	nop
 8000306:	46bd      	mov	sp, r7
 8000308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030c:	4770      	bx	lr

0800030e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800030e:	b580      	push	{r7, lr}
 8000310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000312:	f000 f83f 	bl	8000394 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000316:	bf00      	nop
 8000318:	bd80      	pop	{r7, pc}
	...

0800031c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000320:	4b06      	ldr	r3, [pc, #24]	@ (800033c <SystemInit+0x20>)
 8000322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000326:	4a05      	ldr	r2, [pc, #20]	@ (800033c <SystemInit+0x20>)
 8000328:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800032c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000330:	bf00      	nop
 8000332:	46bd      	mov	sp, r7
 8000334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop
 800033c:	e000ed00 	.word	0xe000ed00

08000340 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000340:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000378 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000344:	f7ff ffea 	bl	800031c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000348:	480c      	ldr	r0, [pc, #48]	@ (800037c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800034a:	490d      	ldr	r1, [pc, #52]	@ (8000380 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800034c:	4a0d      	ldr	r2, [pc, #52]	@ (8000384 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800034e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000350:	e002      	b.n	8000358 <LoopCopyDataInit>

08000352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000356:	3304      	adds	r3, #4

08000358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800035a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800035c:	d3f9      	bcc.n	8000352 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800035e:	4a0a      	ldr	r2, [pc, #40]	@ (8000388 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000360:	4c0a      	ldr	r4, [pc, #40]	@ (800038c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000364:	e001      	b.n	800036a <LoopFillZerobss>

08000366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000368:	3204      	adds	r2, #4

0800036a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800036a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800036c:	d3fb      	bcc.n	8000366 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800036e:	f000 f825 	bl	80003bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000372:	f7ff ff81 	bl	8000278 <main>
  bx  lr    
 8000376:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000378:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800037c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000380:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000384:	08000424 	.word	0x08000424
  ldr r2, =_sbss
 8000388:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800038c:	20000024 	.word	0x20000024

08000390 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000390:	e7fe      	b.n	8000390 <ADC_IRQHandler>
	...

08000394 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000398:	4b06      	ldr	r3, [pc, #24]	@ (80003b4 <HAL_IncTick+0x20>)
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	461a      	mov	r2, r3
 800039e:	4b06      	ldr	r3, [pc, #24]	@ (80003b8 <HAL_IncTick+0x24>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	4413      	add	r3, r2
 80003a4:	4a04      	ldr	r2, [pc, #16]	@ (80003b8 <HAL_IncTick+0x24>)
 80003a6:	6013      	str	r3, [r2, #0]
}
 80003a8:	bf00      	nop
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr
 80003b2:	bf00      	nop
 80003b4:	20000000 	.word	0x20000000
 80003b8:	20000020 	.word	0x20000020

080003bc <__libc_init_array>:
 80003bc:	b570      	push	{r4, r5, r6, lr}
 80003be:	4d0d      	ldr	r5, [pc, #52]	@ (80003f4 <__libc_init_array+0x38>)
 80003c0:	4c0d      	ldr	r4, [pc, #52]	@ (80003f8 <__libc_init_array+0x3c>)
 80003c2:	1b64      	subs	r4, r4, r5
 80003c4:	10a4      	asrs	r4, r4, #2
 80003c6:	2600      	movs	r6, #0
 80003c8:	42a6      	cmp	r6, r4
 80003ca:	d109      	bne.n	80003e0 <__libc_init_array+0x24>
 80003cc:	4d0b      	ldr	r5, [pc, #44]	@ (80003fc <__libc_init_array+0x40>)
 80003ce:	4c0c      	ldr	r4, [pc, #48]	@ (8000400 <__libc_init_array+0x44>)
 80003d0:	f000 f818 	bl	8000404 <_init>
 80003d4:	1b64      	subs	r4, r4, r5
 80003d6:	10a4      	asrs	r4, r4, #2
 80003d8:	2600      	movs	r6, #0
 80003da:	42a6      	cmp	r6, r4
 80003dc:	d105      	bne.n	80003ea <__libc_init_array+0x2e>
 80003de:	bd70      	pop	{r4, r5, r6, pc}
 80003e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80003e4:	4798      	blx	r3
 80003e6:	3601      	adds	r6, #1
 80003e8:	e7ee      	b.n	80003c8 <__libc_init_array+0xc>
 80003ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80003ee:	4798      	blx	r3
 80003f0:	3601      	adds	r6, #1
 80003f2:	e7f2      	b.n	80003da <__libc_init_array+0x1e>
 80003f4:	0800041c 	.word	0x0800041c
 80003f8:	0800041c 	.word	0x0800041c
 80003fc:	0800041c 	.word	0x0800041c
 8000400:	08000420 	.word	0x08000420

08000404 <_init>:
 8000404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000406:	bf00      	nop
 8000408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800040a:	bc08      	pop	{r3}
 800040c:	469e      	mov	lr, r3
 800040e:	4770      	bx	lr

08000410 <_fini>:
 8000410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000412:	bf00      	nop
 8000414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000416:	bc08      	pop	{r3}
 8000418:	469e      	mov	lr, r3
 800041a:	4770      	bx	lr
