

================================================================
== Vitis HLS Report for 'rgb2gray_top'
================================================================
* Date:           Tue Jul 18 12:19:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rgb2grey
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.050 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                 |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                            |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76  |rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|     273|    646|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     34|    -|
|Register         |        -|    -|     198|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     471|    745|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                            |                         Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U                                                     |CTRL_s_axi                                             |        0|   0|  112|  168|    0|
    |mul_32ns_32ns_64_1_1_U19                                         |mul_32ns_32ns_64_1_1                                   |        0|   3|    0|   21|    0|
    |grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76  |rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2  |        0|   2|  161|  457|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                            |                                                       |        0|   5|  273|  646|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                Variable Name                               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub15_fu_118_p2                                                             |         +|   0|  0|  32|          32|           2|
    |sub_fu_112_p2                                                               |         +|   0|  0|  32|          32|           2|
    |grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76_dst_TREADY  |       and|   0|  0|   1|           1|           1|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                       |          |   0|  0|  65|          65|           5|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          6|    1|          6|
    |src_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  34|          8|    2|          8|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                     |   5|   0|    5|          0|
    |cols_read_reg_124                                                             |  32|   0|   32|          0|
    |grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln4_reg_137                                                               |  64|   0|   64|          0|
    |rows_read_reg_131                                                             |  32|   0|   32|          0|
    |sub15_reg_147                                                                 |  32|   0|   32|          0|
    |sub_reg_142                                                                   |  32|   0|   32|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 198|   0|  198|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|  rgb2gray_top|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  rgb2gray_top|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  rgb2gray_top|  return value|
|src_TDATA           |   in|    8|        axis|  src_V_data_V|       pointer|
|src_TVALID          |   in|    1|        axis|  src_V_last_V|       pointer|
|src_TREADY          |  out|    1|        axis|  src_V_last_V|       pointer|
|src_TLAST           |   in|    1|        axis|  src_V_last_V|       pointer|
|src_TKEEP           |   in|    1|        axis|  src_V_keep_V|       pointer|
|src_TSTRB           |   in|    1|        axis|  src_V_strb_V|       pointer|
|dst_TDATA           |  out|    8|        axis|  dst_V_data_V|       pointer|
|dst_TVALID          |  out|    1|        axis|  dst_V_last_V|       pointer|
|dst_TREADY          |   in|    1|        axis|  dst_V_last_V|       pointer|
|dst_TLAST           |  out|    1|        axis|  dst_V_last_V|       pointer|
|dst_TKEEP           |  out|    1|        axis|  dst_V_keep_V|       pointer|
|dst_TSTRB           |  out|    1|        axis|  dst_V_strb_V|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

