// Seed: 3828338997
module module_0 (
    input wire id_0
    , id_5,
    input tri0 id_1,
    input wor  id_2,
    input wand id_3
);
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1
);
  parameter id_3 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd60
) (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic _id_3;
  ;
  assign id_2 = 1;
  wire id_4;
  logic [id_3 : -1] id_5 = id_5;
  wire id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output logic [7:0] id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  module_2 modCall_1 (
      id_20,
      id_12
  );
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_17[1-:""] = -1'b0;
endmodule
