#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-642.11.1.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Tue May 02 17:05:48 CDT 2017
# hostname  : luigi
# pid       : 79735
# arguments : '-label' 'session_0' '-console' 'luigi:46373' '-style' 'windows' '-proj' '/home/ecelrc/students/blidsky/mesi_verification/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/blidsky/mesi_verification/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/blidsky/mesi_verification/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/blidsky/.config/jasper/jaspergold.conf".
% include /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc_tb_cpu.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_tb_cpu.v
[INFO (VERI-1328)] mesi_isc_tb_cpu.v(46): analyzing included file mesi_isc_define.v
[INFO (VERI-1328)] mesi_isc_tb_cpu.v(47): analyzing included file mesi_isc_tb_define.v
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc_tb_cpu};
INFO (ISW003): Top module name is "mesi_isc_tb_cpu".
[ERROR (VERI-9008)] jgtest.sv(58): cannot find bind target mesi_isc or any instance of it
[INFO (VERI-1018)] mesi_isc_tb_cpu.v(49): compiling module mesi_isc_tb_cpu
[WARN (VERI-1060)] mesi_isc_tb_cpu.v(191): 'initial' construct ignored
[WARN (VERI-1166)] mesi_isc_tb_cpu.v(288): case condition never applies
[WARN (VERI-1166)] mesi_isc_tb_cpu.v(300): case condition never applies
[WARN (VERI-1166)] mesi_isc_tb_cpu.v(312): case condition never applies
[WARN (VERI-1209)] mesi_isc_tb_cpu.v(349): expression size 4 truncated to fit in target size 1
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(349): 32 bit index expression m_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(354): 32 bit index expression m_addr truncated to 3 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(354): 32 bit index expression m_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(355): 32 bit index expression m_addr truncated to 3 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(355): 32 bit index expression m_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(356): 32 bit index expression m_addr truncated to 3 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(356): 32 bit index expression m_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(357): 32 bit index expression m_addr truncated to 3 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(357): 32 bit index expression m_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(359): 32 bit index expression m_addr truncated to 3 bits
[WARN (VERI-1209)] mesi_isc_tb_cpu.v(359): expression size 32 truncated to fit in target size 8
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(359): 32 bit index expression m_addr truncated to 3 bits
[WARN (VERI-1142)] mesi_isc_tb_cpu.v(517): system task display ignored for synthesis
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(524): 32 bit index expression c_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(530): 32 bit index expression c_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(531): 32 bit index expression c_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(536): 32 bit index expression c_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(538): 32 bit index expression c_addr truncated to 4 bits
[WARN (VERI-1209)] mesi_isc_tb_cpu.v(542): expression size 4 truncated to fit in target size 1
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(542): 32 bit index expression c_addr truncated to 4 bits
[WARN (VERI-9005)] mesi_isc_tb_cpu.v(558): 32 bit index expression c_addr truncated to 4 bits
[WARN (VERI-1142)] mesi_isc_tb_cpu.v(565): system task display ignored for synthesis
[ERROR (VERI-1279)] mesi_isc_tb_cpu.v(566): multiple event control statements not supported for synthesis
[INFO (VERI-1073)] mesi_isc_tb_cpu.v(49): module mesi_isc_tb_cpu remains a blackbox, due to errors in its contents
ERROR (ENL134): Unable to elaborate design as top module "mesi_isc_tb_cpu" is black boxed.
Summary of errors detected:
	[ERROR (VERI-9008)] jgtest.sv(58): cannot find bind target mesi_isc or any instance of it
	[ERROR (VERI-1279)] mesi_isc_tb_cpu.v(566): multiple event control statements not supported for synthesis
	ERROR (ENL134): Unable to elaborate design as top module "mesi_isc_tb_cpu" is black boxed.
ERROR at line 9 in file /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).

% include /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc_tb_cpu.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc_tb_cpu.v
[INFO (VERI-1328)] mesi_isc_tb_cpu.v(46): analyzing included file mesi_isc_define.v
[INFO (VERI-1328)] mesi_isc_tb_cpu.v(47): analyzing included file mesi_isc_tb_define.v
[WARN (VERI-1206)] mesi_isc_tb_cpu.v(713): overwriting previous definition of module mesi_isc_tb_cpu
[INFO (VERI-2142)] mesi_isc_tb_cpu.v(713): previous definition of module mesi_isc_tb_cpu is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(27): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(27): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(59): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(59): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[ERROR (VERI-9008)] jgtest.sv(58): cannot find bind target mesi_isc or any instance of it
[ERROR (VERI-9029)] Module mesi_isc has not been analyzed yet
[ERROR] Module mesi_isc could not be elaborated
Summary of errors detected:
	[ERROR (VERI-9008)] jgtest.sv(58): cannot find bind target mesi_isc or any instance of it
	[ERROR (VERI-9029)] Module mesi_isc has not been analyzed yet
	[ERROR] Module mesi_isc could not be elaborated
ERROR at line 9 in file /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).

% include /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(27): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(27): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(59): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(59): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[WARN (VERI-1063)] mesi_isc.v(164): instantiating unknown module mesi_isc_broad
[WARN (VERI-1063)] mesi_isc.v(201): instantiating unknown module mesi_isc_breq_fifos
[INFO (VERI-1018)] jgtest.sv(1): compiling module v_mesi_isc
[WARN (VERI-1330)] jgtest.sv(36): actual bit length 3 differs from formal bit length 1 for port mbus_cmd3_i
[WARN (VERI-1330)] jgtest.sv(37): actual bit length 3 differs from formal bit length 1 for port mbus_cmd2_i
[WARN (VERI-1330)] jgtest.sv(38): actual bit length 3 differs from formal bit length 1 for port mbus_cmd1_i
[WARN (VERI-1330)] jgtest.sv(39): actual bit length 3 differs from formal bit length 1 for port mbus_cmd0_i
[WARN (VERI-1330)] jgtest.sv(40): actual bit length 32 differs from formal bit length 1 for port mbus_addr3_i
[WARN (VERI-1330)] jgtest.sv(41): actual bit length 32 differs from formal bit length 1 for port mbus_addr2_i
[WARN (VERI-1330)] jgtest.sv(42): actual bit length 32 differs from formal bit length 1 for port mbus_addr1_i
[WARN (VERI-1330)] jgtest.sv(43): actual bit length 32 differs from formal bit length 1 for port mbus_addr0_i
[WARN (VERI-1330)] jgtest.sv(49): actual bit length 32 differs from formal bit length 1 for port cbus_addr_o
[WARN (VERI-1330)] jgtest.sv(50): actual bit length 3 differs from formal bit length 1 for port cbus_cmd3_o
[WARN (VERI-1330)] jgtest.sv(51): actual bit length 3 differs from formal bit length 1 for port cbus_cmd2_o
[WARN (VERI-1330)] jgtest.sv(52): actual bit length 3 differs from formal bit length 1 for port cbus_cmd1_o
[WARN (VERI-1330)] jgtest.sv(53): actual bit length 3 differs from formal bit length 1 for port cbus_cmd0_o
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
ERROR (ENL058): Unable to elaborate module/entity "mesi_isc_broad" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mesi_isc_broad" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "mesi_isc_breq_fifos" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mesi_isc_breq_fifos" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
WARNING (WNL009): Module "mesi_isc_broad" is not defined and is not black boxed.
    Use "-bboxm mesi_isc_broad" if you want to black box this module/entity.
WARNING (WNL009): Module "mesi_isc_breq_fifos" is not defined and is not black boxed.
    Use "-bboxm mesi_isc_breq_fifos" if you want to black box this module/entity.
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "mesi_isc_broad" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mesi_isc_broad" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "mesi_isc_breq_fifos" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mesi_isc_breq_fifos" if you want to black box this module/entity.
ERROR at line 9 in file /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -verilog {mesi_isc.v};
[-- (VERI-1482)] Analyzing Verilog file mesi_isc.v
[INFO (VERI-1328)] mesi_isc.v(46): analyzing included file mesi_isc_define.v
[WARN (VERI-1206)] mesi_isc.v(203): overwriting previous definition of module mesi_isc
[INFO (VERI-2142)] mesi_isc.v(203): previous definition of module mesi_isc is here
%% analyze -sv {jgtest.sv};
[-- (VERI-1482)] Analyzing Verilog file jgtest.sv
[WARN (VERI-1206)] jgtest.sv(31): overwriting previous definition of module v_mesi_isc
[INFO (VERI-2142)] jgtest.sv(27): previous definition of module v_mesi_isc is here
[WARN (VERI-1206)] jgtest.sv(63): overwriting previous definition of module Wrapper
[INFO (VERI-2142)] jgtest.sv(59): previous definition of module Wrapper is here
%% 
%% #Elaborating the design
%% elaborate -top {mesi_isc};
INFO (ISW003): Top module name is "mesi_isc".
[INFO (VERI-1018)] mesi_isc.v(48): compiling module mesi_isc
[INFO (VERI-1018)] jgtest.sv(1): compiling module v_mesi_isc
[INFO (VERI-1108)] jgtest.sv(1): replacing existing cell v_mesi_isc
[WARN (VERI-1330)] jgtest.sv(40): actual bit length 3 differs from formal bit length 1 for port mbus_cmd3_i
[WARN (VERI-1330)] jgtest.sv(41): actual bit length 3 differs from formal bit length 1 for port mbus_cmd2_i
[WARN (VERI-1330)] jgtest.sv(42): actual bit length 3 differs from formal bit length 1 for port mbus_cmd1_i
[WARN (VERI-1330)] jgtest.sv(43): actual bit length 3 differs from formal bit length 1 for port mbus_cmd0_i
[WARN (VERI-1330)] jgtest.sv(44): actual bit length 32 differs from formal bit length 1 for port mbus_addr3_i
[WARN (VERI-1330)] jgtest.sv(45): actual bit length 32 differs from formal bit length 1 for port mbus_addr2_i
[WARN (VERI-1330)] jgtest.sv(46): actual bit length 32 differs from formal bit length 1 for port mbus_addr1_i
[WARN (VERI-1330)] jgtest.sv(47): actual bit length 32 differs from formal bit length 1 for port mbus_addr0_i
[WARN (VERI-1330)] jgtest.sv(53): actual bit length 32 differs from formal bit length 1 for port cbus_addr_o
[WARN (VERI-1330)] jgtest.sv(54): actual bit length 3 differs from formal bit length 1 for port cbus_cmd3_o
[WARN (VERI-1330)] jgtest.sv(55): actual bit length 3 differs from formal bit length 1 for port cbus_cmd2_o
[WARN (VERI-1330)] jgtest.sv(56): actual bit length 3 differs from formal bit length 1 for port cbus_cmd1_o
[WARN (VERI-1330)] jgtest.sv(57): actual bit length 3 differs from formal bit length 1 for port cbus_cmd0_o
[INFO (VERI-1108)] mesi_isc.v(48): replacing existing cell mesi_isc
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mesi_isc
ERROR (ENL058): Unable to elaborate module/entity "mesi_isc_broad" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mesi_isc_broad" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
ERROR (ENL058): Unable to elaborate module/entity "mesi_isc_breq_fifos" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mesi_isc_breq_fifos" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "mesi_isc_broad" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mesi_isc_broad" if you want to black box this module/entity.
	ERROR (ENL058): Unable to elaborate module/entity "mesi_isc_breq_fifos" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m mesi_isc_breq_fifos" if you want to black box this module/entity.
ERROR at line 9 in file /home/ecelrc/students/blidsky/mesi_verification/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

