/*
 * simplified i2c implementation --- no dma, no interrupts. should 
 * probobaly add both.  
 *
 * the pi's we use can only access i2c1 (gpio pins 2,3) so we hardwire 
 * everything in.
 *
 * datasheet starts at p28 in the broadcom pdf.
 *
 * make sure you use device barriers at the start and end!  we don't
 * know what else the client code was doing.
 */
#include "rpi.h"
#include "libc/helper-macros.h"
#include "i2c.h"
#include "bit-support.h"

// example of using a structure to control a device.  
// note:
//   1. the use of static asserts to check offsets.
//   2. we don't use bitfields here, and only read/write
//      using 32 values. p28: "All accesses are assumed to 
//      be 32-bit"
//   3. probably should have just stuck with enums, but
//      the starter code was already out, so :)
typedef struct {
	uint32_t control; // "C" register, p29
	uint32_t status;  // "S" register, p31

#	define check_dlen(x) assert(((x) >> 16) == 0)
	uint32_t dlen; 	// p32. number of bytes to xmit, recv
					// reading from dlen when TA=1
					// or DONE=1 returns bytes still
					// to recv/xmit.  
					// reading when TA=0 and DONE=0
					// returns the last DLEN written.
					// can be left over multiple pkts.

    // Today address's should be 7 bits.
#	define check_dev_addr(x) assert(((x) >> 7) == 0)
	uint32_t 	dev_addr;   // "A" register, p 33, device addr 

	uint32_t fifo;  // p33: only use the lower 8 bits.
#	define check_clock_div(x) assert(((x) >> 16) == 0)
	uint32_t clock_div;     // p34
	// we aren't going to use this: fun to mess w/ tho.
	uint32_t clock_delay;   // p34
	uint32_t clock_stretch_timeout;     // broken on pi.
} RPI_i2c_t;

// offsets from table "i2c address map" p 28
_Static_assert(offsetof(RPI_i2c_t, control) == 0, "wrong offset");
_Static_assert(offsetof(RPI_i2c_t, status) == 0x4, "wrong offset");
_Static_assert(offsetof(RPI_i2c_t, dlen) == 0x8, "wrong offset");
_Static_assert(offsetof(RPI_i2c_t, dev_addr) == 0xc, "wrong offset");
_Static_assert(offsetof(RPI_i2c_t, fifo) == 0x10, "wrong offset");
_Static_assert(offsetof(RPI_i2c_t, clock_div) == 0x14, "wrong offset");
_Static_assert(offsetof(RPI_i2c_t, clock_delay) == 0x18, "wrong offset");

/*
 * There are three BSC masters inside BCM. The register addresses starts from
 *	 BSC0: 0x7E20_5000 (0x20205000)
 *	 BSC1: 0x7E80_4000
 *	 BSC2 : 0x7E80_5000 (0x20805000)
 * the PI can only use BSC1.
 */
static volatile RPI_i2c_t *i2c = (void*)0x20804000; 	// BSC1


// write <nbytes> of data from input array <data> to device <addr>.
//
// should extend so this can fail.
int i2c_write(unsigned addr, uint8_t data[], unsigned nbytes) {
    // todo("implement");
	dev_barrier(); 
	// 1. wait till transfer is not active - check S register 
	while(bit_is_on(get32(&i2c->status), 0)) {
	}
	// 2. check in status that: fifo is empty, there was no clock stretch timeout and there were no errors
	uint32_t s_reg_val = get32(&i2c->status);
	
	if (bit_is_off(s_reg_val, 6) || bit_is_on(s_reg_val, 9) || bit_is_on(s_reg_val, 8)) {
		return 0;
	}

	// 3. Clear the DONE field in status since it appears it can still be set from a previous invocation
	s_reg_val = bit_set(s_reg_val, 1);
	put32(&i2c->status, s_reg_val);
	// 4. Set the device address and length. -> pg 32, 33: DLEN , A 
	put32(&i2c->dlen,  (uint32_t)nbytes); // the first 16 bits are nbytes, rest should be 0 
	put32(&i2c->dev_addr, (uint32_t)addr); // the first 7 bits are addr, others should be 0
	// 5. Set the control reg to write and start transfer: pg 29. set 7th, 0th bits 
	// don't disable the i2c hardware device, 
	// CLEAR FIFO & START TRANSFER NOW
	uint32_t c_reg_val = get32(&i2c->control);
	c_reg_val = bit_clr(c_reg_val, 0); // clr read bit for write
	c_reg_val = bit_set(c_reg_val, 4); // clear rx fifo
	c_reg_val = bit_set(c_reg_val, 5); // clear rx fifo
	c_reg_val = bit_set(c_reg_val, 7); // start transfer ;
	put32(&i2c->control, c_reg_val);
	
	
	// 6. Wait until the transfer has started
	while(bit_is_off(get32(&i2c->status), 0)) { // pg. 32
	}
	// 7. start writing 

	for(int i = 0; i < nbytes; i++) {
		while (bit_is_off(get32(&i2c->status), 4)) { // pg 32: S reg. TXD. only write when there is space. 

		}
		put32(&i2c->fifo, (uint32_t)data[i]); // write to fifo only the first 8 bits 
		
	}
	// 8. Do the end of a transfer: use status to wait for DONE
	while(bit_is_off(get32(&i2c->status), 1)) {

	}
	// 9. Then check that TA is 0, and there were no errors
	s_reg_val = get32(&i2c->status);

	if (bit_is_on(s_reg_val, 0) || bit_is_on(s_reg_val, 8)) {
		return 0;
	}
	dev_barrier();
	return 1;
}

// read <nbytes> of data from device <addr> and write it into 
// output array <data>
//
// should extend so it returns failure.
int i2c_read(unsigned addr, uint8_t data[], unsigned nbytes) {
    // todo("implement");
	dev_barrier(); 
	// 1. wait till transfer is not active - check S register 
	while(bit_is_on(get32(&i2c->status), 0)) {
	}
	// 2. check in status that: fifo is empty, there was no clock stretch timeout and there were no errors
	uint32_t s_reg_val = get32(&i2c->status);
	if (bit_is_off(s_reg_val, 6) || bit_is_on(s_reg_val, 9) || bit_is_on(s_reg_val, 8)) {
		return 0;
	}

	// 3. Clear the DONE field in status since it appears it can still be set from a previous invocation
	s_reg_val = bit_set(s_reg_val, 1);
	put32(&i2c->status, s_reg_val);
	// 4. Set the device address and length. -> pg 32, 33: DLEN , A 
	put32(&i2c->dlen,  (uint32_t)nbytes); // the first 16 bits are nbytes, rest should be 0 
	put32(&i2c->dev_addr, (uint32_t)addr); // the first 7 bits are addr, others should be 0
	// 5. Set the control reg to read and start transfer: pg 29. set 7th, 0th bits 
	// don't disable the i2c hardware device, 
	// make sure you clear the read bit so it doesn't preserve the old value, what about clear bits????
	// CLEAR FIFO & START TRANSFER NOW
	uint32_t c_reg_val = get32(&i2c->control);
	c_reg_val = bit_set(c_reg_val, 0); // read
	c_reg_val = bit_set(c_reg_val, 4); // clear rx fifo
	c_reg_val = bit_set(c_reg_val, 5); // clear rx fifo
	c_reg_val = bit_set(c_reg_val, 7); // start transfer ;
	put32(&i2c->control, c_reg_val);

	// 6. Wait until the transfer has started
	while(bit_is_off(get32(&i2c->status), 0)) { // pg. 32
	}
	trace("in read\n");
	// 7. Read the bytes: you'll have to check that there is a byte available each time.
	for(int i = 0; i < nbytes; i++) {
		while (bit_is_off(get32(&i2c->status), 5)) { // pg 32: S reg. RXD. only read when there is data 

		}
		unsigned fifo_data = get32(&i2c->fifo); // write to fifo only the first 8 bits 
		memcpy(&data[i], &fifo_data, 1); // 1 byte at a time 
	}
	// 8. Do the end of a transfer: use status to wait for DONE
	while(bit_is_off(get32(&i2c->status), 1)) {

	}
	// 9. Then check that TA is 0, and there were no errors
	s_reg_val = get32(&i2c->status);
	if (bit_is_on(s_reg_val, 0) || bit_is_on(s_reg_val, 8)) {
		return 0;
	}
	dev_barrier();
	return 1;
}

// initialize the i2c hardware to default speed.
//
// notes:
//  - make sure you setup the GPIO pins to enable i2c.
//  - uses a clock divider of 0.
void i2c_init(void) {
    // todo("setup GPIO, setup i2c, sanity check results");
	dev_barrier(); 
	// 1. Set up gpio pins
	gpio_set_function(2, GPIO_FUNC_ALT0); // set pin2 to SDA1 
	gpio_set_function(3, GPIO_FUNC_ALT0); // set pin3 to SCL1

	dev_barrier(); 

	// 2. enable the BSC we want (C register, p 29) to use along with any clock divider (p 34, default is 0).
	uint32_t c_reg_val = get32(&i2c->control);
	c_reg_val = bit_set(c_reg_val, 15); // enable bss controller
	put32(&i2c->control, c_reg_val);
	// output("%x\n", c_reg_val);
	// 3. Clear the BSC status register. (S register, p 31): clear any errors and clear the done field.
	uint32_t s_reg_val = get32(&i2c->status);
	s_reg_val = bit_set(s_reg_val, 8); // clear error (cleared by writing 1)
	s_reg_val = bit_set(s_reg_val, 1); // clear done
	put32(&i2c->status, s_reg_val);
	// 4. Make sure there is no active transfer (S register, p31)
	s_reg_val = get32(&i2c->status);
	if (bit_is_on(s_reg_val, 0)) {
		panic("ACTIVE TRANSFER after initialization");
	}
	dev_barrier(); 
	// output("%d\n", c_reg_val);
	return;

}

// shortest will be 130 for i2c accel.
void i2c_init_clk_div(unsigned clk_div) {
    // todo("same as init but set the clock divider");
	put32(&i2c->clock_div, (uint32_t)clk_div);
	return;
}
