Coverage Report by instance with details

=================================================================================
=== Instance: /top/SVA
=== Design Unit: work.alu_reg_pipeline_sva
=================================================================================

Directive Coverage:
    Directives                       5         5         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/SVA/c_ALURP0                        alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(57)
                                                                                 7 Covered   
/top/SVA/c_ALURP_1_WB_VALID              alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(86)
                                                                                16 Covered   
/top/SVA/c_ALURP_1_WB_DATA               alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(93)
                                                                                14 Covered   
/top/SVA/c_ALURP_1_WB_PR                 alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(100)
                                                                                16 Covered   
/top/SVA/c_ALURP_1_WB_ROB                alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(107)
                                                                                16 Covered   


DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/SVA/c_ALURP0                        alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(57)
                                                                                 7 Covered   
/top/SVA/c_ALURP_1_WB_VALID              alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(86)
                                                                                16 Covered   
/top/SVA/c_ALURP_1_WB_DATA               alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(93)
                                                                                14 Covered   
/top/SVA/c_ALURP_1_WB_PR                 alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(100)
                                                                                16 Covered   
/top/SVA/c_ALURP_1_WB_ROB                alu_reg_pipeline_sva Verilog  SVA  testbench/assertions/alu_reg_pipeline_sva.sv(107)
                                                                                16 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 5

Total Coverage By Instance (filtered view): 100.00%

