|NoC
clk => router_to_arbiter:router_5.clk
clk => FIFO_NODE:fifo_buffer_router_5.clk
clk => FIFO_BUFFER:buffer_north_in_5.clk
clk => FIFO_BUFFER:buffer_south_in_5.clk
clk => FIFO_BUFFER:buffer_west_in_5.clk
clk => FIFO_BUFFER:buffer_local_in_5.clk
clk => router_to_arbiter:router_6.clk
clk => FIFO_BUFFER:buffer_north_in_6.clk
clk => FIFO_BUFFER:buffer_south_in_6.clk
clk => FIFO_BUFFER:buffer_east_in_6.clk
clk => FIFO_BUFFER:buffer_local_in_6.clk
clk => FIFO_NODE:fifo_buffer_router_6.clk
reset => router_to_arbiter:router_5.reset
reset => FIFO_NODE:fifo_buffer_router_5.reset
reset => FIFO_BUFFER:buffer_north_in_5.reset
reset => FIFO_BUFFER:buffer_south_in_5.reset
reset => FIFO_BUFFER:buffer_west_in_5.reset
reset => FIFO_BUFFER:buffer_local_in_5.reset
reset => router_to_arbiter:router_6.reset
reset => FIFO_BUFFER:buffer_north_in_6.reset
reset => FIFO_BUFFER:buffer_south_in_6.reset
reset => FIFO_BUFFER:buffer_east_in_6.reset
reset => FIFO_BUFFER:buffer_local_in_6.reset
reset => FIFO_NODE:fifo_buffer_router_6.reset
w_en_north_in_5 => FIFO_BUFFER:buffer_north_in_5.wr
w_en_south_in_5 => FIFO_BUFFER:buffer_south_in_5.wr
w_en_west_in_5 => FIFO_BUFFER:buffer_west_in_5.wr
w_en_local_in_5 => FIFO_BUFFER:buffer_local_in_5.wr
w_en_north_in_6 => FIFO_BUFFER:buffer_north_in_6.wr
w_en_south_in_6 => FIFO_BUFFER:buffer_south_in_6.wr
w_en_east_in_6 => FIFO_BUFFER:buffer_east_in_6.wr
w_en_local_in_6 => FIFO_BUFFER:buffer_local_in_6.wr
fifo_in_north_in_5[0] => FIFO_BUFFER:buffer_north_in_5.w_data[0]
fifo_in_north_in_5[1] => FIFO_BUFFER:buffer_north_in_5.w_data[1]
fifo_in_north_in_5[2] => FIFO_BUFFER:buffer_north_in_5.w_data[2]
fifo_in_north_in_5[3] => FIFO_BUFFER:buffer_north_in_5.w_data[3]
fifo_in_north_in_5[4] => FIFO_BUFFER:buffer_north_in_5.w_data[4]
fifo_in_north_in_5[5] => FIFO_BUFFER:buffer_north_in_5.w_data[5]
fifo_in_north_in_5[6] => FIFO_BUFFER:buffer_north_in_5.w_data[6]
fifo_in_north_in_5[7] => FIFO_BUFFER:buffer_north_in_5.w_data[7]
fifo_in_north_in_5[8] => FIFO_BUFFER:buffer_north_in_5.w_data[8]
fifo_in_north_in_5[9] => FIFO_BUFFER:buffer_north_in_5.w_data[9]
fifo_in_north_in_5[10] => FIFO_BUFFER:buffer_north_in_5.w_data[10]
fifo_in_north_in_5[11] => FIFO_BUFFER:buffer_north_in_5.w_data[11]
fifo_in_south_in_5[0] => FIFO_BUFFER:buffer_south_in_5.w_data[0]
fifo_in_south_in_5[1] => FIFO_BUFFER:buffer_south_in_5.w_data[1]
fifo_in_south_in_5[2] => FIFO_BUFFER:buffer_south_in_5.w_data[2]
fifo_in_south_in_5[3] => FIFO_BUFFER:buffer_south_in_5.w_data[3]
fifo_in_south_in_5[4] => FIFO_BUFFER:buffer_south_in_5.w_data[4]
fifo_in_south_in_5[5] => FIFO_BUFFER:buffer_south_in_5.w_data[5]
fifo_in_south_in_5[6] => FIFO_BUFFER:buffer_south_in_5.w_data[6]
fifo_in_south_in_5[7] => FIFO_BUFFER:buffer_south_in_5.w_data[7]
fifo_in_south_in_5[8] => FIFO_BUFFER:buffer_south_in_5.w_data[8]
fifo_in_south_in_5[9] => FIFO_BUFFER:buffer_south_in_5.w_data[9]
fifo_in_south_in_5[10] => FIFO_BUFFER:buffer_south_in_5.w_data[10]
fifo_in_south_in_5[11] => FIFO_BUFFER:buffer_south_in_5.w_data[11]
fifo_in_west_in_5[0] => FIFO_BUFFER:buffer_west_in_5.w_data[0]
fifo_in_west_in_5[1] => FIFO_BUFFER:buffer_west_in_5.w_data[1]
fifo_in_west_in_5[2] => FIFO_BUFFER:buffer_west_in_5.w_data[2]
fifo_in_west_in_5[3] => FIFO_BUFFER:buffer_west_in_5.w_data[3]
fifo_in_west_in_5[4] => FIFO_BUFFER:buffer_west_in_5.w_data[4]
fifo_in_west_in_5[5] => FIFO_BUFFER:buffer_west_in_5.w_data[5]
fifo_in_west_in_5[6] => FIFO_BUFFER:buffer_west_in_5.w_data[6]
fifo_in_west_in_5[7] => FIFO_BUFFER:buffer_west_in_5.w_data[7]
fifo_in_west_in_5[8] => FIFO_BUFFER:buffer_west_in_5.w_data[8]
fifo_in_west_in_5[9] => FIFO_BUFFER:buffer_west_in_5.w_data[9]
fifo_in_west_in_5[10] => FIFO_BUFFER:buffer_west_in_5.w_data[10]
fifo_in_west_in_5[11] => FIFO_BUFFER:buffer_west_in_5.w_data[11]
fifo_in_local_in_5[0] => FIFO_BUFFER:buffer_local_in_5.w_data[0]
fifo_in_local_in_5[1] => FIFO_BUFFER:buffer_local_in_5.w_data[1]
fifo_in_local_in_5[2] => FIFO_BUFFER:buffer_local_in_5.w_data[2]
fifo_in_local_in_5[3] => FIFO_BUFFER:buffer_local_in_5.w_data[3]
fifo_in_local_in_5[4] => FIFO_BUFFER:buffer_local_in_5.w_data[4]
fifo_in_local_in_5[5] => FIFO_BUFFER:buffer_local_in_5.w_data[5]
fifo_in_local_in_5[6] => FIFO_BUFFER:buffer_local_in_5.w_data[6]
fifo_in_local_in_5[7] => FIFO_BUFFER:buffer_local_in_5.w_data[7]
fifo_in_local_in_5[8] => FIFO_BUFFER:buffer_local_in_5.w_data[8]
fifo_in_local_in_5[9] => FIFO_BUFFER:buffer_local_in_5.w_data[9]
fifo_in_local_in_5[10] => FIFO_BUFFER:buffer_local_in_5.w_data[10]
fifo_in_local_in_5[11] => FIFO_BUFFER:buffer_local_in_5.w_data[11]
fifo_in_north_in_6[0] => FIFO_BUFFER:buffer_north_in_6.w_data[0]
fifo_in_north_in_6[1] => FIFO_BUFFER:buffer_north_in_6.w_data[1]
fifo_in_north_in_6[2] => FIFO_BUFFER:buffer_north_in_6.w_data[2]
fifo_in_north_in_6[3] => FIFO_BUFFER:buffer_north_in_6.w_data[3]
fifo_in_north_in_6[4] => FIFO_BUFFER:buffer_north_in_6.w_data[4]
fifo_in_north_in_6[5] => FIFO_BUFFER:buffer_north_in_6.w_data[5]
fifo_in_north_in_6[6] => FIFO_BUFFER:buffer_north_in_6.w_data[6]
fifo_in_north_in_6[7] => FIFO_BUFFER:buffer_north_in_6.w_data[7]
fifo_in_north_in_6[8] => FIFO_BUFFER:buffer_north_in_6.w_data[8]
fifo_in_north_in_6[9] => FIFO_BUFFER:buffer_north_in_6.w_data[9]
fifo_in_north_in_6[10] => FIFO_BUFFER:buffer_north_in_6.w_data[10]
fifo_in_north_in_6[11] => FIFO_BUFFER:buffer_north_in_6.w_data[11]
fifo_in_south_in_6[0] => FIFO_BUFFER:buffer_south_in_6.w_data[0]
fifo_in_south_in_6[1] => FIFO_BUFFER:buffer_south_in_6.w_data[1]
fifo_in_south_in_6[2] => FIFO_BUFFER:buffer_south_in_6.w_data[2]
fifo_in_south_in_6[3] => FIFO_BUFFER:buffer_south_in_6.w_data[3]
fifo_in_south_in_6[4] => FIFO_BUFFER:buffer_south_in_6.w_data[4]
fifo_in_south_in_6[5] => FIFO_BUFFER:buffer_south_in_6.w_data[5]
fifo_in_south_in_6[6] => FIFO_BUFFER:buffer_south_in_6.w_data[6]
fifo_in_south_in_6[7] => FIFO_BUFFER:buffer_south_in_6.w_data[7]
fifo_in_south_in_6[8] => FIFO_BUFFER:buffer_south_in_6.w_data[8]
fifo_in_south_in_6[9] => FIFO_BUFFER:buffer_south_in_6.w_data[9]
fifo_in_south_in_6[10] => FIFO_BUFFER:buffer_south_in_6.w_data[10]
fifo_in_south_in_6[11] => FIFO_BUFFER:buffer_south_in_6.w_data[11]
fifo_in_east_in_6[0] => FIFO_BUFFER:buffer_east_in_6.w_data[0]
fifo_in_east_in_6[1] => FIFO_BUFFER:buffer_east_in_6.w_data[1]
fifo_in_east_in_6[2] => FIFO_BUFFER:buffer_east_in_6.w_data[2]
fifo_in_east_in_6[3] => FIFO_BUFFER:buffer_east_in_6.w_data[3]
fifo_in_east_in_6[4] => FIFO_BUFFER:buffer_east_in_6.w_data[4]
fifo_in_east_in_6[5] => FIFO_BUFFER:buffer_east_in_6.w_data[5]
fifo_in_east_in_6[6] => FIFO_BUFFER:buffer_east_in_6.w_data[6]
fifo_in_east_in_6[7] => FIFO_BUFFER:buffer_east_in_6.w_data[7]
fifo_in_east_in_6[8] => FIFO_BUFFER:buffer_east_in_6.w_data[8]
fifo_in_east_in_6[9] => FIFO_BUFFER:buffer_east_in_6.w_data[9]
fifo_in_east_in_6[10] => FIFO_BUFFER:buffer_east_in_6.w_data[10]
fifo_in_east_in_6[11] => FIFO_BUFFER:buffer_east_in_6.w_data[11]
fifo_in_local_in_6[0] => FIFO_BUFFER:buffer_local_in_6.w_data[0]
fifo_in_local_in_6[1] => FIFO_BUFFER:buffer_local_in_6.w_data[1]
fifo_in_local_in_6[2] => FIFO_BUFFER:buffer_local_in_6.w_data[2]
fifo_in_local_in_6[3] => FIFO_BUFFER:buffer_local_in_6.w_data[3]
fifo_in_local_in_6[4] => FIFO_BUFFER:buffer_local_in_6.w_data[4]
fifo_in_local_in_6[5] => FIFO_BUFFER:buffer_local_in_6.w_data[5]
fifo_in_local_in_6[6] => FIFO_BUFFER:buffer_local_in_6.w_data[6]
fifo_in_local_in_6[7] => FIFO_BUFFER:buffer_local_in_6.w_data[7]
fifo_in_local_in_6[8] => FIFO_BUFFER:buffer_local_in_6.w_data[8]
fifo_in_local_in_6[9] => FIFO_BUFFER:buffer_local_in_6.w_data[9]
fifo_in_local_in_6[10] => FIFO_BUFFER:buffer_local_in_6.w_data[10]
fifo_in_local_in_6[11] => FIFO_BUFFER:buffer_local_in_6.w_data[11]


|NoC|router_to_arbiter:router_5
clk => arbiter:arbiter_north.clk
clk => arbiter:arbiter_south.clk
clk => arbiter:arbiter_east.clk
clk => arbiter:arbiter_west.clk
clk => arbiter:arbiter_local.clk
reset => arbiter:arbiter_north.reset
reset => arbiter:arbiter_south.reset
reset => arbiter:arbiter_east.reset
reset => arbiter:arbiter_west.reset
reset => arbiter:arbiter_local.reset
current[0] => routing:routing_south.current[0]
current[0] => routing:routing_west.current[0]
current[0] => routing:routing_east.current[0]
current[0] => routing:routing_north.current[0]
current[0] => routing:routing_local.current[0]
current[1] => routing:routing_south.current[1]
current[1] => routing:routing_west.current[1]
current[1] => routing:routing_east.current[1]
current[1] => routing:routing_north.current[1]
current[1] => routing:routing_local.current[1]
current[2] => routing:routing_south.current[2]
current[2] => routing:routing_west.current[2]
current[2] => routing:routing_east.current[2]
current[2] => routing:routing_north.current[2]
current[2] => routing:routing_local.current[2]
current[3] => routing:routing_south.current[3]
current[3] => routing:routing_west.current[3]
current[3] => routing:routing_east.current[3]
current[3] => routing:routing_north.current[3]
current[3] => routing:routing_local.current[3]
current[4] => routing:routing_south.current[4]
current[4] => routing:routing_west.current[4]
current[4] => routing:routing_east.current[4]
current[4] => routing:routing_north.current[4]
current[4] => routing:routing_local.current[4]
current[5] => routing:routing_south.current[5]
current[5] => routing:routing_west.current[5]
current[5] => routing:routing_east.current[5]
current[5] => routing:routing_north.current[5]
current[5] => routing:routing_local.current[5]
current[6] => routing:routing_south.current[6]
current[6] => routing:routing_west.current[6]
current[6] => routing:routing_east.current[6]
current[6] => routing:routing_north.current[6]
current[6] => routing:routing_local.current[6]
current[7] => routing:routing_south.current[7]
current[7] => routing:routing_west.current[7]
current[7] => routing:routing_east.current[7]
current[7] => routing:routing_north.current[7]
current[7] => routing:routing_local.current[7]
current[8] => routing:routing_south.current[8]
current[8] => routing:routing_west.current[8]
current[8] => routing:routing_east.current[8]
current[8] => routing:routing_north.current[8]
current[8] => routing:routing_local.current[8]
current[9] => routing:routing_south.current[9]
current[9] => routing:routing_west.current[9]
current[9] => routing:routing_east.current[9]
current[9] => routing:routing_north.current[9]
current[9] => routing:routing_local.current[9]
current[10] => routing:routing_south.current[10]
current[10] => routing:routing_west.current[10]
current[10] => routing:routing_east.current[10]
current[10] => routing:routing_north.current[10]
current[10] => routing:routing_local.current[10]
current[11] => routing:routing_south.current[11]
current[11] => routing:routing_west.current[11]
current[11] => routing:routing_east.current[11]
current[11] => routing:routing_north.current[11]
current[11] => routing:routing_local.current[11]
current[12] => routing:routing_south.current[12]
current[12] => routing:routing_west.current[12]
current[12] => routing:routing_east.current[12]
current[12] => routing:routing_north.current[12]
current[12] => routing:routing_local.current[12]
current[13] => routing:routing_south.current[13]
current[13] => routing:routing_west.current[13]
current[13] => routing:routing_east.current[13]
current[13] => routing:routing_north.current[13]
current[13] => routing:routing_local.current[13]
current[14] => routing:routing_south.current[14]
current[14] => routing:routing_west.current[14]
current[14] => routing:routing_east.current[14]
current[14] => routing:routing_north.current[14]
current[14] => routing:routing_local.current[14]
current[15] => routing:routing_south.current[15]
current[15] => routing:routing_west.current[15]
current[15] => routing:routing_east.current[15]
current[15] => routing:routing_north.current[15]
current[15] => routing:routing_local.current[15]
current[16] => routing:routing_south.current[16]
current[16] => routing:routing_west.current[16]
current[16] => routing:routing_east.current[16]
current[16] => routing:routing_north.current[16]
current[16] => routing:routing_local.current[16]
current[17] => routing:routing_south.current[17]
current[17] => routing:routing_west.current[17]
current[17] => routing:routing_east.current[17]
current[17] => routing:routing_north.current[17]
current[17] => routing:routing_local.current[17]
current[18] => routing:routing_south.current[18]
current[18] => routing:routing_west.current[18]
current[18] => routing:routing_east.current[18]
current[18] => routing:routing_north.current[18]
current[18] => routing:routing_local.current[18]
current[19] => routing:routing_south.current[19]
current[19] => routing:routing_west.current[19]
current[19] => routing:routing_east.current[19]
current[19] => routing:routing_north.current[19]
current[19] => routing:routing_local.current[19]
current[20] => routing:routing_south.current[20]
current[20] => routing:routing_west.current[20]
current[20] => routing:routing_east.current[20]
current[20] => routing:routing_north.current[20]
current[20] => routing:routing_local.current[20]
current[21] => routing:routing_south.current[21]
current[21] => routing:routing_west.current[21]
current[21] => routing:routing_east.current[21]
current[21] => routing:routing_north.current[21]
current[21] => routing:routing_local.current[21]
current[22] => routing:routing_south.current[22]
current[22] => routing:routing_west.current[22]
current[22] => routing:routing_east.current[22]
current[22] => routing:routing_north.current[22]
current[22] => routing:routing_local.current[22]
current[23] => routing:routing_south.current[23]
current[23] => routing:routing_west.current[23]
current[23] => routing:routing_east.current[23]
current[23] => routing:routing_north.current[23]
current[23] => routing:routing_local.current[23]
current[24] => routing:routing_south.current[24]
current[24] => routing:routing_west.current[24]
current[24] => routing:routing_east.current[24]
current[24] => routing:routing_north.current[24]
current[24] => routing:routing_local.current[24]
current[25] => routing:routing_south.current[25]
current[25] => routing:routing_west.current[25]
current[25] => routing:routing_east.current[25]
current[25] => routing:routing_north.current[25]
current[25] => routing:routing_local.current[25]
current[26] => routing:routing_south.current[26]
current[26] => routing:routing_west.current[26]
current[26] => routing:routing_east.current[26]
current[26] => routing:routing_north.current[26]
current[26] => routing:routing_local.current[26]
current[27] => routing:routing_south.current[27]
current[27] => routing:routing_west.current[27]
current[27] => routing:routing_east.current[27]
current[27] => routing:routing_north.current[27]
current[27] => routing:routing_local.current[27]
current[28] => routing:routing_south.current[28]
current[28] => routing:routing_west.current[28]
current[28] => routing:routing_east.current[28]
current[28] => routing:routing_north.current[28]
current[28] => routing:routing_local.current[28]
current[29] => routing:routing_south.current[29]
current[29] => routing:routing_west.current[29]
current[29] => routing:routing_east.current[29]
current[29] => routing:routing_north.current[29]
current[29] => routing:routing_local.current[29]
current[30] => routing:routing_south.current[30]
current[30] => routing:routing_west.current[30]
current[30] => routing:routing_east.current[30]
current[30] => routing:routing_north.current[30]
current[30] => routing:routing_local.current[30]
current[31] => routing:routing_south.current[31]
current[31] => routing:routing_west.current[31]
current[31] => routing:routing_east.current[31]
current[31] => routing:routing_north.current[31]
current[31] => routing:routing_local.current[31]
fifo_in_local[0] => wr_data_north.DATAB
fifo_in_local[0] => wr_data_south.DATAB
fifo_in_local[0] => wr_data_east.DATAB
fifo_in_local[0] => wr_data_west.DATAB
fifo_in_local[0] => routing:routing_local.flit[0]
fifo_in_local[1] => wr_data_north.DATAB
fifo_in_local[1] => wr_data_south.DATAB
fifo_in_local[1] => wr_data_east.DATAB
fifo_in_local[1] => wr_data_west.DATAB
fifo_in_local[1] => routing:routing_local.flit[1]
fifo_in_local[2] => wr_data_north.DATAB
fifo_in_local[2] => wr_data_south.DATAB
fifo_in_local[2] => wr_data_east.DATAB
fifo_in_local[2] => wr_data_west.DATAB
fifo_in_local[2] => routing:routing_local.flit[2]
fifo_in_local[3] => wr_data_north.DATAB
fifo_in_local[3] => wr_data_south.DATAB
fifo_in_local[3] => wr_data_east.DATAB
fifo_in_local[3] => wr_data_west.DATAB
fifo_in_local[3] => routing:routing_local.flit[3]
fifo_in_local[4] => wr_data_north.DATAB
fifo_in_local[4] => wr_data_south.DATAB
fifo_in_local[4] => wr_data_east.DATAB
fifo_in_local[4] => wr_data_west.DATAB
fifo_in_local[4] => routing:routing_local.flit[4]
fifo_in_local[5] => wr_data_north.DATAB
fifo_in_local[5] => wr_data_south.DATAB
fifo_in_local[5] => wr_data_east.DATAB
fifo_in_local[5] => wr_data_west.DATAB
fifo_in_local[5] => routing:routing_local.flit[5]
fifo_in_local[6] => wr_data_north.DATAB
fifo_in_local[6] => wr_data_south.DATAB
fifo_in_local[6] => wr_data_east.DATAB
fifo_in_local[6] => wr_data_west.DATAB
fifo_in_local[6] => routing:routing_local.flit[6]
fifo_in_local[7] => wr_data_north.DATAB
fifo_in_local[7] => wr_data_south.DATAB
fifo_in_local[7] => wr_data_east.DATAB
fifo_in_local[7] => wr_data_west.DATAB
fifo_in_local[7] => routing:routing_local.flit[7]
fifo_in_local[8] => wr_data_north.DATAB
fifo_in_local[8] => wr_data_south.DATAB
fifo_in_local[8] => wr_data_east.DATAB
fifo_in_local[8] => wr_data_west.DATAB
fifo_in_local[8] => routing:routing_local.flit[8]
fifo_in_local[9] => wr_data_north.DATAB
fifo_in_local[9] => wr_data_south.DATAB
fifo_in_local[9] => wr_data_east.DATAB
fifo_in_local[9] => wr_data_west.DATAB
fifo_in_local[9] => routing:routing_local.flit[9]
fifo_in_local[10] => wr_data_north.DATAB
fifo_in_local[10] => wr_data_south.DATAB
fifo_in_local[10] => wr_data_east.DATAB
fifo_in_local[10] => wr_data_west.DATAB
fifo_in_local[10] => routing:routing_local.flit[10]
fifo_in_local[10] => Equal3.IN1
fifo_in_local[10] => Equal7.IN1
fifo_in_local[10] => Equal11.IN1
fifo_in_local[10] => Equal15.IN1
fifo_in_local[11] => wr_data_north.DATAB
fifo_in_local[11] => wr_data_south.DATAB
fifo_in_local[11] => wr_data_east.DATAB
fifo_in_local[11] => wr_data_west.DATAB
fifo_in_local[11] => routing:routing_local.flit[11]
fifo_in_local[11] => Equal3.IN0
fifo_in_local[11] => Equal7.IN0
fifo_in_local[11] => Equal11.IN0
fifo_in_local[11] => Equal15.IN0
fifo_in_west[0] => wr_data_north.DATAB
fifo_in_west[0] => wr_data_south.DATAB
fifo_in_west[0] => wr_data_east.DATAB
fifo_in_west[0] => wr_data_local.DATAB
fifo_in_west[0] => routing:routing_west.flit[0]
fifo_in_west[1] => wr_data_north.DATAB
fifo_in_west[1] => wr_data_south.DATAB
fifo_in_west[1] => wr_data_east.DATAB
fifo_in_west[1] => wr_data_local.DATAB
fifo_in_west[1] => routing:routing_west.flit[1]
fifo_in_west[2] => wr_data_north.DATAB
fifo_in_west[2] => wr_data_south.DATAB
fifo_in_west[2] => wr_data_east.DATAB
fifo_in_west[2] => wr_data_local.DATAB
fifo_in_west[2] => routing:routing_west.flit[2]
fifo_in_west[3] => wr_data_north.DATAB
fifo_in_west[3] => wr_data_south.DATAB
fifo_in_west[3] => wr_data_east.DATAB
fifo_in_west[3] => wr_data_local.DATAB
fifo_in_west[3] => routing:routing_west.flit[3]
fifo_in_west[4] => wr_data_north.DATAB
fifo_in_west[4] => wr_data_south.DATAB
fifo_in_west[4] => wr_data_east.DATAB
fifo_in_west[4] => wr_data_local.DATAB
fifo_in_west[4] => routing:routing_west.flit[4]
fifo_in_west[5] => wr_data_north.DATAB
fifo_in_west[5] => wr_data_south.DATAB
fifo_in_west[5] => wr_data_east.DATAB
fifo_in_west[5] => wr_data_local.DATAB
fifo_in_west[5] => routing:routing_west.flit[5]
fifo_in_west[6] => wr_data_north.DATAB
fifo_in_west[6] => wr_data_south.DATAB
fifo_in_west[6] => wr_data_east.DATAB
fifo_in_west[6] => wr_data_local.DATAB
fifo_in_west[6] => routing:routing_west.flit[6]
fifo_in_west[7] => wr_data_north.DATAB
fifo_in_west[7] => wr_data_south.DATAB
fifo_in_west[7] => wr_data_east.DATAB
fifo_in_west[7] => wr_data_local.DATAB
fifo_in_west[7] => routing:routing_west.flit[7]
fifo_in_west[8] => wr_data_north.DATAB
fifo_in_west[8] => wr_data_south.DATAB
fifo_in_west[8] => wr_data_east.DATAB
fifo_in_west[8] => wr_data_local.DATAB
fifo_in_west[8] => routing:routing_west.flit[8]
fifo_in_west[9] => wr_data_north.DATAB
fifo_in_west[9] => wr_data_south.DATAB
fifo_in_west[9] => wr_data_east.DATAB
fifo_in_west[9] => wr_data_local.DATAB
fifo_in_west[9] => routing:routing_west.flit[9]
fifo_in_west[10] => wr_data_north.DATAB
fifo_in_west[10] => wr_data_south.DATAB
fifo_in_west[10] => wr_data_east.DATAB
fifo_in_west[10] => wr_data_local.DATAB
fifo_in_west[10] => routing:routing_west.flit[10]
fifo_in_west[10] => Equal2.IN1
fifo_in_west[10] => Equal10.IN1
fifo_in_west[10] => Equal14.IN1
fifo_in_west[10] => Equal19.IN1
fifo_in_west[11] => wr_data_north.DATAB
fifo_in_west[11] => wr_data_south.DATAB
fifo_in_west[11] => wr_data_east.DATAB
fifo_in_west[11] => wr_data_local.DATAB
fifo_in_west[11] => routing:routing_west.flit[11]
fifo_in_west[11] => Equal2.IN0
fifo_in_west[11] => Equal10.IN0
fifo_in_west[11] => Equal14.IN0
fifo_in_west[11] => Equal19.IN0
fifo_in_east[0] => wr_data_north.DATAB
fifo_in_east[0] => wr_data_south.DATAB
fifo_in_east[0] => wr_data_west.DATAB
fifo_in_east[0] => wr_data_local.DATAB
fifo_in_east[0] => routing:routing_east.flit[0]
fifo_in_east[1] => wr_data_north.DATAB
fifo_in_east[1] => wr_data_south.DATAB
fifo_in_east[1] => wr_data_west.DATAB
fifo_in_east[1] => wr_data_local.DATAB
fifo_in_east[1] => routing:routing_east.flit[1]
fifo_in_east[2] => wr_data_north.DATAB
fifo_in_east[2] => wr_data_south.DATAB
fifo_in_east[2] => wr_data_west.DATAB
fifo_in_east[2] => wr_data_local.DATAB
fifo_in_east[2] => routing:routing_east.flit[2]
fifo_in_east[3] => wr_data_north.DATAB
fifo_in_east[3] => wr_data_south.DATAB
fifo_in_east[3] => wr_data_west.DATAB
fifo_in_east[3] => wr_data_local.DATAB
fifo_in_east[3] => routing:routing_east.flit[3]
fifo_in_east[4] => wr_data_north.DATAB
fifo_in_east[4] => wr_data_south.DATAB
fifo_in_east[4] => wr_data_west.DATAB
fifo_in_east[4] => wr_data_local.DATAB
fifo_in_east[4] => routing:routing_east.flit[4]
fifo_in_east[5] => wr_data_north.DATAB
fifo_in_east[5] => wr_data_south.DATAB
fifo_in_east[5] => wr_data_west.DATAB
fifo_in_east[5] => wr_data_local.DATAB
fifo_in_east[5] => routing:routing_east.flit[5]
fifo_in_east[6] => wr_data_north.DATAB
fifo_in_east[6] => wr_data_south.DATAB
fifo_in_east[6] => wr_data_west.DATAB
fifo_in_east[6] => wr_data_local.DATAB
fifo_in_east[6] => routing:routing_east.flit[6]
fifo_in_east[7] => wr_data_north.DATAB
fifo_in_east[7] => wr_data_south.DATAB
fifo_in_east[7] => wr_data_west.DATAB
fifo_in_east[7] => wr_data_local.DATAB
fifo_in_east[7] => routing:routing_east.flit[7]
fifo_in_east[8] => wr_data_north.DATAB
fifo_in_east[8] => wr_data_south.DATAB
fifo_in_east[8] => wr_data_west.DATAB
fifo_in_east[8] => wr_data_local.DATAB
fifo_in_east[8] => routing:routing_east.flit[8]
fifo_in_east[9] => wr_data_north.DATAB
fifo_in_east[9] => wr_data_south.DATAB
fifo_in_east[9] => wr_data_west.DATAB
fifo_in_east[9] => wr_data_local.DATAB
fifo_in_east[9] => routing:routing_east.flit[9]
fifo_in_east[10] => wr_data_north.DATAB
fifo_in_east[10] => wr_data_south.DATAB
fifo_in_east[10] => wr_data_west.DATAB
fifo_in_east[10] => wr_data_local.DATAB
fifo_in_east[10] => routing:routing_east.flit[10]
fifo_in_east[10] => Equal1.IN1
fifo_in_east[10] => Equal6.IN1
fifo_in_east[10] => Equal13.IN1
fifo_in_east[10] => Equal18.IN1
fifo_in_east[11] => wr_data_north.DATAB
fifo_in_east[11] => wr_data_south.DATAB
fifo_in_east[11] => wr_data_west.DATAB
fifo_in_east[11] => wr_data_local.DATAB
fifo_in_east[11] => routing:routing_east.flit[11]
fifo_in_east[11] => Equal1.IN0
fifo_in_east[11] => Equal6.IN0
fifo_in_east[11] => Equal13.IN0
fifo_in_east[11] => Equal18.IN0
fifo_in_north[0] => wr_data_south.DATAB
fifo_in_north[0] => wr_data_east.DATAB
fifo_in_north[0] => wr_data_west.DATAB
fifo_in_north[0] => wr_data_local.DATAB
fifo_in_north[0] => routing:routing_north.flit[0]
fifo_in_north[1] => wr_data_south.DATAB
fifo_in_north[1] => wr_data_east.DATAB
fifo_in_north[1] => wr_data_west.DATAB
fifo_in_north[1] => wr_data_local.DATAB
fifo_in_north[1] => routing:routing_north.flit[1]
fifo_in_north[2] => wr_data_south.DATAB
fifo_in_north[2] => wr_data_east.DATAB
fifo_in_north[2] => wr_data_west.DATAB
fifo_in_north[2] => wr_data_local.DATAB
fifo_in_north[2] => routing:routing_north.flit[2]
fifo_in_north[3] => wr_data_south.DATAB
fifo_in_north[3] => wr_data_east.DATAB
fifo_in_north[3] => wr_data_west.DATAB
fifo_in_north[3] => wr_data_local.DATAB
fifo_in_north[3] => routing:routing_north.flit[3]
fifo_in_north[4] => wr_data_south.DATAB
fifo_in_north[4] => wr_data_east.DATAB
fifo_in_north[4] => wr_data_west.DATAB
fifo_in_north[4] => wr_data_local.DATAB
fifo_in_north[4] => routing:routing_north.flit[4]
fifo_in_north[5] => wr_data_south.DATAB
fifo_in_north[5] => wr_data_east.DATAB
fifo_in_north[5] => wr_data_west.DATAB
fifo_in_north[5] => wr_data_local.DATAB
fifo_in_north[5] => routing:routing_north.flit[5]
fifo_in_north[6] => wr_data_south.DATAB
fifo_in_north[6] => wr_data_east.DATAB
fifo_in_north[6] => wr_data_west.DATAB
fifo_in_north[6] => wr_data_local.DATAB
fifo_in_north[6] => routing:routing_north.flit[6]
fifo_in_north[7] => wr_data_south.DATAB
fifo_in_north[7] => wr_data_east.DATAB
fifo_in_north[7] => wr_data_west.DATAB
fifo_in_north[7] => wr_data_local.DATAB
fifo_in_north[7] => routing:routing_north.flit[7]
fifo_in_north[8] => wr_data_south.DATAB
fifo_in_north[8] => wr_data_east.DATAB
fifo_in_north[8] => wr_data_west.DATAB
fifo_in_north[8] => wr_data_local.DATAB
fifo_in_north[8] => routing:routing_north.flit[8]
fifo_in_north[9] => wr_data_south.DATAB
fifo_in_north[9] => wr_data_east.DATAB
fifo_in_north[9] => wr_data_west.DATAB
fifo_in_north[9] => wr_data_local.DATAB
fifo_in_north[9] => routing:routing_north.flit[9]
fifo_in_north[10] => wr_data_south.DATAB
fifo_in_north[10] => wr_data_east.DATAB
fifo_in_north[10] => wr_data_west.DATAB
fifo_in_north[10] => wr_data_local.DATAB
fifo_in_north[10] => routing:routing_north.flit[10]
fifo_in_north[10] => Equal0.IN1
fifo_in_north[10] => Equal4.IN1
fifo_in_north[10] => Equal8.IN1
fifo_in_north[10] => Equal16.IN1
fifo_in_north[11] => wr_data_south.DATAB
fifo_in_north[11] => wr_data_east.DATAB
fifo_in_north[11] => wr_data_west.DATAB
fifo_in_north[11] => wr_data_local.DATAB
fifo_in_north[11] => routing:routing_north.flit[11]
fifo_in_north[11] => Equal0.IN0
fifo_in_north[11] => Equal4.IN0
fifo_in_north[11] => Equal8.IN0
fifo_in_north[11] => Equal16.IN0
fifo_in_south[0] => wr_data_north.DATAB
fifo_in_south[0] => wr_data_east.DATAB
fifo_in_south[0] => wr_data_west.DATAB
fifo_in_south[0] => wr_data_local.DATAB
fifo_in_south[0] => routing:routing_south.flit[0]
fifo_in_south[1] => wr_data_north.DATAB
fifo_in_south[1] => wr_data_east.DATAB
fifo_in_south[1] => wr_data_west.DATAB
fifo_in_south[1] => wr_data_local.DATAB
fifo_in_south[1] => routing:routing_south.flit[1]
fifo_in_south[2] => wr_data_north.DATAB
fifo_in_south[2] => wr_data_east.DATAB
fifo_in_south[2] => wr_data_west.DATAB
fifo_in_south[2] => wr_data_local.DATAB
fifo_in_south[2] => routing:routing_south.flit[2]
fifo_in_south[3] => wr_data_north.DATAB
fifo_in_south[3] => wr_data_east.DATAB
fifo_in_south[3] => wr_data_west.DATAB
fifo_in_south[3] => wr_data_local.DATAB
fifo_in_south[3] => routing:routing_south.flit[3]
fifo_in_south[4] => wr_data_north.DATAB
fifo_in_south[4] => wr_data_east.DATAB
fifo_in_south[4] => wr_data_west.DATAB
fifo_in_south[4] => wr_data_local.DATAB
fifo_in_south[4] => routing:routing_south.flit[4]
fifo_in_south[5] => wr_data_north.DATAB
fifo_in_south[5] => wr_data_east.DATAB
fifo_in_south[5] => wr_data_west.DATAB
fifo_in_south[5] => wr_data_local.DATAB
fifo_in_south[5] => routing:routing_south.flit[5]
fifo_in_south[6] => wr_data_north.DATAB
fifo_in_south[6] => wr_data_east.DATAB
fifo_in_south[6] => wr_data_west.DATAB
fifo_in_south[6] => wr_data_local.DATAB
fifo_in_south[6] => routing:routing_south.flit[6]
fifo_in_south[7] => wr_data_north.DATAB
fifo_in_south[7] => wr_data_east.DATAB
fifo_in_south[7] => wr_data_west.DATAB
fifo_in_south[7] => wr_data_local.DATAB
fifo_in_south[7] => routing:routing_south.flit[7]
fifo_in_south[8] => wr_data_north.DATAB
fifo_in_south[8] => wr_data_east.DATAB
fifo_in_south[8] => wr_data_west.DATAB
fifo_in_south[8] => wr_data_local.DATAB
fifo_in_south[8] => routing:routing_south.flit[8]
fifo_in_south[9] => wr_data_north.DATAB
fifo_in_south[9] => wr_data_east.DATAB
fifo_in_south[9] => wr_data_west.DATAB
fifo_in_south[9] => wr_data_local.DATAB
fifo_in_south[9] => routing:routing_south.flit[9]
fifo_in_south[10] => wr_data_north.DATAB
fifo_in_south[10] => wr_data_east.DATAB
fifo_in_south[10] => wr_data_west.DATAB
fifo_in_south[10] => wr_data_local.DATAB
fifo_in_south[10] => routing:routing_south.flit[10]
fifo_in_south[10] => Equal5.IN1
fifo_in_south[10] => Equal9.IN1
fifo_in_south[10] => Equal12.IN1
fifo_in_south[10] => Equal17.IN1
fifo_in_south[11] => wr_data_north.DATAB
fifo_in_south[11] => wr_data_east.DATAB
fifo_in_south[11] => wr_data_west.DATAB
fifo_in_south[11] => wr_data_local.DATAB
fifo_in_south[11] => routing:routing_south.flit[11]
fifo_in_south[11] => Equal5.IN0
fifo_in_south[11] => Equal9.IN0
fifo_in_south[11] => Equal12.IN0
fifo_in_south[11] => Equal17.IN0
w_en_north <= wr_en_north.DB_MAX_OUTPUT_PORT_TYPE
w_en_south <= wr_en_south.DB_MAX_OUTPUT_PORT_TYPE
w_en_east <= wr_en_east.DB_MAX_OUTPUT_PORT_TYPE
w_en_west <= wr_en_west.DB_MAX_OUTPUT_PORT_TYPE
w_en_local <= wr_en_local.DB_MAX_OUTPUT_PORT_TYPE
credit_out_north => wr_en_north.IN1
credit_out_south => wr_en_south.IN1
credit_out_east => wr_en_east.IN1
credit_out_west => wr_en_west.IN1
credit_out_local => wr_en_local.IN1
empty_in_north => req_out_south.IN1
empty_in_north => req_out_west.IN1
empty_in_north => req_out_east.IN1
empty_in_north => req_out_local.IN1
empty_in_south => req_out_west.IN1
empty_in_south => req_out_east.IN1
empty_in_south => req_out_north.IN1
empty_in_south => req_out_local.IN1
empty_in_east => req_out_south.IN1
empty_in_east => req_out_west.IN1
empty_in_east => req_out_north.IN1
empty_in_east => req_out_local.IN1
empty_in_west => req_out_south.IN1
empty_in_west => req_out_east.IN1
empty_in_west => req_out_north.IN1
empty_in_west => req_out_local.IN1
empty_in_local => req_out_south.IN1
empty_in_local => req_out_west.IN1
empty_in_local => req_out_east.IN1
empty_in_local => req_out_north.IN1
fifo_out_north[0] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[1] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[2] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[3] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[4] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[5] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[6] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[7] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[8] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[9] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[10] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[11] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[0] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[1] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[2] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[3] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[4] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[5] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[6] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[7] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[8] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[9] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[10] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[11] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[0] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[1] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[2] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[3] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[4] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[5] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[6] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[7] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[8] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[9] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[10] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[11] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[0] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[1] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[2] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[3] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[4] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[5] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[6] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[7] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[8] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[9] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[10] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[11] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[0] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[1] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[2] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[3] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[4] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[5] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[6] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[7] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[8] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[9] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[10] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[11] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
r_en_north_in <= r_en_north_in.DB_MAX_OUTPUT_PORT_TYPE
r_en_south_in <= r_en_south_in.DB_MAX_OUTPUT_PORT_TYPE
r_en_east_in <= r_en_east_in.DB_MAX_OUTPUT_PORT_TYPE
r_en_west_in <= r_en_west_in.DB_MAX_OUTPUT_PORT_TYPE
r_en_local_in <= r_en_local_in.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_5|routing:routing_south
flit[0] => ~NO_FANOUT~
flit[1] => ~NO_FANOUT~
flit[2] => LessThan0.IN62
flit[2] => LessThan1.IN62
flit[3] => LessThan0.IN61
flit[3] => LessThan1.IN61
flit[4] => LessThan2.IN32
flit[4] => LessThan3.IN32
flit[5] => LessThan2.IN31
flit[5] => LessThan3.IN31
flit[6] => ~NO_FANOUT~
flit[7] => ~NO_FANOUT~
flit[8] => ~NO_FANOUT~
flit[9] => ~NO_FANOUT~
flit[10] => ~NO_FANOUT~
flit[11] => ~NO_FANOUT~
current[0] => LessThan0.IN64
current[0] => LessThan1.IN64
current[0] => WideOr0.IN0
current[1] => LessThan0.IN63
current[1] => LessThan1.IN63
current[1] => WideOr0.IN1
current[2] => Add0.IN60
current[3] => Add0.IN59
current[4] => Add0.IN58
current[5] => Add0.IN57
current[6] => Add0.IN56
current[7] => Add0.IN55
current[8] => Add0.IN54
current[9] => Add0.IN53
current[10] => Add0.IN52
current[11] => Add0.IN51
current[12] => Add0.IN50
current[13] => Add0.IN49
current[14] => Add0.IN48
current[15] => Add0.IN47
current[16] => Add0.IN46
current[17] => Add0.IN45
current[18] => Add0.IN44
current[19] => Add0.IN43
current[20] => Add0.IN42
current[21] => Add0.IN41
current[22] => Add0.IN40
current[23] => Add0.IN39
current[24] => Add0.IN38
current[25] => Add0.IN37
current[26] => Add0.IN36
current[27] => Add0.IN35
current[28] => Add0.IN34
current[29] => Add0.IN33
current[30] => Add0.IN32
current[31] => Add0.IN31
current[31] => Add0.IN62
current[31] => Add0.IN63
local_direction <= local.DB_MAX_OUTPUT_PORT_TYPE
north_direction <= north.DB_MAX_OUTPUT_PORT_TYPE
south_direction <= south.DB_MAX_OUTPUT_PORT_TYPE
east_direction <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
west_direction <= west.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_5|routing:routing_west
flit[0] => ~NO_FANOUT~
flit[1] => ~NO_FANOUT~
flit[2] => LessThan0.IN62
flit[2] => LessThan1.IN62
flit[3] => LessThan0.IN61
flit[3] => LessThan1.IN61
flit[4] => LessThan2.IN32
flit[4] => LessThan3.IN32
flit[5] => LessThan2.IN31
flit[5] => LessThan3.IN31
flit[6] => ~NO_FANOUT~
flit[7] => ~NO_FANOUT~
flit[8] => ~NO_FANOUT~
flit[9] => ~NO_FANOUT~
flit[10] => ~NO_FANOUT~
flit[11] => ~NO_FANOUT~
current[0] => LessThan0.IN64
current[0] => LessThan1.IN64
current[0] => WideOr0.IN0
current[1] => LessThan0.IN63
current[1] => LessThan1.IN63
current[1] => WideOr0.IN1
current[2] => Add0.IN60
current[3] => Add0.IN59
current[4] => Add0.IN58
current[5] => Add0.IN57
current[6] => Add0.IN56
current[7] => Add0.IN55
current[8] => Add0.IN54
current[9] => Add0.IN53
current[10] => Add0.IN52
current[11] => Add0.IN51
current[12] => Add0.IN50
current[13] => Add0.IN49
current[14] => Add0.IN48
current[15] => Add0.IN47
current[16] => Add0.IN46
current[17] => Add0.IN45
current[18] => Add0.IN44
current[19] => Add0.IN43
current[20] => Add0.IN42
current[21] => Add0.IN41
current[22] => Add0.IN40
current[23] => Add0.IN39
current[24] => Add0.IN38
current[25] => Add0.IN37
current[26] => Add0.IN36
current[27] => Add0.IN35
current[28] => Add0.IN34
current[29] => Add0.IN33
current[30] => Add0.IN32
current[31] => Add0.IN31
current[31] => Add0.IN62
current[31] => Add0.IN63
local_direction <= local.DB_MAX_OUTPUT_PORT_TYPE
north_direction <= north.DB_MAX_OUTPUT_PORT_TYPE
south_direction <= south.DB_MAX_OUTPUT_PORT_TYPE
east_direction <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
west_direction <= west.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_5|routing:routing_east
flit[0] => ~NO_FANOUT~
flit[1] => ~NO_FANOUT~
flit[2] => LessThan0.IN62
flit[2] => LessThan1.IN62
flit[3] => LessThan0.IN61
flit[3] => LessThan1.IN61
flit[4] => LessThan2.IN32
flit[4] => LessThan3.IN32
flit[5] => LessThan2.IN31
flit[5] => LessThan3.IN31
flit[6] => ~NO_FANOUT~
flit[7] => ~NO_FANOUT~
flit[8] => ~NO_FANOUT~
flit[9] => ~NO_FANOUT~
flit[10] => ~NO_FANOUT~
flit[11] => ~NO_FANOUT~
current[0] => LessThan0.IN64
current[0] => LessThan1.IN64
current[0] => WideOr0.IN0
current[1] => LessThan0.IN63
current[1] => LessThan1.IN63
current[1] => WideOr0.IN1
current[2] => Add0.IN60
current[3] => Add0.IN59
current[4] => Add0.IN58
current[5] => Add0.IN57
current[6] => Add0.IN56
current[7] => Add0.IN55
current[8] => Add0.IN54
current[9] => Add0.IN53
current[10] => Add0.IN52
current[11] => Add0.IN51
current[12] => Add0.IN50
current[13] => Add0.IN49
current[14] => Add0.IN48
current[15] => Add0.IN47
current[16] => Add0.IN46
current[17] => Add0.IN45
current[18] => Add0.IN44
current[19] => Add0.IN43
current[20] => Add0.IN42
current[21] => Add0.IN41
current[22] => Add0.IN40
current[23] => Add0.IN39
current[24] => Add0.IN38
current[25] => Add0.IN37
current[26] => Add0.IN36
current[27] => Add0.IN35
current[28] => Add0.IN34
current[29] => Add0.IN33
current[30] => Add0.IN32
current[31] => Add0.IN31
current[31] => Add0.IN62
current[31] => Add0.IN63
local_direction <= local.DB_MAX_OUTPUT_PORT_TYPE
north_direction <= north.DB_MAX_OUTPUT_PORT_TYPE
south_direction <= south.DB_MAX_OUTPUT_PORT_TYPE
east_direction <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
west_direction <= west.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_5|routing:routing_north
flit[0] => ~NO_FANOUT~
flit[1] => ~NO_FANOUT~
flit[2] => LessThan0.IN62
flit[2] => LessThan1.IN62
flit[3] => LessThan0.IN61
flit[3] => LessThan1.IN61
flit[4] => LessThan2.IN32
flit[4] => LessThan3.IN32
flit[5] => LessThan2.IN31
flit[5] => LessThan3.IN31
flit[6] => ~NO_FANOUT~
flit[7] => ~NO_FANOUT~
flit[8] => ~NO_FANOUT~
flit[9] => ~NO_FANOUT~
flit[10] => ~NO_FANOUT~
flit[11] => ~NO_FANOUT~
current[0] => LessThan0.IN64
current[0] => LessThan1.IN64
current[0] => WideOr0.IN0
current[1] => LessThan0.IN63
current[1] => LessThan1.IN63
current[1] => WideOr0.IN1
current[2] => Add0.IN60
current[3] => Add0.IN59
current[4] => Add0.IN58
current[5] => Add0.IN57
current[6] => Add0.IN56
current[7] => Add0.IN55
current[8] => Add0.IN54
current[9] => Add0.IN53
current[10] => Add0.IN52
current[11] => Add0.IN51
current[12] => Add0.IN50
current[13] => Add0.IN49
current[14] => Add0.IN48
current[15] => Add0.IN47
current[16] => Add0.IN46
current[17] => Add0.IN45
current[18] => Add0.IN44
current[19] => Add0.IN43
current[20] => Add0.IN42
current[21] => Add0.IN41
current[22] => Add0.IN40
current[23] => Add0.IN39
current[24] => Add0.IN38
current[25] => Add0.IN37
current[26] => Add0.IN36
current[27] => Add0.IN35
current[28] => Add0.IN34
current[29] => Add0.IN33
current[30] => Add0.IN32
current[31] => Add0.IN31
current[31] => Add0.IN62
current[31] => Add0.IN63
local_direction <= local.DB_MAX_OUTPUT_PORT_TYPE
north_direction <= north.DB_MAX_OUTPUT_PORT_TYPE
south_direction <= south.DB_MAX_OUTPUT_PORT_TYPE
east_direction <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
west_direction <= west.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_5|routing:routing_local
flit[0] => ~NO_FANOUT~
flit[1] => ~NO_FANOUT~
flit[2] => LessThan0.IN62
flit[2] => LessThan1.IN62
flit[3] => LessThan0.IN61
flit[3] => LessThan1.IN61
flit[4] => LessThan2.IN32
flit[4] => LessThan3.IN32
flit[5] => LessThan2.IN31
flit[5] => LessThan3.IN31
flit[6] => ~NO_FANOUT~
flit[7] => ~NO_FANOUT~
flit[8] => ~NO_FANOUT~
flit[9] => ~NO_FANOUT~
flit[10] => ~NO_FANOUT~
flit[11] => ~NO_FANOUT~
current[0] => LessThan0.IN64
current[0] => LessThan1.IN64
current[0] => WideOr0.IN0
current[1] => LessThan0.IN63
current[1] => LessThan1.IN63
current[1] => WideOr0.IN1
current[2] => Add0.IN60
current[3] => Add0.IN59
current[4] => Add0.IN58
current[5] => Add0.IN57
current[6] => Add0.IN56
current[7] => Add0.IN55
current[8] => Add0.IN54
current[9] => Add0.IN53
current[10] => Add0.IN52
current[11] => Add0.IN51
current[12] => Add0.IN50
current[13] => Add0.IN49
current[14] => Add0.IN48
current[15] => Add0.IN47
current[16] => Add0.IN46
current[17] => Add0.IN45
current[18] => Add0.IN44
current[19] => Add0.IN43
current[20] => Add0.IN42
current[21] => Add0.IN41
current[22] => Add0.IN40
current[23] => Add0.IN39
current[24] => Add0.IN38
current[25] => Add0.IN37
current[26] => Add0.IN36
current[27] => Add0.IN35
current[28] => Add0.IN34
current[29] => Add0.IN33
current[30] => Add0.IN32
current[31] => Add0.IN31
current[31] => Add0.IN62
current[31] => Add0.IN63
local_direction <= local.DB_MAX_OUTPUT_PORT_TYPE
north_direction <= north.DB_MAX_OUTPUT_PORT_TYPE
south_direction <= south.DB_MAX_OUTPUT_PORT_TYPE
east_direction <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
west_direction <= west.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_5|arbiter:arbiter_north
clk => state_reg~1.DATAIN
reset => state_reg~3.DATAIN
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.DATAA
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => Selector4.IN6
r[0] => state_next.DATAA
r[0] => Selector1.IN1
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.DATAA
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => Selector5.IN6
r[1] => state_next.DATAA
r[1] => Selector2.IN1
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.DATAA
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => Selector6.IN6
r[2] => state_next.DATAA
r[2] => Selector3.IN1
r[3] => state_next.DATAA
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => Selector7.IN6
r[3] => state_next.DATAA
r[3] => Selector0.IN1
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_5|arbiter:arbiter_south
clk => state_reg~1.DATAIN
reset => state_reg~3.DATAIN
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.DATAA
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => Selector4.IN6
r[0] => state_next.DATAA
r[0] => Selector1.IN1
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.DATAA
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => Selector5.IN6
r[1] => state_next.DATAA
r[1] => Selector2.IN1
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.DATAA
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => Selector6.IN6
r[2] => state_next.DATAA
r[2] => Selector3.IN1
r[3] => state_next.DATAA
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => Selector7.IN6
r[3] => state_next.DATAA
r[3] => Selector0.IN1
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_5|arbiter:arbiter_east
clk => state_reg~1.DATAIN
reset => state_reg~3.DATAIN
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.DATAA
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => Selector4.IN6
r[0] => state_next.DATAA
r[0] => Selector1.IN1
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.DATAA
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => Selector5.IN6
r[1] => state_next.DATAA
r[1] => Selector2.IN1
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.DATAA
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => Selector6.IN6
r[2] => state_next.DATAA
r[2] => Selector3.IN1
r[3] => state_next.DATAA
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => Selector7.IN6
r[3] => state_next.DATAA
r[3] => Selector0.IN1
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_5|arbiter:arbiter_west
clk => state_reg~1.DATAIN
reset => state_reg~3.DATAIN
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.DATAA
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => Selector4.IN6
r[0] => state_next.DATAA
r[0] => Selector1.IN1
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.DATAA
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => Selector5.IN6
r[1] => state_next.DATAA
r[1] => Selector2.IN1
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.DATAA
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => Selector6.IN6
r[2] => state_next.DATAA
r[2] => Selector3.IN1
r[3] => state_next.DATAA
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => Selector7.IN6
r[3] => state_next.DATAA
r[3] => Selector0.IN1
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_5|arbiter:arbiter_local
clk => state_reg~1.DATAIN
reset => state_reg~3.DATAIN
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.DATAA
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => Selector4.IN6
r[0] => state_next.DATAA
r[0] => Selector1.IN1
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.DATAA
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => Selector5.IN6
r[1] => state_next.DATAA
r[1] => Selector2.IN1
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.DATAA
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => Selector6.IN6
r[2] => state_next.DATAA
r[2] => Selector3.IN1
r[3] => state_next.DATAA
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => Selector7.IN6
r[3] => state_next.DATAA
r[3] => Selector0.IN1
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_5
clk => FIFO_BUFFER:buffer_north.clk
clk => FIFO_BUFFER:buffer_south.clk
clk => FIFO_BUFFER:buffer_east.clk
clk => FIFO_BUFFER:buffer_west.clk
clk => FIFO_BUFFER:buffer_local.clk
reset => FIFO_BUFFER:buffer_north.reset
reset => FIFO_BUFFER:buffer_south.reset
reset => FIFO_BUFFER:buffer_east.reset
reset => FIFO_BUFFER:buffer_west.reset
reset => FIFO_BUFFER:buffer_local.reset
w_en_north => FIFO_BUFFER:buffer_north.wr
w_en_south => FIFO_BUFFER:buffer_south.wr
w_en_east => FIFO_BUFFER:buffer_east.wr
w_en_west => FIFO_BUFFER:buffer_west.wr
w_en_local => FIFO_BUFFER:buffer_local.wr
fifo_in_north[0] => FIFO_BUFFER:buffer_north.w_data[0]
fifo_in_north[1] => FIFO_BUFFER:buffer_north.w_data[1]
fifo_in_north[2] => FIFO_BUFFER:buffer_north.w_data[2]
fifo_in_north[3] => FIFO_BUFFER:buffer_north.w_data[3]
fifo_in_north[4] => FIFO_BUFFER:buffer_north.w_data[4]
fifo_in_north[5] => FIFO_BUFFER:buffer_north.w_data[5]
fifo_in_north[6] => FIFO_BUFFER:buffer_north.w_data[6]
fifo_in_north[7] => FIFO_BUFFER:buffer_north.w_data[7]
fifo_in_north[8] => FIFO_BUFFER:buffer_north.w_data[8]
fifo_in_north[9] => FIFO_BUFFER:buffer_north.w_data[9]
fifo_in_north[10] => FIFO_BUFFER:buffer_north.w_data[10]
fifo_in_north[11] => FIFO_BUFFER:buffer_north.w_data[11]
fifo_in_south[0] => FIFO_BUFFER:buffer_south.w_data[0]
fifo_in_south[1] => FIFO_BUFFER:buffer_south.w_data[1]
fifo_in_south[2] => FIFO_BUFFER:buffer_south.w_data[2]
fifo_in_south[3] => FIFO_BUFFER:buffer_south.w_data[3]
fifo_in_south[4] => FIFO_BUFFER:buffer_south.w_data[4]
fifo_in_south[5] => FIFO_BUFFER:buffer_south.w_data[5]
fifo_in_south[6] => FIFO_BUFFER:buffer_south.w_data[6]
fifo_in_south[7] => FIFO_BUFFER:buffer_south.w_data[7]
fifo_in_south[8] => FIFO_BUFFER:buffer_south.w_data[8]
fifo_in_south[9] => FIFO_BUFFER:buffer_south.w_data[9]
fifo_in_south[10] => FIFO_BUFFER:buffer_south.w_data[10]
fifo_in_south[11] => FIFO_BUFFER:buffer_south.w_data[11]
fifo_in_east[0] => FIFO_BUFFER:buffer_east.w_data[0]
fifo_in_east[1] => FIFO_BUFFER:buffer_east.w_data[1]
fifo_in_east[2] => FIFO_BUFFER:buffer_east.w_data[2]
fifo_in_east[3] => FIFO_BUFFER:buffer_east.w_data[3]
fifo_in_east[4] => FIFO_BUFFER:buffer_east.w_data[4]
fifo_in_east[5] => FIFO_BUFFER:buffer_east.w_data[5]
fifo_in_east[6] => FIFO_BUFFER:buffer_east.w_data[6]
fifo_in_east[7] => FIFO_BUFFER:buffer_east.w_data[7]
fifo_in_east[8] => FIFO_BUFFER:buffer_east.w_data[8]
fifo_in_east[9] => FIFO_BUFFER:buffer_east.w_data[9]
fifo_in_east[10] => FIFO_BUFFER:buffer_east.w_data[10]
fifo_in_east[11] => FIFO_BUFFER:buffer_east.w_data[11]
fifo_in_west[0] => FIFO_BUFFER:buffer_west.w_data[0]
fifo_in_west[1] => FIFO_BUFFER:buffer_west.w_data[1]
fifo_in_west[2] => FIFO_BUFFER:buffer_west.w_data[2]
fifo_in_west[3] => FIFO_BUFFER:buffer_west.w_data[3]
fifo_in_west[4] => FIFO_BUFFER:buffer_west.w_data[4]
fifo_in_west[5] => FIFO_BUFFER:buffer_west.w_data[5]
fifo_in_west[6] => FIFO_BUFFER:buffer_west.w_data[6]
fifo_in_west[7] => FIFO_BUFFER:buffer_west.w_data[7]
fifo_in_west[8] => FIFO_BUFFER:buffer_west.w_data[8]
fifo_in_west[9] => FIFO_BUFFER:buffer_west.w_data[9]
fifo_in_west[10] => FIFO_BUFFER:buffer_west.w_data[10]
fifo_in_west[11] => FIFO_BUFFER:buffer_west.w_data[11]
fifo_in_local[0] => FIFO_BUFFER:buffer_local.w_data[0]
fifo_in_local[1] => FIFO_BUFFER:buffer_local.w_data[1]
fifo_in_local[2] => FIFO_BUFFER:buffer_local.w_data[2]
fifo_in_local[3] => FIFO_BUFFER:buffer_local.w_data[3]
fifo_in_local[4] => FIFO_BUFFER:buffer_local.w_data[4]
fifo_in_local[5] => FIFO_BUFFER:buffer_local.w_data[5]
fifo_in_local[6] => FIFO_BUFFER:buffer_local.w_data[6]
fifo_in_local[7] => FIFO_BUFFER:buffer_local.w_data[7]
fifo_in_local[8] => FIFO_BUFFER:buffer_local.w_data[8]
fifo_in_local[9] => FIFO_BUFFER:buffer_local.w_data[9]
fifo_in_local[10] => FIFO_BUFFER:buffer_local.w_data[10]
fifo_in_local[11] => FIFO_BUFFER:buffer_local.w_data[11]
r_en_north => FIFO_BUFFER:buffer_north.rd
r_en_south => FIFO_BUFFER:buffer_south.rd
r_en_east => FIFO_BUFFER:buffer_east.rd
r_en_west => FIFO_BUFFER:buffer_west.rd
r_en_local => FIFO_BUFFER:buffer_local.rd
full_north <= FIFO_BUFFER:buffer_north.full
full_south <= FIFO_BUFFER:buffer_south.full
full_east <= FIFO_BUFFER:buffer_east.full
full_west <= FIFO_BUFFER:buffer_west.full
full_local <= FIFO_BUFFER:buffer_local.full
empty_north <= FIFO_BUFFER:buffer_north.empty
empty_south <= FIFO_BUFFER:buffer_south.empty
empty_east <= FIFO_BUFFER:buffer_east.empty
empty_west <= FIFO_BUFFER:buffer_west.empty
empty_local <= FIFO_BUFFER:buffer_local.empty
fifo_out_north[0] <= FIFO_BUFFER:buffer_north.r_data[0]
fifo_out_north[1] <= FIFO_BUFFER:buffer_north.r_data[1]
fifo_out_north[2] <= FIFO_BUFFER:buffer_north.r_data[2]
fifo_out_north[3] <= FIFO_BUFFER:buffer_north.r_data[3]
fifo_out_north[4] <= FIFO_BUFFER:buffer_north.r_data[4]
fifo_out_north[5] <= FIFO_BUFFER:buffer_north.r_data[5]
fifo_out_north[6] <= FIFO_BUFFER:buffer_north.r_data[6]
fifo_out_north[7] <= FIFO_BUFFER:buffer_north.r_data[7]
fifo_out_north[8] <= FIFO_BUFFER:buffer_north.r_data[8]
fifo_out_north[9] <= FIFO_BUFFER:buffer_north.r_data[9]
fifo_out_north[10] <= FIFO_BUFFER:buffer_north.r_data[10]
fifo_out_north[11] <= FIFO_BUFFER:buffer_north.r_data[11]
fifo_out_south[0] <= FIFO_BUFFER:buffer_south.r_data[0]
fifo_out_south[1] <= FIFO_BUFFER:buffer_south.r_data[1]
fifo_out_south[2] <= FIFO_BUFFER:buffer_south.r_data[2]
fifo_out_south[3] <= FIFO_BUFFER:buffer_south.r_data[3]
fifo_out_south[4] <= FIFO_BUFFER:buffer_south.r_data[4]
fifo_out_south[5] <= FIFO_BUFFER:buffer_south.r_data[5]
fifo_out_south[6] <= FIFO_BUFFER:buffer_south.r_data[6]
fifo_out_south[7] <= FIFO_BUFFER:buffer_south.r_data[7]
fifo_out_south[8] <= FIFO_BUFFER:buffer_south.r_data[8]
fifo_out_south[9] <= FIFO_BUFFER:buffer_south.r_data[9]
fifo_out_south[10] <= FIFO_BUFFER:buffer_south.r_data[10]
fifo_out_south[11] <= FIFO_BUFFER:buffer_south.r_data[11]
fifo_out_east[0] <= FIFO_BUFFER:buffer_east.r_data[0]
fifo_out_east[1] <= FIFO_BUFFER:buffer_east.r_data[1]
fifo_out_east[2] <= FIFO_BUFFER:buffer_east.r_data[2]
fifo_out_east[3] <= FIFO_BUFFER:buffer_east.r_data[3]
fifo_out_east[4] <= FIFO_BUFFER:buffer_east.r_data[4]
fifo_out_east[5] <= FIFO_BUFFER:buffer_east.r_data[5]
fifo_out_east[6] <= FIFO_BUFFER:buffer_east.r_data[6]
fifo_out_east[7] <= FIFO_BUFFER:buffer_east.r_data[7]
fifo_out_east[8] <= FIFO_BUFFER:buffer_east.r_data[8]
fifo_out_east[9] <= FIFO_BUFFER:buffer_east.r_data[9]
fifo_out_east[10] <= FIFO_BUFFER:buffer_east.r_data[10]
fifo_out_east[11] <= FIFO_BUFFER:buffer_east.r_data[11]
fifo_out_west[0] <= FIFO_BUFFER:buffer_west.r_data[0]
fifo_out_west[1] <= FIFO_BUFFER:buffer_west.r_data[1]
fifo_out_west[2] <= FIFO_BUFFER:buffer_west.r_data[2]
fifo_out_west[3] <= FIFO_BUFFER:buffer_west.r_data[3]
fifo_out_west[4] <= FIFO_BUFFER:buffer_west.r_data[4]
fifo_out_west[5] <= FIFO_BUFFER:buffer_west.r_data[5]
fifo_out_west[6] <= FIFO_BUFFER:buffer_west.r_data[6]
fifo_out_west[7] <= FIFO_BUFFER:buffer_west.r_data[7]
fifo_out_west[8] <= FIFO_BUFFER:buffer_west.r_data[8]
fifo_out_west[9] <= FIFO_BUFFER:buffer_west.r_data[9]
fifo_out_west[10] <= FIFO_BUFFER:buffer_west.r_data[10]
fifo_out_west[11] <= FIFO_BUFFER:buffer_west.r_data[11]
fifo_out_local[0] <= FIFO_BUFFER:buffer_local.r_data[0]
fifo_out_local[1] <= FIFO_BUFFER:buffer_local.r_data[1]
fifo_out_local[2] <= FIFO_BUFFER:buffer_local.r_data[2]
fifo_out_local[3] <= FIFO_BUFFER:buffer_local.r_data[3]
fifo_out_local[4] <= FIFO_BUFFER:buffer_local.r_data[4]
fifo_out_local[5] <= FIFO_BUFFER:buffer_local.r_data[5]
fifo_out_local[6] <= FIFO_BUFFER:buffer_local.r_data[6]
fifo_out_local[7] <= FIFO_BUFFER:buffer_local.r_data[7]
fifo_out_local[8] <= FIFO_BUFFER:buffer_local.r_data[8]
fifo_out_local[9] <= FIFO_BUFFER:buffer_local.r_data[9]
fifo_out_local[10] <= FIFO_BUFFER:buffer_local.r_data[10]
fifo_out_local[11] <= FIFO_BUFFER:buffer_local.r_data[11]


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_north
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_north|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_north|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_south
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_south|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_south|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_east
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_east|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_east|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_west
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_west|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_west|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_local
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_local|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_5|FIFO_BUFFER:buffer_local|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_north_in_5
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_BUFFER:buffer_north_in_5|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_north_in_5|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_south_in_5
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_BUFFER:buffer_south_in_5|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_south_in_5|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_west_in_5
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_BUFFER:buffer_west_in_5|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_west_in_5|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_local_in_5
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_BUFFER:buffer_local_in_5|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_local_in_5|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_6
clk => arbiter:arbiter_north.clk
clk => arbiter:arbiter_south.clk
clk => arbiter:arbiter_east.clk
clk => arbiter:arbiter_west.clk
clk => arbiter:arbiter_local.clk
reset => arbiter:arbiter_north.reset
reset => arbiter:arbiter_south.reset
reset => arbiter:arbiter_east.reset
reset => arbiter:arbiter_west.reset
reset => arbiter:arbiter_local.reset
current[0] => routing:routing_south.current[0]
current[0] => routing:routing_west.current[0]
current[0] => routing:routing_east.current[0]
current[0] => routing:routing_north.current[0]
current[0] => routing:routing_local.current[0]
current[1] => routing:routing_south.current[1]
current[1] => routing:routing_west.current[1]
current[1] => routing:routing_east.current[1]
current[1] => routing:routing_north.current[1]
current[1] => routing:routing_local.current[1]
current[2] => routing:routing_south.current[2]
current[2] => routing:routing_west.current[2]
current[2] => routing:routing_east.current[2]
current[2] => routing:routing_north.current[2]
current[2] => routing:routing_local.current[2]
current[3] => routing:routing_south.current[3]
current[3] => routing:routing_west.current[3]
current[3] => routing:routing_east.current[3]
current[3] => routing:routing_north.current[3]
current[3] => routing:routing_local.current[3]
current[4] => routing:routing_south.current[4]
current[4] => routing:routing_west.current[4]
current[4] => routing:routing_east.current[4]
current[4] => routing:routing_north.current[4]
current[4] => routing:routing_local.current[4]
current[5] => routing:routing_south.current[5]
current[5] => routing:routing_west.current[5]
current[5] => routing:routing_east.current[5]
current[5] => routing:routing_north.current[5]
current[5] => routing:routing_local.current[5]
current[6] => routing:routing_south.current[6]
current[6] => routing:routing_west.current[6]
current[6] => routing:routing_east.current[6]
current[6] => routing:routing_north.current[6]
current[6] => routing:routing_local.current[6]
current[7] => routing:routing_south.current[7]
current[7] => routing:routing_west.current[7]
current[7] => routing:routing_east.current[7]
current[7] => routing:routing_north.current[7]
current[7] => routing:routing_local.current[7]
current[8] => routing:routing_south.current[8]
current[8] => routing:routing_west.current[8]
current[8] => routing:routing_east.current[8]
current[8] => routing:routing_north.current[8]
current[8] => routing:routing_local.current[8]
current[9] => routing:routing_south.current[9]
current[9] => routing:routing_west.current[9]
current[9] => routing:routing_east.current[9]
current[9] => routing:routing_north.current[9]
current[9] => routing:routing_local.current[9]
current[10] => routing:routing_south.current[10]
current[10] => routing:routing_west.current[10]
current[10] => routing:routing_east.current[10]
current[10] => routing:routing_north.current[10]
current[10] => routing:routing_local.current[10]
current[11] => routing:routing_south.current[11]
current[11] => routing:routing_west.current[11]
current[11] => routing:routing_east.current[11]
current[11] => routing:routing_north.current[11]
current[11] => routing:routing_local.current[11]
current[12] => routing:routing_south.current[12]
current[12] => routing:routing_west.current[12]
current[12] => routing:routing_east.current[12]
current[12] => routing:routing_north.current[12]
current[12] => routing:routing_local.current[12]
current[13] => routing:routing_south.current[13]
current[13] => routing:routing_west.current[13]
current[13] => routing:routing_east.current[13]
current[13] => routing:routing_north.current[13]
current[13] => routing:routing_local.current[13]
current[14] => routing:routing_south.current[14]
current[14] => routing:routing_west.current[14]
current[14] => routing:routing_east.current[14]
current[14] => routing:routing_north.current[14]
current[14] => routing:routing_local.current[14]
current[15] => routing:routing_south.current[15]
current[15] => routing:routing_west.current[15]
current[15] => routing:routing_east.current[15]
current[15] => routing:routing_north.current[15]
current[15] => routing:routing_local.current[15]
current[16] => routing:routing_south.current[16]
current[16] => routing:routing_west.current[16]
current[16] => routing:routing_east.current[16]
current[16] => routing:routing_north.current[16]
current[16] => routing:routing_local.current[16]
current[17] => routing:routing_south.current[17]
current[17] => routing:routing_west.current[17]
current[17] => routing:routing_east.current[17]
current[17] => routing:routing_north.current[17]
current[17] => routing:routing_local.current[17]
current[18] => routing:routing_south.current[18]
current[18] => routing:routing_west.current[18]
current[18] => routing:routing_east.current[18]
current[18] => routing:routing_north.current[18]
current[18] => routing:routing_local.current[18]
current[19] => routing:routing_south.current[19]
current[19] => routing:routing_west.current[19]
current[19] => routing:routing_east.current[19]
current[19] => routing:routing_north.current[19]
current[19] => routing:routing_local.current[19]
current[20] => routing:routing_south.current[20]
current[20] => routing:routing_west.current[20]
current[20] => routing:routing_east.current[20]
current[20] => routing:routing_north.current[20]
current[20] => routing:routing_local.current[20]
current[21] => routing:routing_south.current[21]
current[21] => routing:routing_west.current[21]
current[21] => routing:routing_east.current[21]
current[21] => routing:routing_north.current[21]
current[21] => routing:routing_local.current[21]
current[22] => routing:routing_south.current[22]
current[22] => routing:routing_west.current[22]
current[22] => routing:routing_east.current[22]
current[22] => routing:routing_north.current[22]
current[22] => routing:routing_local.current[22]
current[23] => routing:routing_south.current[23]
current[23] => routing:routing_west.current[23]
current[23] => routing:routing_east.current[23]
current[23] => routing:routing_north.current[23]
current[23] => routing:routing_local.current[23]
current[24] => routing:routing_south.current[24]
current[24] => routing:routing_west.current[24]
current[24] => routing:routing_east.current[24]
current[24] => routing:routing_north.current[24]
current[24] => routing:routing_local.current[24]
current[25] => routing:routing_south.current[25]
current[25] => routing:routing_west.current[25]
current[25] => routing:routing_east.current[25]
current[25] => routing:routing_north.current[25]
current[25] => routing:routing_local.current[25]
current[26] => routing:routing_south.current[26]
current[26] => routing:routing_west.current[26]
current[26] => routing:routing_east.current[26]
current[26] => routing:routing_north.current[26]
current[26] => routing:routing_local.current[26]
current[27] => routing:routing_south.current[27]
current[27] => routing:routing_west.current[27]
current[27] => routing:routing_east.current[27]
current[27] => routing:routing_north.current[27]
current[27] => routing:routing_local.current[27]
current[28] => routing:routing_south.current[28]
current[28] => routing:routing_west.current[28]
current[28] => routing:routing_east.current[28]
current[28] => routing:routing_north.current[28]
current[28] => routing:routing_local.current[28]
current[29] => routing:routing_south.current[29]
current[29] => routing:routing_west.current[29]
current[29] => routing:routing_east.current[29]
current[29] => routing:routing_north.current[29]
current[29] => routing:routing_local.current[29]
current[30] => routing:routing_south.current[30]
current[30] => routing:routing_west.current[30]
current[30] => routing:routing_east.current[30]
current[30] => routing:routing_north.current[30]
current[30] => routing:routing_local.current[30]
current[31] => routing:routing_south.current[31]
current[31] => routing:routing_west.current[31]
current[31] => routing:routing_east.current[31]
current[31] => routing:routing_north.current[31]
current[31] => routing:routing_local.current[31]
fifo_in_local[0] => wr_data_north.DATAB
fifo_in_local[0] => wr_data_south.DATAB
fifo_in_local[0] => wr_data_east.DATAB
fifo_in_local[0] => wr_data_west.DATAB
fifo_in_local[0] => routing:routing_local.flit[0]
fifo_in_local[1] => wr_data_north.DATAB
fifo_in_local[1] => wr_data_south.DATAB
fifo_in_local[1] => wr_data_east.DATAB
fifo_in_local[1] => wr_data_west.DATAB
fifo_in_local[1] => routing:routing_local.flit[1]
fifo_in_local[2] => wr_data_north.DATAB
fifo_in_local[2] => wr_data_south.DATAB
fifo_in_local[2] => wr_data_east.DATAB
fifo_in_local[2] => wr_data_west.DATAB
fifo_in_local[2] => routing:routing_local.flit[2]
fifo_in_local[3] => wr_data_north.DATAB
fifo_in_local[3] => wr_data_south.DATAB
fifo_in_local[3] => wr_data_east.DATAB
fifo_in_local[3] => wr_data_west.DATAB
fifo_in_local[3] => routing:routing_local.flit[3]
fifo_in_local[4] => wr_data_north.DATAB
fifo_in_local[4] => wr_data_south.DATAB
fifo_in_local[4] => wr_data_east.DATAB
fifo_in_local[4] => wr_data_west.DATAB
fifo_in_local[4] => routing:routing_local.flit[4]
fifo_in_local[5] => wr_data_north.DATAB
fifo_in_local[5] => wr_data_south.DATAB
fifo_in_local[5] => wr_data_east.DATAB
fifo_in_local[5] => wr_data_west.DATAB
fifo_in_local[5] => routing:routing_local.flit[5]
fifo_in_local[6] => wr_data_north.DATAB
fifo_in_local[6] => wr_data_south.DATAB
fifo_in_local[6] => wr_data_east.DATAB
fifo_in_local[6] => wr_data_west.DATAB
fifo_in_local[6] => routing:routing_local.flit[6]
fifo_in_local[7] => wr_data_north.DATAB
fifo_in_local[7] => wr_data_south.DATAB
fifo_in_local[7] => wr_data_east.DATAB
fifo_in_local[7] => wr_data_west.DATAB
fifo_in_local[7] => routing:routing_local.flit[7]
fifo_in_local[8] => wr_data_north.DATAB
fifo_in_local[8] => wr_data_south.DATAB
fifo_in_local[8] => wr_data_east.DATAB
fifo_in_local[8] => wr_data_west.DATAB
fifo_in_local[8] => routing:routing_local.flit[8]
fifo_in_local[9] => wr_data_north.DATAB
fifo_in_local[9] => wr_data_south.DATAB
fifo_in_local[9] => wr_data_east.DATAB
fifo_in_local[9] => wr_data_west.DATAB
fifo_in_local[9] => routing:routing_local.flit[9]
fifo_in_local[10] => wr_data_north.DATAB
fifo_in_local[10] => wr_data_south.DATAB
fifo_in_local[10] => wr_data_east.DATAB
fifo_in_local[10] => wr_data_west.DATAB
fifo_in_local[10] => routing:routing_local.flit[10]
fifo_in_local[10] => Equal3.IN1
fifo_in_local[10] => Equal7.IN1
fifo_in_local[10] => Equal11.IN1
fifo_in_local[10] => Equal15.IN1
fifo_in_local[11] => wr_data_north.DATAB
fifo_in_local[11] => wr_data_south.DATAB
fifo_in_local[11] => wr_data_east.DATAB
fifo_in_local[11] => wr_data_west.DATAB
fifo_in_local[11] => routing:routing_local.flit[11]
fifo_in_local[11] => Equal3.IN0
fifo_in_local[11] => Equal7.IN0
fifo_in_local[11] => Equal11.IN0
fifo_in_local[11] => Equal15.IN0
fifo_in_west[0] => wr_data_north.DATAB
fifo_in_west[0] => wr_data_south.DATAB
fifo_in_west[0] => wr_data_east.DATAB
fifo_in_west[0] => wr_data_local.DATAB
fifo_in_west[0] => routing:routing_west.flit[0]
fifo_in_west[1] => wr_data_north.DATAB
fifo_in_west[1] => wr_data_south.DATAB
fifo_in_west[1] => wr_data_east.DATAB
fifo_in_west[1] => wr_data_local.DATAB
fifo_in_west[1] => routing:routing_west.flit[1]
fifo_in_west[2] => wr_data_north.DATAB
fifo_in_west[2] => wr_data_south.DATAB
fifo_in_west[2] => wr_data_east.DATAB
fifo_in_west[2] => wr_data_local.DATAB
fifo_in_west[2] => routing:routing_west.flit[2]
fifo_in_west[3] => wr_data_north.DATAB
fifo_in_west[3] => wr_data_south.DATAB
fifo_in_west[3] => wr_data_east.DATAB
fifo_in_west[3] => wr_data_local.DATAB
fifo_in_west[3] => routing:routing_west.flit[3]
fifo_in_west[4] => wr_data_north.DATAB
fifo_in_west[4] => wr_data_south.DATAB
fifo_in_west[4] => wr_data_east.DATAB
fifo_in_west[4] => wr_data_local.DATAB
fifo_in_west[4] => routing:routing_west.flit[4]
fifo_in_west[5] => wr_data_north.DATAB
fifo_in_west[5] => wr_data_south.DATAB
fifo_in_west[5] => wr_data_east.DATAB
fifo_in_west[5] => wr_data_local.DATAB
fifo_in_west[5] => routing:routing_west.flit[5]
fifo_in_west[6] => wr_data_north.DATAB
fifo_in_west[6] => wr_data_south.DATAB
fifo_in_west[6] => wr_data_east.DATAB
fifo_in_west[6] => wr_data_local.DATAB
fifo_in_west[6] => routing:routing_west.flit[6]
fifo_in_west[7] => wr_data_north.DATAB
fifo_in_west[7] => wr_data_south.DATAB
fifo_in_west[7] => wr_data_east.DATAB
fifo_in_west[7] => wr_data_local.DATAB
fifo_in_west[7] => routing:routing_west.flit[7]
fifo_in_west[8] => wr_data_north.DATAB
fifo_in_west[8] => wr_data_south.DATAB
fifo_in_west[8] => wr_data_east.DATAB
fifo_in_west[8] => wr_data_local.DATAB
fifo_in_west[8] => routing:routing_west.flit[8]
fifo_in_west[9] => wr_data_north.DATAB
fifo_in_west[9] => wr_data_south.DATAB
fifo_in_west[9] => wr_data_east.DATAB
fifo_in_west[9] => wr_data_local.DATAB
fifo_in_west[9] => routing:routing_west.flit[9]
fifo_in_west[10] => wr_data_north.DATAB
fifo_in_west[10] => wr_data_south.DATAB
fifo_in_west[10] => wr_data_east.DATAB
fifo_in_west[10] => wr_data_local.DATAB
fifo_in_west[10] => routing:routing_west.flit[10]
fifo_in_west[10] => Equal2.IN1
fifo_in_west[10] => Equal10.IN1
fifo_in_west[10] => Equal14.IN1
fifo_in_west[10] => Equal19.IN1
fifo_in_west[11] => wr_data_north.DATAB
fifo_in_west[11] => wr_data_south.DATAB
fifo_in_west[11] => wr_data_east.DATAB
fifo_in_west[11] => wr_data_local.DATAB
fifo_in_west[11] => routing:routing_west.flit[11]
fifo_in_west[11] => Equal2.IN0
fifo_in_west[11] => Equal10.IN0
fifo_in_west[11] => Equal14.IN0
fifo_in_west[11] => Equal19.IN0
fifo_in_east[0] => wr_data_north.DATAB
fifo_in_east[0] => wr_data_south.DATAB
fifo_in_east[0] => wr_data_west.DATAB
fifo_in_east[0] => wr_data_local.DATAB
fifo_in_east[0] => routing:routing_east.flit[0]
fifo_in_east[1] => wr_data_north.DATAB
fifo_in_east[1] => wr_data_south.DATAB
fifo_in_east[1] => wr_data_west.DATAB
fifo_in_east[1] => wr_data_local.DATAB
fifo_in_east[1] => routing:routing_east.flit[1]
fifo_in_east[2] => wr_data_north.DATAB
fifo_in_east[2] => wr_data_south.DATAB
fifo_in_east[2] => wr_data_west.DATAB
fifo_in_east[2] => wr_data_local.DATAB
fifo_in_east[2] => routing:routing_east.flit[2]
fifo_in_east[3] => wr_data_north.DATAB
fifo_in_east[3] => wr_data_south.DATAB
fifo_in_east[3] => wr_data_west.DATAB
fifo_in_east[3] => wr_data_local.DATAB
fifo_in_east[3] => routing:routing_east.flit[3]
fifo_in_east[4] => wr_data_north.DATAB
fifo_in_east[4] => wr_data_south.DATAB
fifo_in_east[4] => wr_data_west.DATAB
fifo_in_east[4] => wr_data_local.DATAB
fifo_in_east[4] => routing:routing_east.flit[4]
fifo_in_east[5] => wr_data_north.DATAB
fifo_in_east[5] => wr_data_south.DATAB
fifo_in_east[5] => wr_data_west.DATAB
fifo_in_east[5] => wr_data_local.DATAB
fifo_in_east[5] => routing:routing_east.flit[5]
fifo_in_east[6] => wr_data_north.DATAB
fifo_in_east[6] => wr_data_south.DATAB
fifo_in_east[6] => wr_data_west.DATAB
fifo_in_east[6] => wr_data_local.DATAB
fifo_in_east[6] => routing:routing_east.flit[6]
fifo_in_east[7] => wr_data_north.DATAB
fifo_in_east[7] => wr_data_south.DATAB
fifo_in_east[7] => wr_data_west.DATAB
fifo_in_east[7] => wr_data_local.DATAB
fifo_in_east[7] => routing:routing_east.flit[7]
fifo_in_east[8] => wr_data_north.DATAB
fifo_in_east[8] => wr_data_south.DATAB
fifo_in_east[8] => wr_data_west.DATAB
fifo_in_east[8] => wr_data_local.DATAB
fifo_in_east[8] => routing:routing_east.flit[8]
fifo_in_east[9] => wr_data_north.DATAB
fifo_in_east[9] => wr_data_south.DATAB
fifo_in_east[9] => wr_data_west.DATAB
fifo_in_east[9] => wr_data_local.DATAB
fifo_in_east[9] => routing:routing_east.flit[9]
fifo_in_east[10] => wr_data_north.DATAB
fifo_in_east[10] => wr_data_south.DATAB
fifo_in_east[10] => wr_data_west.DATAB
fifo_in_east[10] => wr_data_local.DATAB
fifo_in_east[10] => routing:routing_east.flit[10]
fifo_in_east[10] => Equal1.IN1
fifo_in_east[10] => Equal6.IN1
fifo_in_east[10] => Equal13.IN1
fifo_in_east[10] => Equal18.IN1
fifo_in_east[11] => wr_data_north.DATAB
fifo_in_east[11] => wr_data_south.DATAB
fifo_in_east[11] => wr_data_west.DATAB
fifo_in_east[11] => wr_data_local.DATAB
fifo_in_east[11] => routing:routing_east.flit[11]
fifo_in_east[11] => Equal1.IN0
fifo_in_east[11] => Equal6.IN0
fifo_in_east[11] => Equal13.IN0
fifo_in_east[11] => Equal18.IN0
fifo_in_north[0] => wr_data_south.DATAB
fifo_in_north[0] => wr_data_east.DATAB
fifo_in_north[0] => wr_data_west.DATAB
fifo_in_north[0] => wr_data_local.DATAB
fifo_in_north[0] => routing:routing_north.flit[0]
fifo_in_north[1] => wr_data_south.DATAB
fifo_in_north[1] => wr_data_east.DATAB
fifo_in_north[1] => wr_data_west.DATAB
fifo_in_north[1] => wr_data_local.DATAB
fifo_in_north[1] => routing:routing_north.flit[1]
fifo_in_north[2] => wr_data_south.DATAB
fifo_in_north[2] => wr_data_east.DATAB
fifo_in_north[2] => wr_data_west.DATAB
fifo_in_north[2] => wr_data_local.DATAB
fifo_in_north[2] => routing:routing_north.flit[2]
fifo_in_north[3] => wr_data_south.DATAB
fifo_in_north[3] => wr_data_east.DATAB
fifo_in_north[3] => wr_data_west.DATAB
fifo_in_north[3] => wr_data_local.DATAB
fifo_in_north[3] => routing:routing_north.flit[3]
fifo_in_north[4] => wr_data_south.DATAB
fifo_in_north[4] => wr_data_east.DATAB
fifo_in_north[4] => wr_data_west.DATAB
fifo_in_north[4] => wr_data_local.DATAB
fifo_in_north[4] => routing:routing_north.flit[4]
fifo_in_north[5] => wr_data_south.DATAB
fifo_in_north[5] => wr_data_east.DATAB
fifo_in_north[5] => wr_data_west.DATAB
fifo_in_north[5] => wr_data_local.DATAB
fifo_in_north[5] => routing:routing_north.flit[5]
fifo_in_north[6] => wr_data_south.DATAB
fifo_in_north[6] => wr_data_east.DATAB
fifo_in_north[6] => wr_data_west.DATAB
fifo_in_north[6] => wr_data_local.DATAB
fifo_in_north[6] => routing:routing_north.flit[6]
fifo_in_north[7] => wr_data_south.DATAB
fifo_in_north[7] => wr_data_east.DATAB
fifo_in_north[7] => wr_data_west.DATAB
fifo_in_north[7] => wr_data_local.DATAB
fifo_in_north[7] => routing:routing_north.flit[7]
fifo_in_north[8] => wr_data_south.DATAB
fifo_in_north[8] => wr_data_east.DATAB
fifo_in_north[8] => wr_data_west.DATAB
fifo_in_north[8] => wr_data_local.DATAB
fifo_in_north[8] => routing:routing_north.flit[8]
fifo_in_north[9] => wr_data_south.DATAB
fifo_in_north[9] => wr_data_east.DATAB
fifo_in_north[9] => wr_data_west.DATAB
fifo_in_north[9] => wr_data_local.DATAB
fifo_in_north[9] => routing:routing_north.flit[9]
fifo_in_north[10] => wr_data_south.DATAB
fifo_in_north[10] => wr_data_east.DATAB
fifo_in_north[10] => wr_data_west.DATAB
fifo_in_north[10] => wr_data_local.DATAB
fifo_in_north[10] => routing:routing_north.flit[10]
fifo_in_north[10] => Equal0.IN1
fifo_in_north[10] => Equal4.IN1
fifo_in_north[10] => Equal8.IN1
fifo_in_north[10] => Equal16.IN1
fifo_in_north[11] => wr_data_south.DATAB
fifo_in_north[11] => wr_data_east.DATAB
fifo_in_north[11] => wr_data_west.DATAB
fifo_in_north[11] => wr_data_local.DATAB
fifo_in_north[11] => routing:routing_north.flit[11]
fifo_in_north[11] => Equal0.IN0
fifo_in_north[11] => Equal4.IN0
fifo_in_north[11] => Equal8.IN0
fifo_in_north[11] => Equal16.IN0
fifo_in_south[0] => wr_data_north.DATAB
fifo_in_south[0] => wr_data_east.DATAB
fifo_in_south[0] => wr_data_west.DATAB
fifo_in_south[0] => wr_data_local.DATAB
fifo_in_south[0] => routing:routing_south.flit[0]
fifo_in_south[1] => wr_data_north.DATAB
fifo_in_south[1] => wr_data_east.DATAB
fifo_in_south[1] => wr_data_west.DATAB
fifo_in_south[1] => wr_data_local.DATAB
fifo_in_south[1] => routing:routing_south.flit[1]
fifo_in_south[2] => wr_data_north.DATAB
fifo_in_south[2] => wr_data_east.DATAB
fifo_in_south[2] => wr_data_west.DATAB
fifo_in_south[2] => wr_data_local.DATAB
fifo_in_south[2] => routing:routing_south.flit[2]
fifo_in_south[3] => wr_data_north.DATAB
fifo_in_south[3] => wr_data_east.DATAB
fifo_in_south[3] => wr_data_west.DATAB
fifo_in_south[3] => wr_data_local.DATAB
fifo_in_south[3] => routing:routing_south.flit[3]
fifo_in_south[4] => wr_data_north.DATAB
fifo_in_south[4] => wr_data_east.DATAB
fifo_in_south[4] => wr_data_west.DATAB
fifo_in_south[4] => wr_data_local.DATAB
fifo_in_south[4] => routing:routing_south.flit[4]
fifo_in_south[5] => wr_data_north.DATAB
fifo_in_south[5] => wr_data_east.DATAB
fifo_in_south[5] => wr_data_west.DATAB
fifo_in_south[5] => wr_data_local.DATAB
fifo_in_south[5] => routing:routing_south.flit[5]
fifo_in_south[6] => wr_data_north.DATAB
fifo_in_south[6] => wr_data_east.DATAB
fifo_in_south[6] => wr_data_west.DATAB
fifo_in_south[6] => wr_data_local.DATAB
fifo_in_south[6] => routing:routing_south.flit[6]
fifo_in_south[7] => wr_data_north.DATAB
fifo_in_south[7] => wr_data_east.DATAB
fifo_in_south[7] => wr_data_west.DATAB
fifo_in_south[7] => wr_data_local.DATAB
fifo_in_south[7] => routing:routing_south.flit[7]
fifo_in_south[8] => wr_data_north.DATAB
fifo_in_south[8] => wr_data_east.DATAB
fifo_in_south[8] => wr_data_west.DATAB
fifo_in_south[8] => wr_data_local.DATAB
fifo_in_south[8] => routing:routing_south.flit[8]
fifo_in_south[9] => wr_data_north.DATAB
fifo_in_south[9] => wr_data_east.DATAB
fifo_in_south[9] => wr_data_west.DATAB
fifo_in_south[9] => wr_data_local.DATAB
fifo_in_south[9] => routing:routing_south.flit[9]
fifo_in_south[10] => wr_data_north.DATAB
fifo_in_south[10] => wr_data_east.DATAB
fifo_in_south[10] => wr_data_west.DATAB
fifo_in_south[10] => wr_data_local.DATAB
fifo_in_south[10] => routing:routing_south.flit[10]
fifo_in_south[10] => Equal5.IN1
fifo_in_south[10] => Equal9.IN1
fifo_in_south[10] => Equal12.IN1
fifo_in_south[10] => Equal17.IN1
fifo_in_south[11] => wr_data_north.DATAB
fifo_in_south[11] => wr_data_east.DATAB
fifo_in_south[11] => wr_data_west.DATAB
fifo_in_south[11] => wr_data_local.DATAB
fifo_in_south[11] => routing:routing_south.flit[11]
fifo_in_south[11] => Equal5.IN0
fifo_in_south[11] => Equal9.IN0
fifo_in_south[11] => Equal12.IN0
fifo_in_south[11] => Equal17.IN0
w_en_north <= wr_en_north.DB_MAX_OUTPUT_PORT_TYPE
w_en_south <= wr_en_south.DB_MAX_OUTPUT_PORT_TYPE
w_en_east <= wr_en_east.DB_MAX_OUTPUT_PORT_TYPE
w_en_west <= wr_en_west.DB_MAX_OUTPUT_PORT_TYPE
w_en_local <= wr_en_local.DB_MAX_OUTPUT_PORT_TYPE
credit_out_north => wr_en_north.IN1
credit_out_south => wr_en_south.IN1
credit_out_east => wr_en_east.IN1
credit_out_west => wr_en_west.IN1
credit_out_local => wr_en_local.IN1
empty_in_north => req_out_south.IN1
empty_in_north => req_out_west.IN1
empty_in_north => req_out_east.IN1
empty_in_north => req_out_local.IN1
empty_in_south => req_out_west.IN1
empty_in_south => req_out_east.IN1
empty_in_south => req_out_north.IN1
empty_in_south => req_out_local.IN1
empty_in_east => req_out_south.IN1
empty_in_east => req_out_west.IN1
empty_in_east => req_out_north.IN1
empty_in_east => req_out_local.IN1
empty_in_west => req_out_south.IN1
empty_in_west => req_out_east.IN1
empty_in_west => req_out_north.IN1
empty_in_west => req_out_local.IN1
empty_in_local => req_out_south.IN1
empty_in_local => req_out_west.IN1
empty_in_local => req_out_east.IN1
empty_in_local => req_out_north.IN1
fifo_out_north[0] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[1] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[2] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[3] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[4] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[5] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[6] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[7] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[8] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[9] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[10] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_north[11] <= wr_data_north.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[0] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[1] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[2] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[3] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[4] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[5] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[6] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[7] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[8] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[9] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[10] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_south[11] <= wr_data_south.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[0] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[1] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[2] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[3] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[4] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[5] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[6] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[7] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[8] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[9] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[10] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_east[11] <= wr_data_east.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[0] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[1] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[2] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[3] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[4] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[5] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[6] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[7] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[8] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[9] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[10] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_west[11] <= wr_data_west.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[0] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[1] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[2] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[3] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[4] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[5] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[6] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[7] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[8] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[9] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[10] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
fifo_out_local[11] <= wr_data_local.DB_MAX_OUTPUT_PORT_TYPE
r_en_north_in <= r_en_north_in.DB_MAX_OUTPUT_PORT_TYPE
r_en_south_in <= r_en_south_in.DB_MAX_OUTPUT_PORT_TYPE
r_en_east_in <= r_en_east_in.DB_MAX_OUTPUT_PORT_TYPE
r_en_west_in <= r_en_west_in.DB_MAX_OUTPUT_PORT_TYPE
r_en_local_in <= r_en_local_in.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_6|routing:routing_south
flit[0] => ~NO_FANOUT~
flit[1] => ~NO_FANOUT~
flit[2] => LessThan0.IN62
flit[2] => LessThan1.IN62
flit[3] => LessThan0.IN61
flit[3] => LessThan1.IN61
flit[4] => LessThan2.IN32
flit[4] => LessThan3.IN32
flit[5] => LessThan2.IN31
flit[5] => LessThan3.IN31
flit[6] => ~NO_FANOUT~
flit[7] => ~NO_FANOUT~
flit[8] => ~NO_FANOUT~
flit[9] => ~NO_FANOUT~
flit[10] => ~NO_FANOUT~
flit[11] => ~NO_FANOUT~
current[0] => LessThan0.IN64
current[0] => LessThan1.IN64
current[0] => WideOr0.IN0
current[1] => LessThan0.IN63
current[1] => LessThan1.IN63
current[1] => WideOr0.IN1
current[2] => Add0.IN60
current[3] => Add0.IN59
current[4] => Add0.IN58
current[5] => Add0.IN57
current[6] => Add0.IN56
current[7] => Add0.IN55
current[8] => Add0.IN54
current[9] => Add0.IN53
current[10] => Add0.IN52
current[11] => Add0.IN51
current[12] => Add0.IN50
current[13] => Add0.IN49
current[14] => Add0.IN48
current[15] => Add0.IN47
current[16] => Add0.IN46
current[17] => Add0.IN45
current[18] => Add0.IN44
current[19] => Add0.IN43
current[20] => Add0.IN42
current[21] => Add0.IN41
current[22] => Add0.IN40
current[23] => Add0.IN39
current[24] => Add0.IN38
current[25] => Add0.IN37
current[26] => Add0.IN36
current[27] => Add0.IN35
current[28] => Add0.IN34
current[29] => Add0.IN33
current[30] => Add0.IN32
current[31] => Add0.IN31
current[31] => Add0.IN62
current[31] => Add0.IN63
local_direction <= local.DB_MAX_OUTPUT_PORT_TYPE
north_direction <= north.DB_MAX_OUTPUT_PORT_TYPE
south_direction <= south.DB_MAX_OUTPUT_PORT_TYPE
east_direction <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
west_direction <= west.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_6|routing:routing_west
flit[0] => ~NO_FANOUT~
flit[1] => ~NO_FANOUT~
flit[2] => LessThan0.IN62
flit[2] => LessThan1.IN62
flit[3] => LessThan0.IN61
flit[3] => LessThan1.IN61
flit[4] => LessThan2.IN32
flit[4] => LessThan3.IN32
flit[5] => LessThan2.IN31
flit[5] => LessThan3.IN31
flit[6] => ~NO_FANOUT~
flit[7] => ~NO_FANOUT~
flit[8] => ~NO_FANOUT~
flit[9] => ~NO_FANOUT~
flit[10] => ~NO_FANOUT~
flit[11] => ~NO_FANOUT~
current[0] => LessThan0.IN64
current[0] => LessThan1.IN64
current[0] => WideOr0.IN0
current[1] => LessThan0.IN63
current[1] => LessThan1.IN63
current[1] => WideOr0.IN1
current[2] => Add0.IN60
current[3] => Add0.IN59
current[4] => Add0.IN58
current[5] => Add0.IN57
current[6] => Add0.IN56
current[7] => Add0.IN55
current[8] => Add0.IN54
current[9] => Add0.IN53
current[10] => Add0.IN52
current[11] => Add0.IN51
current[12] => Add0.IN50
current[13] => Add0.IN49
current[14] => Add0.IN48
current[15] => Add0.IN47
current[16] => Add0.IN46
current[17] => Add0.IN45
current[18] => Add0.IN44
current[19] => Add0.IN43
current[20] => Add0.IN42
current[21] => Add0.IN41
current[22] => Add0.IN40
current[23] => Add0.IN39
current[24] => Add0.IN38
current[25] => Add0.IN37
current[26] => Add0.IN36
current[27] => Add0.IN35
current[28] => Add0.IN34
current[29] => Add0.IN33
current[30] => Add0.IN32
current[31] => Add0.IN31
current[31] => Add0.IN62
current[31] => Add0.IN63
local_direction <= local.DB_MAX_OUTPUT_PORT_TYPE
north_direction <= north.DB_MAX_OUTPUT_PORT_TYPE
south_direction <= south.DB_MAX_OUTPUT_PORT_TYPE
east_direction <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
west_direction <= west.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_6|routing:routing_east
flit[0] => ~NO_FANOUT~
flit[1] => ~NO_FANOUT~
flit[2] => LessThan0.IN62
flit[2] => LessThan1.IN62
flit[3] => LessThan0.IN61
flit[3] => LessThan1.IN61
flit[4] => LessThan2.IN32
flit[4] => LessThan3.IN32
flit[5] => LessThan2.IN31
flit[5] => LessThan3.IN31
flit[6] => ~NO_FANOUT~
flit[7] => ~NO_FANOUT~
flit[8] => ~NO_FANOUT~
flit[9] => ~NO_FANOUT~
flit[10] => ~NO_FANOUT~
flit[11] => ~NO_FANOUT~
current[0] => LessThan0.IN64
current[0] => LessThan1.IN64
current[0] => WideOr0.IN0
current[1] => LessThan0.IN63
current[1] => LessThan1.IN63
current[1] => WideOr0.IN1
current[2] => Add0.IN60
current[3] => Add0.IN59
current[4] => Add0.IN58
current[5] => Add0.IN57
current[6] => Add0.IN56
current[7] => Add0.IN55
current[8] => Add0.IN54
current[9] => Add0.IN53
current[10] => Add0.IN52
current[11] => Add0.IN51
current[12] => Add0.IN50
current[13] => Add0.IN49
current[14] => Add0.IN48
current[15] => Add0.IN47
current[16] => Add0.IN46
current[17] => Add0.IN45
current[18] => Add0.IN44
current[19] => Add0.IN43
current[20] => Add0.IN42
current[21] => Add0.IN41
current[22] => Add0.IN40
current[23] => Add0.IN39
current[24] => Add0.IN38
current[25] => Add0.IN37
current[26] => Add0.IN36
current[27] => Add0.IN35
current[28] => Add0.IN34
current[29] => Add0.IN33
current[30] => Add0.IN32
current[31] => Add0.IN31
current[31] => Add0.IN62
current[31] => Add0.IN63
local_direction <= local.DB_MAX_OUTPUT_PORT_TYPE
north_direction <= north.DB_MAX_OUTPUT_PORT_TYPE
south_direction <= south.DB_MAX_OUTPUT_PORT_TYPE
east_direction <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
west_direction <= west.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_6|routing:routing_north
flit[0] => ~NO_FANOUT~
flit[1] => ~NO_FANOUT~
flit[2] => LessThan0.IN62
flit[2] => LessThan1.IN62
flit[3] => LessThan0.IN61
flit[3] => LessThan1.IN61
flit[4] => LessThan2.IN32
flit[4] => LessThan3.IN32
flit[5] => LessThan2.IN31
flit[5] => LessThan3.IN31
flit[6] => ~NO_FANOUT~
flit[7] => ~NO_FANOUT~
flit[8] => ~NO_FANOUT~
flit[9] => ~NO_FANOUT~
flit[10] => ~NO_FANOUT~
flit[11] => ~NO_FANOUT~
current[0] => LessThan0.IN64
current[0] => LessThan1.IN64
current[0] => WideOr0.IN0
current[1] => LessThan0.IN63
current[1] => LessThan1.IN63
current[1] => WideOr0.IN1
current[2] => Add0.IN60
current[3] => Add0.IN59
current[4] => Add0.IN58
current[5] => Add0.IN57
current[6] => Add0.IN56
current[7] => Add0.IN55
current[8] => Add0.IN54
current[9] => Add0.IN53
current[10] => Add0.IN52
current[11] => Add0.IN51
current[12] => Add0.IN50
current[13] => Add0.IN49
current[14] => Add0.IN48
current[15] => Add0.IN47
current[16] => Add0.IN46
current[17] => Add0.IN45
current[18] => Add0.IN44
current[19] => Add0.IN43
current[20] => Add0.IN42
current[21] => Add0.IN41
current[22] => Add0.IN40
current[23] => Add0.IN39
current[24] => Add0.IN38
current[25] => Add0.IN37
current[26] => Add0.IN36
current[27] => Add0.IN35
current[28] => Add0.IN34
current[29] => Add0.IN33
current[30] => Add0.IN32
current[31] => Add0.IN31
current[31] => Add0.IN62
current[31] => Add0.IN63
local_direction <= local.DB_MAX_OUTPUT_PORT_TYPE
north_direction <= north.DB_MAX_OUTPUT_PORT_TYPE
south_direction <= south.DB_MAX_OUTPUT_PORT_TYPE
east_direction <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
west_direction <= west.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_6|routing:routing_local
flit[0] => ~NO_FANOUT~
flit[1] => ~NO_FANOUT~
flit[2] => LessThan0.IN62
flit[2] => LessThan1.IN62
flit[3] => LessThan0.IN61
flit[3] => LessThan1.IN61
flit[4] => LessThan2.IN32
flit[4] => LessThan3.IN32
flit[5] => LessThan2.IN31
flit[5] => LessThan3.IN31
flit[6] => ~NO_FANOUT~
flit[7] => ~NO_FANOUT~
flit[8] => ~NO_FANOUT~
flit[9] => ~NO_FANOUT~
flit[10] => ~NO_FANOUT~
flit[11] => ~NO_FANOUT~
current[0] => LessThan0.IN64
current[0] => LessThan1.IN64
current[0] => WideOr0.IN0
current[1] => LessThan0.IN63
current[1] => LessThan1.IN63
current[1] => WideOr0.IN1
current[2] => Add0.IN60
current[3] => Add0.IN59
current[4] => Add0.IN58
current[5] => Add0.IN57
current[6] => Add0.IN56
current[7] => Add0.IN55
current[8] => Add0.IN54
current[9] => Add0.IN53
current[10] => Add0.IN52
current[11] => Add0.IN51
current[12] => Add0.IN50
current[13] => Add0.IN49
current[14] => Add0.IN48
current[15] => Add0.IN47
current[16] => Add0.IN46
current[17] => Add0.IN45
current[18] => Add0.IN44
current[19] => Add0.IN43
current[20] => Add0.IN42
current[21] => Add0.IN41
current[22] => Add0.IN40
current[23] => Add0.IN39
current[24] => Add0.IN38
current[25] => Add0.IN37
current[26] => Add0.IN36
current[27] => Add0.IN35
current[28] => Add0.IN34
current[29] => Add0.IN33
current[30] => Add0.IN32
current[31] => Add0.IN31
current[31] => Add0.IN62
current[31] => Add0.IN63
local_direction <= local.DB_MAX_OUTPUT_PORT_TYPE
north_direction <= north.DB_MAX_OUTPUT_PORT_TYPE
south_direction <= south.DB_MAX_OUTPUT_PORT_TYPE
east_direction <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
west_direction <= west.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_6|arbiter:arbiter_north
clk => state_reg~1.DATAIN
reset => state_reg~3.DATAIN
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.DATAA
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => Selector4.IN6
r[0] => state_next.DATAA
r[0] => Selector1.IN1
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.DATAA
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => Selector5.IN6
r[1] => state_next.DATAA
r[1] => Selector2.IN1
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.DATAA
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => Selector6.IN6
r[2] => state_next.DATAA
r[2] => Selector3.IN1
r[3] => state_next.DATAA
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => Selector7.IN6
r[3] => state_next.DATAA
r[3] => Selector0.IN1
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_6|arbiter:arbiter_south
clk => state_reg~1.DATAIN
reset => state_reg~3.DATAIN
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.DATAA
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => Selector4.IN6
r[0] => state_next.DATAA
r[0] => Selector1.IN1
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.DATAA
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => Selector5.IN6
r[1] => state_next.DATAA
r[1] => Selector2.IN1
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.DATAA
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => Selector6.IN6
r[2] => state_next.DATAA
r[2] => Selector3.IN1
r[3] => state_next.DATAA
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => Selector7.IN6
r[3] => state_next.DATAA
r[3] => Selector0.IN1
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_6|arbiter:arbiter_east
clk => state_reg~1.DATAIN
reset => state_reg~3.DATAIN
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.DATAA
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => Selector4.IN6
r[0] => state_next.DATAA
r[0] => Selector1.IN1
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.DATAA
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => Selector5.IN6
r[1] => state_next.DATAA
r[1] => Selector2.IN1
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.DATAA
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => Selector6.IN6
r[2] => state_next.DATAA
r[2] => Selector3.IN1
r[3] => state_next.DATAA
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => Selector7.IN6
r[3] => state_next.DATAA
r[3] => Selector0.IN1
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_6|arbiter:arbiter_west
clk => state_reg~1.DATAIN
reset => state_reg~3.DATAIN
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.DATAA
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => Selector4.IN6
r[0] => state_next.DATAA
r[0] => Selector1.IN1
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.DATAA
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => Selector5.IN6
r[1] => state_next.DATAA
r[1] => Selector2.IN1
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.DATAA
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => Selector6.IN6
r[2] => state_next.DATAA
r[2] => Selector3.IN1
r[3] => state_next.DATAA
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => Selector7.IN6
r[3] => state_next.DATAA
r[3] => Selector0.IN1
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE


|NoC|router_to_arbiter:router_6|arbiter:arbiter_local
clk => state_reg~1.DATAIN
reset => state_reg~3.DATAIN
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.DATAA
r[0] => state_next.OUTPUTSELECT
r[0] => state_next.OUTPUTSELECT
r[0] => Selector4.IN6
r[0] => state_next.DATAA
r[0] => Selector1.IN1
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.DATAA
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => state_next.OUTPUTSELECT
r[1] => Selector5.IN6
r[1] => state_next.DATAA
r[1] => Selector2.IN1
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.DATAA
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => state_next.OUTPUTSELECT
r[2] => Selector6.IN6
r[2] => state_next.DATAA
r[2] => Selector3.IN1
r[3] => state_next.DATAA
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => state_next.OUTPUTSELECT
r[3] => Selector7.IN6
r[3] => state_next.DATAA
r[3] => Selector0.IN1
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_north_in_6
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_BUFFER:buffer_north_in_6|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_north_in_6|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_south_in_6
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_BUFFER:buffer_south_in_6|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_south_in_6|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_east_in_6
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_BUFFER:buffer_east_in_6|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_east_in_6|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_local_in_6
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_BUFFER:buffer_local_in_6|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_BUFFER:buffer_local_in_6|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_6
clk => FIFO_BUFFER:buffer_north.clk
clk => FIFO_BUFFER:buffer_south.clk
clk => FIFO_BUFFER:buffer_east.clk
clk => FIFO_BUFFER:buffer_west.clk
clk => FIFO_BUFFER:buffer_local.clk
reset => FIFO_BUFFER:buffer_north.reset
reset => FIFO_BUFFER:buffer_south.reset
reset => FIFO_BUFFER:buffer_east.reset
reset => FIFO_BUFFER:buffer_west.reset
reset => FIFO_BUFFER:buffer_local.reset
w_en_north => FIFO_BUFFER:buffer_north.wr
w_en_south => FIFO_BUFFER:buffer_south.wr
w_en_east => FIFO_BUFFER:buffer_east.wr
w_en_west => FIFO_BUFFER:buffer_west.wr
w_en_local => FIFO_BUFFER:buffer_local.wr
fifo_in_north[0] => FIFO_BUFFER:buffer_north.w_data[0]
fifo_in_north[1] => FIFO_BUFFER:buffer_north.w_data[1]
fifo_in_north[2] => FIFO_BUFFER:buffer_north.w_data[2]
fifo_in_north[3] => FIFO_BUFFER:buffer_north.w_data[3]
fifo_in_north[4] => FIFO_BUFFER:buffer_north.w_data[4]
fifo_in_north[5] => FIFO_BUFFER:buffer_north.w_data[5]
fifo_in_north[6] => FIFO_BUFFER:buffer_north.w_data[6]
fifo_in_north[7] => FIFO_BUFFER:buffer_north.w_data[7]
fifo_in_north[8] => FIFO_BUFFER:buffer_north.w_data[8]
fifo_in_north[9] => FIFO_BUFFER:buffer_north.w_data[9]
fifo_in_north[10] => FIFO_BUFFER:buffer_north.w_data[10]
fifo_in_north[11] => FIFO_BUFFER:buffer_north.w_data[11]
fifo_in_south[0] => FIFO_BUFFER:buffer_south.w_data[0]
fifo_in_south[1] => FIFO_BUFFER:buffer_south.w_data[1]
fifo_in_south[2] => FIFO_BUFFER:buffer_south.w_data[2]
fifo_in_south[3] => FIFO_BUFFER:buffer_south.w_data[3]
fifo_in_south[4] => FIFO_BUFFER:buffer_south.w_data[4]
fifo_in_south[5] => FIFO_BUFFER:buffer_south.w_data[5]
fifo_in_south[6] => FIFO_BUFFER:buffer_south.w_data[6]
fifo_in_south[7] => FIFO_BUFFER:buffer_south.w_data[7]
fifo_in_south[8] => FIFO_BUFFER:buffer_south.w_data[8]
fifo_in_south[9] => FIFO_BUFFER:buffer_south.w_data[9]
fifo_in_south[10] => FIFO_BUFFER:buffer_south.w_data[10]
fifo_in_south[11] => FIFO_BUFFER:buffer_south.w_data[11]
fifo_in_east[0] => FIFO_BUFFER:buffer_east.w_data[0]
fifo_in_east[1] => FIFO_BUFFER:buffer_east.w_data[1]
fifo_in_east[2] => FIFO_BUFFER:buffer_east.w_data[2]
fifo_in_east[3] => FIFO_BUFFER:buffer_east.w_data[3]
fifo_in_east[4] => FIFO_BUFFER:buffer_east.w_data[4]
fifo_in_east[5] => FIFO_BUFFER:buffer_east.w_data[5]
fifo_in_east[6] => FIFO_BUFFER:buffer_east.w_data[6]
fifo_in_east[7] => FIFO_BUFFER:buffer_east.w_data[7]
fifo_in_east[8] => FIFO_BUFFER:buffer_east.w_data[8]
fifo_in_east[9] => FIFO_BUFFER:buffer_east.w_data[9]
fifo_in_east[10] => FIFO_BUFFER:buffer_east.w_data[10]
fifo_in_east[11] => FIFO_BUFFER:buffer_east.w_data[11]
fifo_in_west[0] => FIFO_BUFFER:buffer_west.w_data[0]
fifo_in_west[1] => FIFO_BUFFER:buffer_west.w_data[1]
fifo_in_west[2] => FIFO_BUFFER:buffer_west.w_data[2]
fifo_in_west[3] => FIFO_BUFFER:buffer_west.w_data[3]
fifo_in_west[4] => FIFO_BUFFER:buffer_west.w_data[4]
fifo_in_west[5] => FIFO_BUFFER:buffer_west.w_data[5]
fifo_in_west[6] => FIFO_BUFFER:buffer_west.w_data[6]
fifo_in_west[7] => FIFO_BUFFER:buffer_west.w_data[7]
fifo_in_west[8] => FIFO_BUFFER:buffer_west.w_data[8]
fifo_in_west[9] => FIFO_BUFFER:buffer_west.w_data[9]
fifo_in_west[10] => FIFO_BUFFER:buffer_west.w_data[10]
fifo_in_west[11] => FIFO_BUFFER:buffer_west.w_data[11]
fifo_in_local[0] => FIFO_BUFFER:buffer_local.w_data[0]
fifo_in_local[1] => FIFO_BUFFER:buffer_local.w_data[1]
fifo_in_local[2] => FIFO_BUFFER:buffer_local.w_data[2]
fifo_in_local[3] => FIFO_BUFFER:buffer_local.w_data[3]
fifo_in_local[4] => FIFO_BUFFER:buffer_local.w_data[4]
fifo_in_local[5] => FIFO_BUFFER:buffer_local.w_data[5]
fifo_in_local[6] => FIFO_BUFFER:buffer_local.w_data[6]
fifo_in_local[7] => FIFO_BUFFER:buffer_local.w_data[7]
fifo_in_local[8] => FIFO_BUFFER:buffer_local.w_data[8]
fifo_in_local[9] => FIFO_BUFFER:buffer_local.w_data[9]
fifo_in_local[10] => FIFO_BUFFER:buffer_local.w_data[10]
fifo_in_local[11] => FIFO_BUFFER:buffer_local.w_data[11]
r_en_north => FIFO_BUFFER:buffer_north.rd
r_en_south => FIFO_BUFFER:buffer_south.rd
r_en_east => FIFO_BUFFER:buffer_east.rd
r_en_west => FIFO_BUFFER:buffer_west.rd
r_en_local => FIFO_BUFFER:buffer_local.rd
full_north <= FIFO_BUFFER:buffer_north.full
full_south <= FIFO_BUFFER:buffer_south.full
full_east <= FIFO_BUFFER:buffer_east.full
full_west <= FIFO_BUFFER:buffer_west.full
full_local <= FIFO_BUFFER:buffer_local.full
empty_north <= FIFO_BUFFER:buffer_north.empty
empty_south <= FIFO_BUFFER:buffer_south.empty
empty_east <= FIFO_BUFFER:buffer_east.empty
empty_west <= FIFO_BUFFER:buffer_west.empty
empty_local <= FIFO_BUFFER:buffer_local.empty
fifo_out_north[0] <= FIFO_BUFFER:buffer_north.r_data[0]
fifo_out_north[1] <= FIFO_BUFFER:buffer_north.r_data[1]
fifo_out_north[2] <= FIFO_BUFFER:buffer_north.r_data[2]
fifo_out_north[3] <= FIFO_BUFFER:buffer_north.r_data[3]
fifo_out_north[4] <= FIFO_BUFFER:buffer_north.r_data[4]
fifo_out_north[5] <= FIFO_BUFFER:buffer_north.r_data[5]
fifo_out_north[6] <= FIFO_BUFFER:buffer_north.r_data[6]
fifo_out_north[7] <= FIFO_BUFFER:buffer_north.r_data[7]
fifo_out_north[8] <= FIFO_BUFFER:buffer_north.r_data[8]
fifo_out_north[9] <= FIFO_BUFFER:buffer_north.r_data[9]
fifo_out_north[10] <= FIFO_BUFFER:buffer_north.r_data[10]
fifo_out_north[11] <= FIFO_BUFFER:buffer_north.r_data[11]
fifo_out_south[0] <= FIFO_BUFFER:buffer_south.r_data[0]
fifo_out_south[1] <= FIFO_BUFFER:buffer_south.r_data[1]
fifo_out_south[2] <= FIFO_BUFFER:buffer_south.r_data[2]
fifo_out_south[3] <= FIFO_BUFFER:buffer_south.r_data[3]
fifo_out_south[4] <= FIFO_BUFFER:buffer_south.r_data[4]
fifo_out_south[5] <= FIFO_BUFFER:buffer_south.r_data[5]
fifo_out_south[6] <= FIFO_BUFFER:buffer_south.r_data[6]
fifo_out_south[7] <= FIFO_BUFFER:buffer_south.r_data[7]
fifo_out_south[8] <= FIFO_BUFFER:buffer_south.r_data[8]
fifo_out_south[9] <= FIFO_BUFFER:buffer_south.r_data[9]
fifo_out_south[10] <= FIFO_BUFFER:buffer_south.r_data[10]
fifo_out_south[11] <= FIFO_BUFFER:buffer_south.r_data[11]
fifo_out_east[0] <= FIFO_BUFFER:buffer_east.r_data[0]
fifo_out_east[1] <= FIFO_BUFFER:buffer_east.r_data[1]
fifo_out_east[2] <= FIFO_BUFFER:buffer_east.r_data[2]
fifo_out_east[3] <= FIFO_BUFFER:buffer_east.r_data[3]
fifo_out_east[4] <= FIFO_BUFFER:buffer_east.r_data[4]
fifo_out_east[5] <= FIFO_BUFFER:buffer_east.r_data[5]
fifo_out_east[6] <= FIFO_BUFFER:buffer_east.r_data[6]
fifo_out_east[7] <= FIFO_BUFFER:buffer_east.r_data[7]
fifo_out_east[8] <= FIFO_BUFFER:buffer_east.r_data[8]
fifo_out_east[9] <= FIFO_BUFFER:buffer_east.r_data[9]
fifo_out_east[10] <= FIFO_BUFFER:buffer_east.r_data[10]
fifo_out_east[11] <= FIFO_BUFFER:buffer_east.r_data[11]
fifo_out_west[0] <= FIFO_BUFFER:buffer_west.r_data[0]
fifo_out_west[1] <= FIFO_BUFFER:buffer_west.r_data[1]
fifo_out_west[2] <= FIFO_BUFFER:buffer_west.r_data[2]
fifo_out_west[3] <= FIFO_BUFFER:buffer_west.r_data[3]
fifo_out_west[4] <= FIFO_BUFFER:buffer_west.r_data[4]
fifo_out_west[5] <= FIFO_BUFFER:buffer_west.r_data[5]
fifo_out_west[6] <= FIFO_BUFFER:buffer_west.r_data[6]
fifo_out_west[7] <= FIFO_BUFFER:buffer_west.r_data[7]
fifo_out_west[8] <= FIFO_BUFFER:buffer_west.r_data[8]
fifo_out_west[9] <= FIFO_BUFFER:buffer_west.r_data[9]
fifo_out_west[10] <= FIFO_BUFFER:buffer_west.r_data[10]
fifo_out_west[11] <= FIFO_BUFFER:buffer_west.r_data[11]
fifo_out_local[0] <= FIFO_BUFFER:buffer_local.r_data[0]
fifo_out_local[1] <= FIFO_BUFFER:buffer_local.r_data[1]
fifo_out_local[2] <= FIFO_BUFFER:buffer_local.r_data[2]
fifo_out_local[3] <= FIFO_BUFFER:buffer_local.r_data[3]
fifo_out_local[4] <= FIFO_BUFFER:buffer_local.r_data[4]
fifo_out_local[5] <= FIFO_BUFFER:buffer_local.r_data[5]
fifo_out_local[6] <= FIFO_BUFFER:buffer_local.r_data[6]
fifo_out_local[7] <= FIFO_BUFFER:buffer_local.r_data[7]
fifo_out_local[8] <= FIFO_BUFFER:buffer_local.r_data[8]
fifo_out_local[9] <= FIFO_BUFFER:buffer_local.r_data[9]
fifo_out_local[10] <= FIFO_BUFFER:buffer_local.r_data[10]
fifo_out_local[11] <= FIFO_BUFFER:buffer_local.r_data[11]


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_north
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_north|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_north|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_south
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_south|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_south|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_east
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_east|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_east|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_west
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_west|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_west|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_local
clk => FIFO_controller:controller.clk
clk => register_file:reg_file.clk
reset => FIFO_controller:controller.reset
reset => register_file:reg_file.reset
wr => FIFO_controller:controller.wr
rd => FIFO_controller:controller.rd
w_data[0] => register_file:reg_file.w_data[0]
w_data[1] => register_file:reg_file.w_data[1]
w_data[2] => register_file:reg_file.w_data[2]
w_data[3] => register_file:reg_file.w_data[3]
w_data[4] => register_file:reg_file.w_data[4]
w_data[5] => register_file:reg_file.w_data[5]
w_data[6] => register_file:reg_file.w_data[6]
w_data[7] => register_file:reg_file.w_data[7]
w_data[8] => register_file:reg_file.w_data[8]
w_data[9] => register_file:reg_file.w_data[9]
w_data[10] => register_file:reg_file.w_data[10]
w_data[11] => register_file:reg_file.w_data[11]
full <= FIFO_controller:controller.full
empty <= FIFO_controller:controller.empty
r_data[0] <= register_file:reg_file.r_data[0]
r_data[1] <= register_file:reg_file.r_data[1]
r_data[2] <= register_file:reg_file.r_data[2]
r_data[3] <= register_file:reg_file.r_data[3]
r_data[4] <= register_file:reg_file.r_data[4]
r_data[5] <= register_file:reg_file.r_data[5]
r_data[6] <= register_file:reg_file.r_data[6]
r_data[7] <= register_file:reg_file.r_data[7]
r_data[8] <= register_file:reg_file.r_data[8]
r_data[9] <= register_file:reg_file.r_data[9]
r_data[10] <= register_file:reg_file.r_data[10]
r_data[11] <= register_file:reg_file.r_data[11]


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_local|FIFO_controller:controller
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
wr => wr_en.IN1
rd => process_1.IN1
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE
w_addr[0] <= wr_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
w_addr[1] <= wr_ptr[1].DB_MAX_OUTPUT_PORT_TYPE
r_addr[0] <= rd_ptr[0].DB_MAX_OUTPUT_PORT_TYPE
r_addr[1] <= rd_ptr[1].DB_MAX_OUTPUT_PORT_TYPE


|NoC|FIFO_NODE:fifo_buffer_router_6|FIFO_BUFFER:buffer_local|register_file:reg_file
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[0][8].CLK
clk => array_reg[0][9].CLK
clk => array_reg[0][10].CLK
clk => array_reg[0][11].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[1][8].CLK
clk => array_reg[1][9].CLK
clk => array_reg[1][10].CLK
clk => array_reg[1][11].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[2][8].CLK
clk => array_reg[2][9].CLK
clk => array_reg[2][10].CLK
clk => array_reg[2][11].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[3][8].CLK
clk => array_reg[3][9].CLK
clk => array_reg[3][10].CLK
clk => array_reg[3][11].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[0][8].ACLR
reset => array_reg[0][9].ACLR
reset => array_reg[0][10].ACLR
reset => array_reg[0][11].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[1][8].ACLR
reset => array_reg[1][9].ACLR
reset => array_reg[1][10].ACLR
reset => array_reg[1][11].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[2][8].ACLR
reset => array_reg[2][9].ACLR
reset => array_reg[2][10].ACLR
reset => array_reg[2][11].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[3][8].ACLR
reset => array_reg[3][9].ACLR
reset => array_reg[3][10].ACLR
reset => array_reg[3][11].ACLR
wr_en => en[3].OUTPUTSELECT
wr_en => en[2].OUTPUTSELECT
wr_en => en[1].OUTPUTSELECT
wr_en => en[0].OUTPUTSELECT
w_addr[0] => Mux0.IN5
w_addr[0] => Mux1.IN5
w_addr[0] => Mux2.IN5
w_addr[0] => Mux3.IN5
w_addr[1] => Mux0.IN4
w_addr[1] => Mux1.IN4
w_addr[1] => Mux2.IN4
w_addr[1] => Mux3.IN4
r_addr[0] => Mux4.IN1
r_addr[0] => Mux5.IN1
r_addr[0] => Mux6.IN1
r_addr[0] => Mux7.IN1
r_addr[0] => Mux8.IN1
r_addr[0] => Mux9.IN1
r_addr[0] => Mux10.IN1
r_addr[0] => Mux11.IN1
r_addr[0] => Mux12.IN1
r_addr[0] => Mux13.IN1
r_addr[0] => Mux14.IN1
r_addr[0] => Mux15.IN1
r_addr[1] => Mux4.IN0
r_addr[1] => Mux5.IN0
r_addr[1] => Mux6.IN0
r_addr[1] => Mux7.IN0
r_addr[1] => Mux8.IN0
r_addr[1] => Mux9.IN0
r_addr[1] => Mux10.IN0
r_addr[1] => Mux11.IN0
r_addr[1] => Mux12.IN0
r_addr[1] => Mux13.IN0
r_addr[1] => Mux14.IN0
r_addr[1] => Mux15.IN0
w_data[0] => array_reg[3][0].DATAIN
w_data[0] => array_reg[2][0].DATAIN
w_data[0] => array_reg[1][0].DATAIN
w_data[0] => array_reg[0][0].DATAIN
w_data[1] => array_reg[3][1].DATAIN
w_data[1] => array_reg[2][1].DATAIN
w_data[1] => array_reg[1][1].DATAIN
w_data[1] => array_reg[0][1].DATAIN
w_data[2] => array_reg[3][2].DATAIN
w_data[2] => array_reg[2][2].DATAIN
w_data[2] => array_reg[1][2].DATAIN
w_data[2] => array_reg[0][2].DATAIN
w_data[3] => array_reg[3][3].DATAIN
w_data[3] => array_reg[2][3].DATAIN
w_data[3] => array_reg[1][3].DATAIN
w_data[3] => array_reg[0][3].DATAIN
w_data[4] => array_reg[3][4].DATAIN
w_data[4] => array_reg[2][4].DATAIN
w_data[4] => array_reg[1][4].DATAIN
w_data[4] => array_reg[0][4].DATAIN
w_data[5] => array_reg[3][5].DATAIN
w_data[5] => array_reg[2][5].DATAIN
w_data[5] => array_reg[1][5].DATAIN
w_data[5] => array_reg[0][5].DATAIN
w_data[6] => array_reg[3][6].DATAIN
w_data[6] => array_reg[2][6].DATAIN
w_data[6] => array_reg[1][6].DATAIN
w_data[6] => array_reg[0][6].DATAIN
w_data[7] => array_reg[3][7].DATAIN
w_data[7] => array_reg[2][7].DATAIN
w_data[7] => array_reg[1][7].DATAIN
w_data[7] => array_reg[0][7].DATAIN
w_data[8] => array_reg[3][8].DATAIN
w_data[8] => array_reg[2][8].DATAIN
w_data[8] => array_reg[1][8].DATAIN
w_data[8] => array_reg[0][8].DATAIN
w_data[9] => array_reg[3][9].DATAIN
w_data[9] => array_reg[2][9].DATAIN
w_data[9] => array_reg[1][9].DATAIN
w_data[9] => array_reg[0][9].DATAIN
w_data[10] => array_reg[3][10].DATAIN
w_data[10] => array_reg[2][10].DATAIN
w_data[10] => array_reg[1][10].DATAIN
w_data[10] => array_reg[0][10].DATAIN
w_data[11] => array_reg[3][11].DATAIN
w_data[11] => array_reg[2][11].DATAIN
w_data[11] => array_reg[1][11].DATAIN
w_data[11] => array_reg[0][11].DATAIN
r_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


