{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536898775037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536898775037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 23:19:34 2018 " "Processing started: Thu Sep 13 23:19:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536898775037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536898775037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Compare_add_circuit -c Compare_add_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Compare_add_circuit -c Compare_add_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536898775037 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1536898775271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_add_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_add_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compare_add_circuit-Compare_add_circuit_arc " "Found design unit 1: Compare_add_circuit-Compare_add_circuit_arc" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536898775661 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compare_add_circuit " "Found entity 1: Compare_add_circuit" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536898775661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536898775661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Compare_add_circuit " "Elaborating entity \"Compare_add_circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536898775693 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salidadSum Compare_add_circuit.vhd(47) " "VHDL Process Statement warning at Compare_add_circuit.vhd(47): inferring latch(es) for signal or variable \"salidadSum\", which holds its previous value in one or more paths through the process" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1536898775693 "|Compare_add_circuit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidadSum\[3\] Compare_add_circuit.vhd(47) " "Inferred latch for \"salidadSum\[3\]\" at Compare_add_circuit.vhd(47)" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536898775693 "|Compare_add_circuit"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sa\[0\] " "Inserted always-enabled tri-state buffer between \"sa\[0\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sa\[1\] " "Inserted always-enabled tri-state buffer between \"sa\[1\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sa\[2\] " "Inserted always-enabled tri-state buffer between \"sa\[2\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sb\[0\] " "Inserted always-enabled tri-state buffer between \"sb\[0\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sb\[1\] " "Inserted always-enabled tri-state buffer between \"sb\[1\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sb\[2\] " "Inserted always-enabled tri-state buffer between \"sb\[2\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "c\[0\] " "Inserted always-enabled tri-state buffer between \"c\[0\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "c\[1\] " "Inserted always-enabled tri-state buffer between \"c\[1\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "c\[2\] " "Inserted always-enabled tri-state buffer between \"c\[2\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "salidadSum\[0\] " "Inserted always-enabled tri-state buffer between \"salidadSum\[0\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "salidadSum\[1\] " "Inserted always-enabled tri-state buffer between \"salidadSum\[1\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "salidadSum\[2\] " "Inserted always-enabled tri-state buffer between \"salidadSum\[2\]\" and its non-tri-state driver." {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1536898776053 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1536898776053 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "salidadSum\[3\] VCC pin " "The pin \"salidadSum\[3\]\" is fed by VCC" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 47 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1536898776053 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1536898776053 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sa\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sa\[0\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sa\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sa\[1\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sa\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sa\[2\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sb\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sb\[0\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sb\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sb\[1\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sb\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sb\[2\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "c\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"c\[0\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898776053 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "c\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"c\[1\]\" is moved to its source" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1536898776053 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1536898776053 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sa\[0\]~synth " "Node \"sa\[0\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sa\[1\]~synth " "Node \"sa\[1\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sa\[2\]~synth " "Node \"sa\[2\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sb\[0\]~synth " "Node \"sb\[0\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sb\[1\]~synth " "Node \"sb\[1\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sb\[2\]~synth " "Node \"sb\[2\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "c\[0\]~synth " "Node \"c\[0\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "c\[1\]~synth " "Node \"c\[1\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "c\[2\]~synth " "Node \"c\[2\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "salidadSum\[0\]~synth " "Node \"salidadSum\[0\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "salidadSum\[1\]~synth " "Node \"salidadSum\[1\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "salidadSum\[2\]~synth " "Node \"salidadSum\[2\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "salidadSum\[3\]~synth " "Node \"salidadSum\[3\]~synth\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776068 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1536898776068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1536898776286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776286 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "58 " "Design contains 58 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[3\] " "No output dependent on input pin \"Num1\[3\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[4\] " "No output dependent on input pin \"Num1\[4\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[5\] " "No output dependent on input pin \"Num1\[5\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[6\] " "No output dependent on input pin \"Num1\[6\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[7\] " "No output dependent on input pin \"Num1\[7\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[8\] " "No output dependent on input pin \"Num1\[8\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[9\] " "No output dependent on input pin \"Num1\[9\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[10\] " "No output dependent on input pin \"Num1\[10\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[11\] " "No output dependent on input pin \"Num1\[11\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[12\] " "No output dependent on input pin \"Num1\[12\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[13\] " "No output dependent on input pin \"Num1\[13\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[14\] " "No output dependent on input pin \"Num1\[14\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[15\] " "No output dependent on input pin \"Num1\[15\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[16\] " "No output dependent on input pin \"Num1\[16\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[17\] " "No output dependent on input pin \"Num1\[17\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[18\] " "No output dependent on input pin \"Num1\[18\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[19\] " "No output dependent on input pin \"Num1\[19\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[20\] " "No output dependent on input pin \"Num1\[20\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[21\] " "No output dependent on input pin \"Num1\[21\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[22\] " "No output dependent on input pin \"Num1\[22\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[23\] " "No output dependent on input pin \"Num1\[23\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[24\] " "No output dependent on input pin \"Num1\[24\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[25\] " "No output dependent on input pin \"Num1\[25\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[26\] " "No output dependent on input pin \"Num1\[26\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[27\] " "No output dependent on input pin \"Num1\[27\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[28\] " "No output dependent on input pin \"Num1\[28\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[29\] " "No output dependent on input pin \"Num1\[29\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[30\] " "No output dependent on input pin \"Num1\[30\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num1\[31\] " "No output dependent on input pin \"Num1\[31\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num1[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[3\] " "No output dependent on input pin \"Num2\[3\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[4\] " "No output dependent on input pin \"Num2\[4\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[5\] " "No output dependent on input pin \"Num2\[5\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[6\] " "No output dependent on input pin \"Num2\[6\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[7\] " "No output dependent on input pin \"Num2\[7\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[8\] " "No output dependent on input pin \"Num2\[8\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[9\] " "No output dependent on input pin \"Num2\[9\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[10\] " "No output dependent on input pin \"Num2\[10\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[11\] " "No output dependent on input pin \"Num2\[11\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[12\] " "No output dependent on input pin \"Num2\[12\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[13\] " "No output dependent on input pin \"Num2\[13\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[14\] " "No output dependent on input pin \"Num2\[14\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[15\] " "No output dependent on input pin \"Num2\[15\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[16\] " "No output dependent on input pin \"Num2\[16\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[17\] " "No output dependent on input pin \"Num2\[17\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[18\] " "No output dependent on input pin \"Num2\[18\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[19\] " "No output dependent on input pin \"Num2\[19\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[20\] " "No output dependent on input pin \"Num2\[20\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[21\] " "No output dependent on input pin \"Num2\[21\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[22\] " "No output dependent on input pin \"Num2\[22\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[23\] " "No output dependent on input pin \"Num2\[23\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[24\] " "No output dependent on input pin \"Num2\[24\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[25\] " "No output dependent on input pin \"Num2\[25\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[26\] " "No output dependent on input pin \"Num2\[26\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[27\] " "No output dependent on input pin \"Num2\[27\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[28\] " "No output dependent on input pin \"Num2\[28\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[29\] " "No output dependent on input pin \"Num2\[29\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[30\] " "No output dependent on input pin \"Num2\[30\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Num2\[31\] " "No output dependent on input pin \"Num2\[31\]\"" {  } { { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1536898776364 "|Compare_add_circuit|Num2[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1536898776364 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1536898776364 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1536898776364 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "13 " "Implemented 13 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1536898776364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1536898776364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1536898776364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536898776411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 23:19:36 2018 " "Processing ended: Thu Sep 13 23:19:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536898776411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536898776411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536898776411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536898776411 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536898777411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536898777411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 23:19:37 2018 " "Processing started: Thu Sep 13 23:19:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536898777411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1536898777411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Compare_add_circuit -c Compare_add_circuit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Compare_add_circuit -c Compare_add_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1536898777411 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1536898777474 ""}
{ "Info" "0" "" "Project  = Compare_add_circuit" {  } {  } 0 0 "Project  = Compare_add_circuit" 0 0 "Fitter" 0 0 1536898777474 ""}
{ "Info" "0" "" "Revision = Compare_add_circuit" {  } {  } 0 0 "Revision = Compare_add_circuit" 0 0 "Fitter" 0 0 1536898777474 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1536898777567 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Compare_add_circuit EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Compare_add_circuit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1536898777583 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536898777630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536898777630 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1536898777708 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1536898777740 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1536898778067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1536898778067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1536898778067 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1536898778067 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1536898778067 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1536898778067 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1536898778067 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1536898778067 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "78 78 " "No exact pin location assignment(s) for 78 pins of 78 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sa\[0\] " "Pin sa\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sa[0] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sa[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sa\[1\] " "Pin sa\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sa[1] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sa[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sa\[2\] " "Pin sa\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sa[2] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sa[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sb\[0\] " "Pin sb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sb[0] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sb\[1\] " "Pin sb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sb[1] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sb\[2\] " "Pin sb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sb[2] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[0\] " "Pin c\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[0] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[1\] " "Pin c\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[1] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[2\] " "Pin c\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[2] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidadSum\[0\] " "Pin salidadSum\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidadSum[0] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidadSum[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidadSum\[1\] " "Pin salidadSum\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidadSum[1] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidadSum[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidadSum\[2\] " "Pin salidadSum\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidadSum[2] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidadSum[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidadSum\[3\] " "Pin salidadSum\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidadSum[3] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidadSum[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salidaComp " "Pin salidaComp not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidaComp } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidaComp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[3\] " "Pin Num1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[3] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[4\] " "Pin Num1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[4] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[5\] " "Pin Num1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[5] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[6\] " "Pin Num1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[6] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[7\] " "Pin Num1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[7] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[8\] " "Pin Num1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[8] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[9\] " "Pin Num1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[9] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[10\] " "Pin Num1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[10] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[11\] " "Pin Num1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[11] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[12\] " "Pin Num1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[12] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[13\] " "Pin Num1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[13] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[14\] " "Pin Num1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[14] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[15\] " "Pin Num1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[15] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[16\] " "Pin Num1\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[16] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[17\] " "Pin Num1\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[17] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[18\] " "Pin Num1\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[18] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[19\] " "Pin Num1\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[19] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[20\] " "Pin Num1\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[20] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[21\] " "Pin Num1\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[21] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[22\] " "Pin Num1\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[22] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[23\] " "Pin Num1\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[23] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[24\] " "Pin Num1\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[24] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[25\] " "Pin Num1\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[25] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[26\] " "Pin Num1\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[26] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[27\] " "Pin Num1\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[27] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[28\] " "Pin Num1\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[28] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[29\] " "Pin Num1\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[29] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[30\] " "Pin Num1\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[30] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[31\] " "Pin Num1\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[31] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[3\] " "Pin Num2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[3] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[4\] " "Pin Num2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[4] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[5\] " "Pin Num2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[5] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[6\] " "Pin Num2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[6] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[7\] " "Pin Num2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[7] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[8\] " "Pin Num2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[8] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[9\] " "Pin Num2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[9] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[10\] " "Pin Num2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[10] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[11\] " "Pin Num2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[11] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[12\] " "Pin Num2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[12] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[13\] " "Pin Num2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[13] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[14\] " "Pin Num2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[14] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[15\] " "Pin Num2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[15] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[16\] " "Pin Num2\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[16] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[17\] " "Pin Num2\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[17] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[18\] " "Pin Num2\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[18] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[19\] " "Pin Num2\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[19] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[20\] " "Pin Num2\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[20] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[21\] " "Pin Num2\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[21] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[22\] " "Pin Num2\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[22] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[23\] " "Pin Num2\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[23] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[24\] " "Pin Num2\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[24] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[25\] " "Pin Num2\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[25] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[26\] " "Pin Num2\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[26] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[27\] " "Pin Num2\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[27] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[28\] " "Pin Num2\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[28] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[29\] " "Pin Num2\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[29] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[30\] " "Pin Num2\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[30] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[31\] " "Pin Num2\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[31] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[2\] " "Pin Num1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[2] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[2\] " "Pin Num2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[2] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[1\] " "Pin Num1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[1] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[1\] " "Pin Num2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[1] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num1\[0\] " "Pin Num1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num1[0] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Num2\[0\] " "Pin Num2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Num2[0] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Num2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1536898778115 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1536898778115 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Compare_add_circuit.sdc " "Synopsys Design Constraints File file not found: 'Compare_add_circuit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1536898778224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1536898778224 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1536898778224 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1536898778224 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1536898778224 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1536898778224 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1536898778224 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1536898778224 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1536898778240 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1536898778240 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1536898778240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1536898778240 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1536898778240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1536898778240 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1536898778240 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1536898778240 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "78 unused 3.3V 64 1 13 " "Number of I/O pins in group: 78 (unused VREF, 3.3V VCCIO, 64 input, 1 output, 13 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1536898778240 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1536898778240 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1536898778240 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536898778240 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536898778240 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536898778240 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536898778240 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536898778240 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536898778240 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536898778240 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1536898778240 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1536898778240 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1536898778240 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536898778271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1536898779053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536898779099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1536898779099 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1536898779209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536898779209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1536898779256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X11_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13" {  } { { "loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13"} 0 0 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1536898779833 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1536898779833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536898779880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1536898779880 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1536898779880 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1536898779880 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1536898779880 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1536898779880 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[0\] 0 " "Pin \"sa\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1536898779896 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[1\] 0 " "Pin \"sa\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1536898779896 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sa\[2\] 0 " "Pin \"sa\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1536898779896 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[0\] 0 " "Pin \"sb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1536898779896 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[1\] 0 " "Pin \"sb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1536898779896 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sb\[2\] 0 " "Pin \"sb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1536898779896 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[0\] 0 " "Pin \"c\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1536898779896 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[1\] 0 " "Pin \"c\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1536898779896 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c\[2\] 0 " "Pin \"c\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1536898779896 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidadSum\[0\] 0 " "Pin \"salidadSum\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1536898779896 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidadSum\[1\] 0 " "Pin \"salidadSum\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1536898779896 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidadSum\[2\] 0 " "Pin \"salidadSum\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1536898779896 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidadSum\[3\] 0 " "Pin \"salidadSum\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1536898779896 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salidaComp 0 " "Pin \"salidaComp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1536898779896 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1536898779896 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1536898779942 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1536898779942 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1536898780021 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536898780208 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "13 " "Following 13 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sa\[0\] a permanently enabled " "Pin sa\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sa[0] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sa[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536898780256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sa\[1\] a permanently enabled " "Pin sa\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sa[1] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sa[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536898780256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sa\[2\] a permanently enabled " "Pin sa\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sa[2] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sa[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536898780256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sb\[0\] a permanently enabled " "Pin sb\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sb[0] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536898780256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sb\[1\] a permanently enabled " "Pin sb\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sb[1] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536898780256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sb\[2\] a permanently enabled " "Pin sb\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sb[2] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536898780256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "c\[0\] a permanently enabled " "Pin c\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[0] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536898780256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "c\[1\] a permanently enabled " "Pin c\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[1] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536898780256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "c\[2\] a permanently enabled " "Pin c\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c[2] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536898780256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "salidadSum\[0\] a permanently enabled " "Pin salidadSum\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidadSum[0] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidadSum[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536898780256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "salidadSum\[1\] a permanently enabled " "Pin salidadSum\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidadSum[1] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidadSum[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536898780256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "salidadSum\[2\] a permanently enabled " "Pin salidadSum\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidadSum[2] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidadSum[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536898780256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "salidadSum\[3\] a permanently enabled " "Pin salidadSum\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salidadSum[3] } } } { "Compare_add_circuit.vhd" "" { Text "C:/VDHL_Source/Compare_add_circuit/Compare_add_circuit.vhd" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salidadSum[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VDHL_Source/Compare_add_circuit/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1536898780256 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1536898780256 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1536898780256 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/VDHL_Source/Compare_add_circuit/output_files/Compare_add_circuit.fit.smsg " "Generated suppressed messages file C:/VDHL_Source/Compare_add_circuit/output_files/Compare_add_circuit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1536898780350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536898780556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 23:19:40 2018 " "Processing ended: Thu Sep 13 23:19:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536898780556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536898780556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536898780556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1536898780556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1536898781464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536898781464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 23:19:41 2018 " "Processing started: Thu Sep 13 23:19:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536898781464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1536898781464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Compare_add_circuit -c Compare_add_circuit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Compare_add_circuit -c Compare_add_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1536898781464 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1536898782152 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1536898782184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536898782543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 23:19:42 2018 " "Processing ended: Thu Sep 13 23:19:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536898782543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536898782543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536898782543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1536898782543 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1536898783558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1536898783949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536898783964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 23:19:43 2018 " "Processing started: Thu Sep 13 23:19:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536898783964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536898783964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Compare_add_circuit -c Compare_add_circuit " "Command: quartus_sta Compare_add_circuit -c Compare_add_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536898783964 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1536898784027 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1536898784136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1536898784152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1536898784152 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Compare_add_circuit.sdc " "Synopsys Design Constraints File file not found: 'Compare_add_circuit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1536898784246 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1536898784246 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1536898784246 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1536898784246 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1536898784246 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1536898784246 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1536898784262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1536898784262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1536898784262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1536898784277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1536898784277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1536898784277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1536898784277 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1536898784308 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1536898784308 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1536898784308 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1536898784308 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1536898784308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1536898784324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1536898784324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1536898784339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1536898784339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1536898784355 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1536898784371 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1536898784402 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1536898784402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536898784480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 23:19:44 2018 " "Processing ended: Thu Sep 13 23:19:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536898784480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536898784480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536898784480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536898784480 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536898785371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536898785371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 23:19:45 2018 " "Processing started: Thu Sep 13 23:19:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536898785371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536898785371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Compare_add_circuit -c Compare_add_circuit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Compare_add_circuit -c Compare_add_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536898785371 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Compare_add_circuit.vo C:/VDHL_Source/Compare_add_circuit/simulation/modelsim/ simulation " "Generated file Compare_add_circuit.vo in folder \"C:/VDHL_Source/Compare_add_circuit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1536898785590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536898785636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 23:19:45 2018 " "Processing ended: Thu Sep 13 23:19:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536898785636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536898785636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536898785636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536898785636 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Quartus II Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536898786277 ""}
