INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.srcs/sources_1/new/four_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.srcs/sources_1/new/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.srcs/sim_1/new/4_bit_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder_tb
