

================================================================
== Vivado HLS Report for 'alveo_hls4ml'
================================================================
* Date:           Wed Oct 25 04:47:07 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 4.993 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    24690|    24763| 0.123 ms | 0.124 ms |  24681|  24754| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------+---------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |                        |                     |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |        Instance        |        Module       |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |
        +------------------------+---------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |myproject_U0            |myproject            |    24680|    24753|  0.123 ms |  0.124 ms |  24681|  24754| dataflow |
        |Loop_3_proc541_U0       |Loop_3_proc541       |     5119|     5119| 25.558 us | 25.558 us |   5119|   5119|   none   |
        |Loop_1_proc539_U0       |Loop_1_proc539       |     5120|     5120| 25.563 us | 25.563 us |   5120|   5120|   none   |
        |Loop_2_proc540_U0       |Loop_2_proc540       |     4682|     4682| 23.376 us | 23.376 us |   4682|   4682|   none   |
        |alveo_hls4ml_entry8_U0  |alveo_hls4ml_entry8  |        0|        0|    0 ns   |    0 ns   |      0|      0|   none   |
        +------------------------+---------------------+---------+---------+-----------+-----------+-------+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|      25|    -|
|FIFO                 |      204|      -|     7155|    8796|    -|
|Instance             |      605|   2054|   366847|  429787|    0|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      54|    -|
|Register             |        -|      -|       12|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |      809|   2054|   374014|  438662|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |       60|     69|       42|     100|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |       30|     34|       21|      50|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+--------+--------+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +------------------------------+----------------------------+---------+-------+--------+--------+-----+
    |Loop_1_proc539_U0             |Loop_1_proc539              |        0|      0|     129|     826|    0|
    |Loop_2_proc540_U0             |Loop_2_proc540              |        0|      0|     126|     761|    0|
    |Loop_3_proc541_U0             |Loop_3_proc541              |        0|      0|    1400|    1343|    0|
    |alveo_hls4ml_control_s_axi_U  |alveo_hls4ml_control_s_axi  |        0|      0|     246|     424|    0|
    |alveo_hls4ml_entry8_U0        |alveo_hls4ml_entry8         |        0|      0|       3|      47|    0|
    |alveo_hls4ml_gmem0_m_axi_U    |alveo_hls4ml_gmem0_m_axi    |        2|      0|     537|     677|    0|
    |alveo_hls4ml_gmem1_m_axi_U    |alveo_hls4ml_gmem1_m_axi    |        2|      0|     537|     677|    0|
    |alveo_hls4ml_gmem2_m_axi_U    |alveo_hls4ml_gmem2_m_axi    |        2|      0|     537|     677|    0|
    |myproject_U0                  |myproject                   |      599|   2054|  363332|  424355|    0|
    +------------------------------+----------------------------+---------+-------+--------+--------+-----+
    |Total                         |                            |      605|   2054|  366847|  429787|    0|
    +------------------------------+----------------------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |in1_V_c_U        |        0|   5|   0|    -|     2|   64|      128|
    |in2_V_c_U        |        0|   5|   0|    -|     2|   64|      128|
    |in_stream1_0_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_10_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_11_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_12_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_13_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_14_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_15_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_16_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_17_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_18_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_19_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_1_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_20_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_21_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_22_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_23_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_24_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_25_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_26_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_27_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_28_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_29_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_2_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_30_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_31_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_32_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_33_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_34_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_35_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_36_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_37_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_38_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_39_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_3_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_40_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_41_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_42_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_43_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_44_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_45_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_46_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_47_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_48_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_49_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_4_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_50_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_51_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_52_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_53_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_54_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_55_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_56_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_57_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_58_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_59_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_5_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_60_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_61_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_62_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_63_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_64_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_65_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_66_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_67_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_68_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_69_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_6_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_7_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_8_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream1_9_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_0_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_10_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_11_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_12_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_13_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_14_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_15_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_16_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_17_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_18_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_19_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_1_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_20_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_21_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_22_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_23_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_24_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_25_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_26_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_27_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_28_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_29_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_2_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_30_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_31_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_32_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_33_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_34_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_35_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_36_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_37_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_38_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_39_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_3_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_40_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_41_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_42_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_43_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_44_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_45_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_46_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_47_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_48_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_49_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_4_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_50_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_51_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_52_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_53_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_54_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_55_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_56_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_57_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_58_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_59_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_5_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_60_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_61_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_62_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_63_U  |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_6_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_7_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_8_U   |        1|  35|   0|    -|    73|   16|     1168|
    |in_stream2_9_U   |        1|  35|   0|    -|    73|   16|     1168|
    |out_V_c_U        |        0|   5|   0|    -|     4|   64|      256|
    |out_stream_0_U   |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_10_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_11_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_12_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_13_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_14_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_15_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_16_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_17_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_18_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_19_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_1_U   |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_20_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_21_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_22_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_23_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_24_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_25_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_26_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_27_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_28_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_29_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_2_U   |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_30_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_31_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_32_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_33_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_34_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_35_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_36_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_37_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_38_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_39_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_3_U   |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_40_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_41_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_42_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_43_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_44_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_45_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_46_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_47_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_48_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_49_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_4_U   |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_50_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_51_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_52_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_53_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_54_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_55_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_56_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_57_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_58_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_59_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_5_U   |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_60_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_61_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_62_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_63_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_64_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_65_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_66_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_67_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_68_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_69_U  |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_6_U   |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_7_U   |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_8_U   |        1|  35|   0|    -|    73|   16|     1168|
    |out_stream_9_U   |        1|  35|   0|    -|    73|   16|     1168|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |      204|7155|   0|    0| 14900| 3456|   238784|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Loop_1_proc539_U0_ap_ready_count         |     +    |      0|  0|   3|           2|           1|
    |Loop_2_proc540_U0_ap_ready_count         |     +    |      0|  0|   3|           2|           1|
    |alveo_hls4ml_entry8_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |Loop_1_proc539_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |Loop_2_proc540_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |alveo_hls4ml_entry8_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                            |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Loop_1_proc539_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Loop_2_proc540_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_alveo_hls4ml_entry8_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0|  25|          14|          11|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Loop_1_proc539_U0_ap_ready_count             |   9|          2|    2|          4|
    |Loop_2_proc540_U0_ap_ready_count             |   9|          2|    2|          4|
    |alveo_hls4ml_entry8_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_Loop_1_proc539_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_Loop_2_proc540_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_alveo_hls4ml_entry8_U0_ap_ready  |   9|          2|    1|          2|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        |  54|         12|    9|         18|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |Loop_1_proc539_U0_ap_ready_count             |  2|   0|    2|          0|
    |Loop_2_proc540_U0_ap_ready_count             |  2|   0|    2|          0|
    |alveo_hls4ml_entry8_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_rst_n_inv                                 |  1|   0|    1|          0|
    |ap_rst_reg_1                                 |  1|   0|    1|          0|
    |ap_rst_reg_2                                 |  1|   0|    1|          0|
    |ap_sync_reg_Loop_1_proc539_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_Loop_2_proc540_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_alveo_hls4ml_entry8_U0_ap_ready  |  1|   0|    1|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        | 12|   0|   12|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | alveo_hls4ml | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | alveo_hls4ml | return value |
|interrupt              | out |    1| ap_ctrl_hs | alveo_hls4ml | return value |
|m_axi_gmem0_AWVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA      | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA      |  in |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA      | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA      |  in |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem2_AWVALID    | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWREADY    |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWADDR     | out |   64|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWID       | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWLEN      | out |    8|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWSIZE     | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWBURST    | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWLOCK     | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWCACHE    | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWPROT     | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWQOS      | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWREGION   | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWUSER     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WVALID     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WREADY     |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WDATA      | out |   32|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WSTRB      | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WLAST      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WID        | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WUSER      | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARVALID    | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARREADY    |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARADDR     | out |   64|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARID       | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARLEN      | out |    8|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARSIZE     | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARBURST    | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARLOCK     | out |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARCACHE    | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARPROT     | out |    3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARQOS      | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARREGION   | out |    4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARUSER     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RVALID     |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RREADY     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RDATA      |  in |   32|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RLAST      |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RID        |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RUSER      |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RRESP      |  in |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BVALID     |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BREADY     | out |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BRESP      |  in |    2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BID        |  in |    1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BUSER      |  in |    1|    m_axi   |     gmem2    |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

