# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SDOS_ST.srcs/sources_1/new/BT_SPLIT.vhd" \
"../../../../SDOS_ST.srcs/sources_1/ip/ST_TIMER/sim/ST_TIMER.vhd" \
"../../../../SDOS_ST.srcs/sim_1/imports/new/SDDR_ST.vhd" \
"../../../../SDOS_ST.srcs/sources_1/new/ST_REDIR.vhd" \
"../../../../SDOS_ST.srcs/sources_1/imports/new/CLK_DIV_IO.vhd" \
"../../../../SDOS_ST.srcs/sources_1/bd/SDOS_ST/ip/SDOS_ST_BT_SPLIT_0_0/sim/SDOS_ST_BT_SPLIT_0_0.vhd" \
"../../../../SDOS_ST.srcs/sources_1/bd/SDOS_ST/ip/SDOS_ST_ISERDES_B_0_0/sim/SDOS_ST_ISERDES_B_0_0.vhd" \
"../../../../SDOS_ST.srcs/sources_1/bd/SDOS_ST/ip/SDOS_ST_ISERDES_B_1_0/sim/SDOS_ST_ISERDES_B_1_0.vhd" \
"../../../../SDOS_ST.srcs/sources_1/bd/SDOS_ST/ip/SDOS_ST_ISERDES_B_2_0/sim/SDOS_ST_ISERDES_B_2_0.vhd" \
"../../../../SDOS_ST.srcs/sources_1/bd/SDOS_ST/ip/SDOS_ST_ISERDES_B_3_0/sim/SDOS_ST_ISERDES_B_3_0.vhd" \
"../../../../SDOS_ST.srcs/sources_1/bd/SDOS_ST/ip/SDOS_ST_SDDR_ST_0_0/sim/SDOS_ST_SDDR_ST_0_0.vhd" \
"../../../../SDOS_ST.srcs/sources_1/bd/SDOS_ST/ip/SDOS_ST_ST_REDIR_0_0/sim/SDOS_ST_ST_REDIR_0_0.vhd" \
"../../../../SDOS_ST.srcs/sources_1/bd/SDOS_ST/ip/SDOS_ST_BT_SPLIT_0_1/sim/SDOS_ST_BT_SPLIT_0_1.vhd" \
"../../../../SDOS_ST.srcs/sources_1/bd/SDOS_ST/ip/SDOS_ST_CLK_DIV_IO_0_0/sim/SDOS_ST_CLK_DIV_IO_0_0.vhd" \
"../../../../SDOS_ST.srcs/sources_1/bd/SDOS_ST/ip/SDOS_ST_CLK_DIV_IO_0_1/sim/SDOS_ST_CLK_DIV_IO_0_1.vhd" \
"../../../../SDOS_ST.srcs/sources_1/bd/SDOS_ST/ip/SDOS_ST_CLK_DIV_IO_1_0/sim/SDOS_ST_CLK_DIV_IO_1_0.vhd" \
"../../../../SDOS_ST.srcs/sources_1/bd/SDOS_ST/ip/SDOS_ST_CLK_DIV_IO_2_0/sim/SDOS_ST_CLK_DIV_IO_2_0.vhd" \
"../../../../SDOS_ST.srcs/sources_1/bd/SDOS_ST/sim/SDOS_ST.vhd" \
"../../../../SDOS_ST.srcs/sources_1/bd/SDOS_ST/hdl/SDOS_ST_wrapper.vhd" \
"../../../../SDOS_ST.srcs/sim_1/new/OVERSAMPLE_TEST_TB.vhd" \

# Do not sort compile order
nosort
