[2025-09-17 08:21:22] START suite=qualcomm_srv trace=srv652_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv652_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2818488 heartbeat IPC: 3.548 cumulative IPC: 3.548 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5442167 heartbeat IPC: 3.811 cumulative IPC: 3.675 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5442167 cumulative IPC: 3.675 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5442167 cumulative IPC: 3.675 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 11115570 heartbeat IPC: 1.763 cumulative IPC: 1.763 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 16775795 heartbeat IPC: 1.767 cumulative IPC: 1.765 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 22380185 heartbeat IPC: 1.784 cumulative IPC: 1.771 (Simulation time: 00 hr 04 min 15 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 27961869 heartbeat IPC: 1.792 cumulative IPC: 1.776 (Simulation time: 00 hr 05 min 13 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 33549790 heartbeat IPC: 1.79 cumulative IPC: 1.779 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 39078374 heartbeat IPC: 1.809 cumulative IPC: 1.784 (Simulation time: 00 hr 07 min 08 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 44595276 heartbeat IPC: 1.813 cumulative IPC: 1.788 (Simulation time: 00 hr 08 min 06 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 50177415 heartbeat IPC: 1.791 cumulative IPC: 1.788 (Simulation time: 00 hr 09 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv652_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 55739363 heartbeat IPC: 1.798 cumulative IPC: 1.789 (Simulation time: 00 hr 10 min 00 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 55896278 cumulative IPC: 1.789 (Simulation time: 00 hr 10 min 56 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 55896278 cumulative IPC: 1.789 (Simulation time: 00 hr 10 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv652_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.789 instructions: 100000003 cycles: 55896278
CPU 0 Branch Prediction Accuracy: 96.93% MPKI: 5.279 Average ROB Occupancy at Mispredict: 72.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00021
BRANCH_INDIRECT: 0.06096
BRANCH_CONDITIONAL: 4.893
BRANCH_DIRECT_CALL: 0.00047
BRANCH_INDIRECT_CALL: 0.3043
BRANCH_RETURN: 0.02023


====Backend Stall Breakdown====
ROB_STALL: 467649
LQ_STALL: 0
SQ_STALL: 63203


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 156.7099
REPLAY_LOAD: 49.81891
NON_REPLAY_LOAD: 24.582846

== Total ==
ADDR_TRANS: 45916
REPLAY_LOAD: 31087
NON_REPLAY_LOAD: 390646

== Counts ==
ADDR_TRANS: 293
REPLAY_LOAD: 624
NON_REPLAY_LOAD: 15891

cpu0->cpu0_STLB TOTAL        ACCESS:    2195852 HIT:    2184639 MISS:      11213 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2195852 HIT:    2184639 MISS:      11213 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 254.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9029426 HIT:    8661090 MISS:     368336 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8450655 HIT:    8157201 MISS:     293454 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     106519 HIT:      55117 MISS:      51402 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     447358 HIT:     446215 MISS:       1143 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24894 HIT:       2557 MISS:      22337 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.33 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17240301 HIT:    6337499 MISS:   10902802 MSHR_MERGE:    3186712
cpu0->cpu0_L1I LOAD         ACCESS:   17240301 HIT:    6337499 MISS:   10902802 MSHR_MERGE:    3186712
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26958426 HIT:   25492336 MISS:    1466090 MSHR_MERGE:     600104
cpu0->cpu0_L1D LOAD         ACCESS:   14724140 HIT:   13581077 MISS:    1143063 MSHR_MERGE:     408493
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12207887 HIT:   11910500 MISS:     297387 MSHR_MERGE:     190865
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26399 HIT:        759 MISS:      25640 MSHR_MERGE:        746
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 28.62 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13876525 HIT:   11177005 MISS:    2699520 MSHR_MERGE:    1491151
cpu0->cpu0_ITLB LOAD         ACCESS:   13876525 HIT:   11177005 MISS:    2699520 MSHR_MERGE:    1491151
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.028 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25200478 HIT:   23683757 MISS:    1516721 MSHR_MERGE:     529237
cpu0->cpu0_DTLB LOAD         ACCESS:   25200478 HIT:   23683757 MISS:    1516721 MSHR_MERGE:     529237
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.84 cycles
cpu0->LLC TOTAL        ACCESS:     568958 HIT:     515252 MISS:      53706 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     293454 HIT:     263250 MISS:      30204 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      51402 HIT:      40308 MISS:      11094 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     201765 HIT:     201325 MISS:        440 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22337 HIT:      10369 MISS:      11968 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 85.76 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        895
  ROW_BUFFER_MISS:      52351
  AVG DBUS CONGESTED CYCLE: 5.161
Channel 0 WQ ROW_BUFFER_HIT:        983
  ROW_BUFFER_MISS:      13616
  FULL:          0
Channel 0 REFRESHES ISSUED:       4658

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1031442       152573        72625        12835
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          213          428          461
  STLB miss resolved @ L2C                0           55          310         1048         2809
  STLB miss resolved @ LLC                0          109          875         2859         7913
  STLB miss resolved @ MEM                0            0          897         5548        10987

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             253820        41019      1794411         6125           60
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           77           87           16
  STLB miss resolved @ L2C                0           54           94          123            8
  STLB miss resolved @ LLC                0           25          135          266           30
  STLB miss resolved @ MEM                0            4           16           64           26
[2025-09-17 08:32:18] END   suite=qualcomm_srv trace=srv652_ap (rc=0)
