# truth_verilog
generate verilog discription from truth figure.
