{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523921688205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523921688212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 16:34:48 2018 " "Processing started: Mon Apr 16 16:34:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523921688212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523921688212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523921688212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523921688674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523921688674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.sv 1 1 " "Found 1 design units, including 1 entities, in source file part5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part5 " "Found entity 1: Part5" {  } { { "Part5.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW1/Part5/Part5.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523921699121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523921699121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3w_5_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_3w_5_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3w_5_to_1 " "Found entity 1: Mux_3w_5_to_1" {  } { { "Mux_3w_5_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW1/Part5/Mux_3w_5_to_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523921699123 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_3w_5_to_1_testbench " "Found entity 2: Mux_3w_5_to_1_testbench" {  } { { "Mux_3w_5_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW1/Part5/Mux_3w_5_to_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523921699123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523921699123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_5_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_5_to_1 " "Found entity 1: Mux_5_to_1" {  } { { "Mux_5_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW1/Part5/Mux_5_to_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523921699124 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_5_to_1_testbench " "Found entity 2: Mux_5_to_1_testbench" {  } { { "Mux_5_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW1/Part5/Mux_5_to_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523921699124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523921699124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhelo.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhelo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHELO " "Found entity 1: HexHELO" {  } { { "HexHELO.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW1/Part5/HexHELO.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523921699126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523921699126 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 Mux_5_to_1.sv(8) " "Verilog HDL Implicit Net warning at Mux_5_to_1.sv(8): created implicit net for \"w0\"" {  } { { "Mux_5_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW1/Part5/Mux_5_to_1.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523921699127 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 Mux_5_to_1.sv(9) " "Verilog HDL Implicit Net warning at Mux_5_to_1.sv(9): created implicit net for \"w1\"" {  } { { "Mux_5_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW1/Part5/Mux_5_to_1.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523921699127 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 Mux_5_to_1.sv(10) " "Verilog HDL Implicit Net warning at Mux_5_to_1.sv(10): created implicit net for \"w2\"" {  } { { "Mux_5_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW1/Part5/Mux_5_to_1.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523921699127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part5 " "Elaborating entity \"Part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523921699164 ""}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "Part5.sv(10) " "Verilog HDL error at Part5.sv(10): part-select direction is opposite from prefix index direction" {  } { { "Part5.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW1/Part5/Part5.sv" 10 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "Analysis & Synthesis" 0 -1 1523921699165 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "yield Part5.sv(7) " "HDL error at Part5.sv(7): see declaration for object \"yield\"" {  } { { "Part5.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW1/Part5/Part5.sv" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523921699187 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523921699187 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "571 " "Peak virtual memory: 571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523921699277 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 16 16:34:59 2018 " "Processing ended: Mon Apr 16 16:34:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523921699277 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523921699277 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523921699277 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523921699277 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523921700078 ""}
