{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757644215756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757644215757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 11 23:30:15 2025 " "Processing started: Thu Sep 11 23:30:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757644215757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644215757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL -c PBL " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL -c PBL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644215757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757644216437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757644216437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_module " "Found entity 1: vga_module" {  } { { "vga_module.v" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/vga_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757644228537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644228537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757644228539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644228539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_25mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_25MHz " "Found entity 1: Clock_25MHz" {  } { { "Clock_25MHz.v" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/Clock_25MHz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757644228542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644228542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "Rom.v" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/Rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757644228544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644228544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.v" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/Ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757644228547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644228547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_access.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram_access " "Found entity 1: Ram_access" {  } { { "Ram_access.v" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/Ram_access.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757644228549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644228549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757644228624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 main.v(82) " "Verilog HDL assignment warning at main.v(82): truncated value with size 32 to match size of target (19)" {  } { { "main.v" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/main.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757644228627 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_25MHz Clock_25MHz:clk_div_inst " "Elaborating entity \"Clock_25MHz\" for hierarchy \"Clock_25MHz:clk_div_inst\"" {  } { { "main.v" "clk_div_inst" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644228628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram_access Ram_access:ram_access_inst " "Elaborating entity \"Ram_access\" for hierarchy \"Ram_access:ram_access_inst\"" {  } { { "main.v" "ram_access_inst" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644228629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Ram_access:ram_access_inst\|Rom:inst_rom " "Elaborating entity \"Rom\" for hierarchy \"Ram_access:ram_access_inst\|Rom:inst_rom\"" {  } { { "Ram_access.v" "inst_rom" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/Ram_access.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644228635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ram_access:ram_access_inst\|Rom:inst_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Ram_access:ram_access_inst\|Rom:inst_rom\|altsyncram:altsyncram_component\"" {  } { { "Rom.v" "altsyncram_component" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/Rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644228687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram_access:ram_access_inst\|Rom:inst_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Ram_access:ram_access_inst\|Rom:inst_rom\|altsyncram:altsyncram_component\"" {  } { { "Rom.v" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/Rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644228688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram_access:ram_access_inst\|Rom:inst_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"Ram_access:ram_access_inst\|Rom:inst_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/tree.mif " "Parameter \"init_file\" = \"./image/tree.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228688 ""}  } { { "Rom.v" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/Rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757644228688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71g1 " "Found entity 1: altsyncram_71g1" {  } { { "db/altsyncram_71g1.tdf" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/db/altsyncram_71g1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757644228756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644228756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71g1 Ram_access:ram_access_inst\|Rom:inst_rom\|altsyncram:altsyncram_component\|altsyncram_71g1:auto_generated " "Elaborating entity \"altsyncram_71g1\" for hierarchy \"Ram_access:ram_access_inst\|Rom:inst_rom\|altsyncram:altsyncram_component\|altsyncram_71g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644228757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757644228811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644228811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a Ram_access:ram_access_inst\|Rom:inst_rom\|altsyncram:altsyncram_component\|altsyncram_71g1:auto_generated\|decode_g2a:rden_decode " "Elaborating entity \"decode_g2a\" for hierarchy \"Ram_access:ram_access_inst\|Rom:inst_rom\|altsyncram:altsyncram_component\|altsyncram_71g1:auto_generated\|decode_g2a:rden_decode\"" {  } { { "db/altsyncram_71g1.tdf" "rden_decode" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/db/altsyncram_71g1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644228811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757644228864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644228864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb Ram_access:ram_access_inst\|Rom:inst_rom\|altsyncram:altsyncram_component\|altsyncram_71g1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"Ram_access:ram_access_inst\|Rom:inst_rom\|altsyncram:altsyncram_component\|altsyncram_71g1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_71g1.tdf" "mux2" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/db/altsyncram_71g1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644228864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram_access:ram_access_inst\|Ram:inst_ram " "Elaborating entity \"Ram\" for hierarchy \"Ram_access:ram_access_inst\|Ram:inst_ram\"" {  } { { "Ram_access.v" "inst_ram" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/Ram_access.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644228880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ram_access:ram_access_inst\|Ram:inst_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Ram_access:ram_access_inst\|Ram:inst_ram\|altsyncram:altsyncram_component\"" {  } { { "Ram.v" "altsyncram_component" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/Ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644228890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ram_access:ram_access_inst\|Ram:inst_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Ram_access:ram_access_inst\|Ram:inst_ram\|altsyncram:altsyncram_component\"" {  } { { "Ram.v" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/Ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644228891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ram_access:ram_access_inst\|Ram:inst_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Ram_access:ram_access_inst\|Ram:inst_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757644228891 ""}  } { { "Ram.v" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/Ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757644228891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3rl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3rl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3rl1 " "Found entity 1: altsyncram_3rl1" {  } { { "db/altsyncram_3rl1.tdf" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/db/altsyncram_3rl1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757644229007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644229007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3rl1 Ram_access:ram_access_inst\|Ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_3rl1:auto_generated " "Elaborating entity \"altsyncram_3rl1\" for hierarchy \"Ram_access:ram_access_inst\|Ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_3rl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644229008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757644229067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644229067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na Ram_access:ram_access_inst\|Ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_3rl1:auto_generated\|decode_3na:decode3 " "Elaborating entity \"decode_3na\" for hierarchy \"Ram_access:ram_access_inst\|Ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_3rl1:auto_generated\|decode_3na:decode3\"" {  } { { "db/altsyncram_3rl1.tdf" "decode3" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/db/altsyncram_3rl1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644229068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757644229123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644229123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a Ram_access:ram_access_inst\|Ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_3rl1:auto_generated\|decode_s2a:rden_decode " "Elaborating entity \"decode_s2a\" for hierarchy \"Ram_access:ram_access_inst\|Ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_3rl1:auto_generated\|decode_s2a:rden_decode\"" {  } { { "db/altsyncram_3rl1.tdf" "rden_decode" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/db/altsyncram_3rl1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644229123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757644229189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644229189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb Ram_access:ram_access_inst\|Ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_3rl1:auto_generated\|mux_jhb:mux2 " "Elaborating entity \"mux_jhb\" for hierarchy \"Ram_access:ram_access_inst\|Ram:inst_ram\|altsyncram:altsyncram_component\|altsyncram_3rl1:auto_generated\|mux_jhb:mux2\"" {  } { { "db/altsyncram_3rl1.tdf" "mux2" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/db/altsyncram_3rl1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644229189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_module vga_module:vga_inst " "Elaborating entity \"vga_module\" for hierarchy \"vga_module:vga_inst\"" {  } { { "main.v" "vga_inst" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/main.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644229200 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Usuário/Desktop/Rafael/Uefs/Sistemas Digitais/quartus/Pbl/Project/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757644230378 "|main|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1757644230378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1757644230509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757644230849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757644231284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757644231284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "858 " "Implemented 858 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757644231434 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757644231434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "443 " "Implemented 443 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1757644231434 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1757644231434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757644231434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757644231471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 11 23:30:31 2025 " "Processing ended: Thu Sep 11 23:30:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757644231471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757644231471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757644231471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757644231471 ""}
