#pragma once

struct AcceleratorState {
  //--------------------------------------------

  // Energy_BPM_2445_X
  double energy_bpm_2445_x_mean = 0;
  double energy_bpm_2445_x_stddev = 0;
  // Energy_BPM_2445_Y
  double energy_bpm_2445_y_mean = 0;
  double energy_bpm_2445_y_stddev = 0;

  //--------------------------------------------

  // BPM_PB_3156_X
  double bpm_pb_3156_x_mean = 0;
  double bpm_pb_3156_x_stddev = 0;
  // BPM_PB_3156_Y
  double bpm_pb_3156_y_mean = 0;
  double bpm_pb_3156_y_stddev = 0;

  //--------------------------------------------

  // BPM_Q0_3218_X
  double bpm_quad0_3218_x_mean = 0;
  double bpm_quad0_3218_x_stddev = 0;
  // BPM_Q0_3218_Y
  double bpm_quad0_3218_y_mean = 0;
  double bpm_quad0_3218_y_stddev = 0;

  //--------------------------------------------

  // BPM_Q1_3265_X
  double bpm_quad1_3265_x_mean = 0;
  double bpm_quad1_3265_x_stddev = 0;
  // BPM_Q1_3265_Y
  double bpm_quad1_3265_y_mean = 0;
  double bpm_quad1_3265_y_stddev = 0;

  //--------------------------------------------

  // BPM_Q2_3315_X
  double bpm_quad2_3315_x_mean = 0;
  double bpm_quad2_3315_x_stddev = 0;
  // BPM_Q2_3315_Y
  double bpm_quad2_3315_y_mean = 0;
  double bpm_quad2_3315_y_stddev = 0;

  //--------------------------------------------

  // PMT_S20_3060
  double pmt_s20_3060_mean = 0;
  double pmt_s20_3060_stddev = 0;
  // PMT_S20_3070
  double pmt_s20_3070_mean = 0;
  double pmt_s20_3070_stddev = 0;
  // PMT_S20_3179
  double pmt_s20_3179_mean = 0;
  double pmt_s20_3179_stddev = 0;
  // PMT_S20_3350
  double pmt_s20_3350_mean = 0;
  double pmt_s20_3350_stddev = 0;
  // PMT_S20_3360
  double pmt_s20_3360_mean = 0;
  double pmt_s20_3360_stddev = 0;

  //--------------------------------------------

  // RADM:LI20:1:CH01:MEAS
  double radm_li20_1_ch01_meas_mean = 0;
  double radm_li20_1_ch01_meas_stddev = 0;
  // XPS:LI20:MC05:M1.RBV
  double xps_li20_mc05_m1_rbv_mean = 0;
  double xps_li20_mc05_m1_rbv_stddev = 0;
  // XPS:LI20:MC05:M2.RBV
  double xps_li20_mc05_m2_rbv_mean = 0;
  double xps_li20_mc05_m2_rbv_stddev = 0;
};
