{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 10:24:24 2018 " "Info: Processing started: Mon Nov 05 10:24:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off key -c key " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off key -c key" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "key_lg:u1\|flag " "Warning: Node \"key_lg:u1\|flag\" is a latch" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "key_lg:u1\|coding\[0\] " "Warning: Node \"key_lg:u1\|coding\[0\]\" is a latch" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "key_lg:u1\|coding\[1\] " "Warning: Node \"key_lg:u1\|coding\[1\]\" is a latch" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "key_lg:u1\|coding\[3\] " "Warning: Node \"key_lg:u1\|coding\[3\]\" is a latch" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "key_lg:u1\|coding\[2\] " "Warning: Node \"key_lg:u1\|coding\[2\]\" is a latch" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 7 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "keyin\[1\] " "Info: Assuming node \"keyin\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "keyin\[3\] " "Info: Assuming node \"keyin\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "keyin\[2\] " "Info: Assuming node \"keyin\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "keyin\[0\] " "Info: Assuming node \"keyin\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "key_lg:u1\|Selector8~0 " "Info: Detected gated clock \"key_lg:u1\|Selector8~0\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 72 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_lg:u1\|Selector8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "key_lg:u1\|Mux7~0 " "Info: Detected gated clock \"key_lg:u1\|Mux7~0\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 79 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_lg:u1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "key_lg:u1\|Mux9~0 " "Info: Detected gated clock \"key_lg:u1\|Mux9~0\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 99 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_lg:u1\|Mux9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "key_lg:u1\|Selector10~0 " "Info: Detected gated clock \"key_lg:u1\|Selector10~0\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 72 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_lg:u1\|Selector10~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_lg:u1\|now_state.s4 " "Info: Detected ripple clock \"key_lg:u1\|now_state.s4\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_lg:u1\|now_state.s4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_lg:u1\|now_state.s0 " "Info: Detected ripple clock \"key_lg:u1\|now_state.s0\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_lg:u1\|now_state.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_lg:u1\|now_state.s2 " "Info: Detected ripple clock \"key_lg:u1\|now_state.s2\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_lg:u1\|now_state.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key_lg:u1\|now_state.s3 " "Info: Detected ripple clock \"key_lg:u1\|now_state.s3\" as buffer" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } } { "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/mysoftware/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_lg:u1\|now_state.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register key_lg:u1\|coding\[2\] register key_st:u2\|temp\[1\] 34.08 MHz 29.34 ns Internal " "Info: Clock \"clk\" has Internal fmax of 34.08 MHz between source register \"key_lg:u1\|coding\[2\]\" and destination register \"key_st:u2\|temp\[1\]\" (period= 29.34 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.363 ns + Longest register register " "Info: + Longest register to register delay is 5.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_lg:u1\|coding\[2\] 1 REG LC_X3_Y10_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y10_N5; Fanout = 2; REG Node = 'key_lg:u1\|coding\[2\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_lg:u1|coding[2] } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.200 ns) 2.047 ns key_st:u2\|Equal1~1 2 COMB LC_X3_Y9_N4 2 " "Info: 2: + IC(1.847 ns) + CELL(0.200 ns) = 2.047 ns; Loc. = LC_X3_Y9_N4; Fanout = 2; COMB Node = 'key_st:u2\|Equal1~1'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { key_lg:u1|coding[2] key_st:u2|Equal1~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/mysoftware/eda/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.200 ns) 3.980 ns key_st:u2\|temp\[3\]~2 3 COMB LC_X2_Y10_N1 4 " "Info: 3: + IC(1.733 ns) + CELL(0.200 ns) = 3.980 ns; Loc. = LC_X2_Y10_N1; Fanout = 4; COMB Node = 'key_st:u2\|temp\[3\]~2'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { key_st:u2|Equal1~1 key_st:u2|temp[3]~2 } "NODE_NAME" } } { "../key_st/key_st.vhd" "" { Text "F:/FINAL_EXP/key_st/key_st.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.591 ns) 5.363 ns key_st:u2\|temp\[1\] 4 REG LC_X2_Y10_N6 5 " "Info: 4: + IC(0.792 ns) + CELL(0.591 ns) = 5.363 ns; Loc. = LC_X2_Y10_N6; Fanout = 5; REG Node = 'key_st:u2\|temp\[1\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { key_st:u2|temp[3]~2 key_st:u2|temp[1] } "NODE_NAME" } } { "../key_st/key_st.vhd" "" { Text "F:/FINAL_EXP/key_st/key_st.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.991 ns ( 18.48 % ) " "Info: Total cell delay = 0.991 ns ( 18.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.372 ns ( 81.52 % ) " "Info: Total interconnect delay = 4.372 ns ( 81.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.363 ns" { key_lg:u1|coding[2] key_st:u2|Equal1~1 key_st:u2|temp[3]~2 key_st:u2|temp[1] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.363 ns" { key_lg:u1|coding[2] {} key_st:u2|Equal1~1 {} key_st:u2|temp[3]~2 {} key_st:u2|temp[1] {} } { 0.000ns 1.847ns 1.733ns 0.792ns } { 0.000ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.974 ns - Smallest " "Info: - Smallest clock skew is -8.974 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns key_st:u2\|temp\[1\] 2 REG LC_X2_Y10_N6 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y10_N6; Fanout = 5; REG Node = 'key_st:u2\|temp\[1\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk key_st:u2|temp[1] } "NODE_NAME" } } { "../key_st/key_st.vhd" "" { Text "F:/FINAL_EXP/key_st/key_st.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk key_st:u2|temp[1] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} key_st:u2|temp[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.793 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns key_lg:u1\|now_state.s0 2 REG LC_X3_Y8_N5 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X3_Y8_N5; Fanout = 5; REG Node = 'key_lg:u1\|now_state.s0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk key_lg:u1|now_state.s0 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.511 ns) 5.714 ns key_lg:u1\|Selector8~0 3 COMB LC_X3_Y8_N4 4 " "Info: 3: + IC(1.008 ns) + CELL(0.511 ns) = 5.714 ns; Loc. = LC_X3_Y8_N4; Fanout = 4; COMB Node = 'key_lg:u1\|Selector8~0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { key_lg:u1|now_state.s0 key_lg:u1|Selector8~0 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.879 ns) + CELL(0.200 ns) 12.793 ns key_lg:u1\|coding\[2\] 4 REG LC_X3_Y10_N5 2 " "Info: 4: + IC(6.879 ns) + CELL(0.200 ns) = 12.793 ns; Loc. = LC_X3_Y10_N5; Fanout = 2; REG Node = 'key_lg:u1\|coding\[2\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.079 ns" { key_lg:u1|Selector8~0 key_lg:u1|coding[2] } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.168 ns ( 24.76 % ) " "Info: Total cell delay = 3.168 ns ( 24.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.625 ns ( 75.24 % ) " "Info: Total interconnect delay = 9.625 ns ( 75.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.793 ns" { clk key_lg:u1|now_state.s0 key_lg:u1|Selector8~0 key_lg:u1|coding[2] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "12.793 ns" { clk {} clk~combout {} key_lg:u1|now_state.s0 {} key_lg:u1|Selector8~0 {} key_lg:u1|coding[2] {} } { 0.000ns 0.000ns 1.738ns 1.008ns 6.879ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk key_st:u2|temp[1] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} key_st:u2|temp[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.793 ns" { clk key_lg:u1|now_state.s0 key_lg:u1|Selector8~0 key_lg:u1|coding[2] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "12.793 ns" { clk {} clk~combout {} key_lg:u1|now_state.s0 {} key_lg:u1|Selector8~0 {} key_lg:u1|coding[2] {} } { 0.000ns 0.000ns 1.738ns 1.008ns 6.879ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../key_st/key_st.vhd" "" { Text "F:/FINAL_EXP/key_st/key_st.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } } { "../key_st/key_st.vhd" "" { Text "F:/FINAL_EXP/key_st/key_st.vhd" 63 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.363 ns" { key_lg:u1|coding[2] key_st:u2|Equal1~1 key_st:u2|temp[3]~2 key_st:u2|temp[1] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.363 ns" { key_lg:u1|coding[2] {} key_st:u2|Equal1~1 {} key_st:u2|temp[3]~2 {} key_st:u2|temp[1] {} } { 0.000ns 1.847ns 1.733ns 0.792ns } { 0.000ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk key_st:u2|temp[1] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} key_st:u2|temp[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.793 ns" { clk key_lg:u1|now_state.s0 key_lg:u1|Selector8~0 key_lg:u1|coding[2] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "12.793 ns" { clk {} clk~combout {} key_lg:u1|now_state.s0 {} key_lg:u1|Selector8~0 {} key_lg:u1|coding[2] {} } { 0.000ns 0.000ns 1.738ns 1.008ns 6.879ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "key_lg:u1\|now_state.s4 key_lg:u1\|coding\[3\] clk 6.555 ns " "Info: Found hold time violation between source  pin or register \"key_lg:u1\|now_state.s4\" and destination pin or register \"key_lg:u1\|coding\[3\]\" for clock \"clk\" (Hold time is 6.555 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.985 ns + Largest " "Info: + Largest clock skew is 8.985 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.804 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns key_lg:u1\|now_state.s0 2 REG LC_X3_Y8_N5 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X3_Y8_N5; Fanout = 5; REG Node = 'key_lg:u1\|now_state.s0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk key_lg:u1|now_state.s0 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.511 ns) 5.714 ns key_lg:u1\|Selector8~0 3 COMB LC_X3_Y8_N4 4 " "Info: 3: + IC(1.008 ns) + CELL(0.511 ns) = 5.714 ns; Loc. = LC_X3_Y8_N4; Fanout = 4; COMB Node = 'key_lg:u1\|Selector8~0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { key_lg:u1|now_state.s0 key_lg:u1|Selector8~0 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.890 ns) + CELL(0.200 ns) 12.804 ns key_lg:u1\|coding\[3\] 4 REG LC_X3_Y9_N3 2 " "Info: 4: + IC(6.890 ns) + CELL(0.200 ns) = 12.804 ns; Loc. = LC_X3_Y9_N3; Fanout = 2; REG Node = 'key_lg:u1\|coding\[3\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.090 ns" { key_lg:u1|Selector8~0 key_lg:u1|coding[3] } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.168 ns ( 24.74 % ) " "Info: Total cell delay = 3.168 ns ( 24.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.636 ns ( 75.26 % ) " "Info: Total interconnect delay = 9.636 ns ( 75.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.804 ns" { clk key_lg:u1|now_state.s0 key_lg:u1|Selector8~0 key_lg:u1|coding[3] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "12.804 ns" { clk {} clk~combout {} key_lg:u1|now_state.s0 {} key_lg:u1|Selector8~0 {} key_lg:u1|coding[3] {} } { 0.000ns 0.000ns 1.738ns 1.008ns 6.890ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns key_lg:u1\|now_state.s4 2 REG LC_X3_Y9_N9 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y9_N9; Fanout = 5; REG Node = 'key_lg:u1\|now_state.s4'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk key_lg:u1|now_state.s4 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk key_lg:u1|now_state.s4 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} key_lg:u1|now_state.s4 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.804 ns" { clk key_lg:u1|now_state.s0 key_lg:u1|Selector8~0 key_lg:u1|coding[3] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "12.804 ns" { clk {} clk~combout {} key_lg:u1|now_state.s0 {} key_lg:u1|Selector8~0 {} key_lg:u1|coding[3] {} } { 0.000ns 0.000ns 1.738ns 1.008ns 6.890ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk key_lg:u1|now_state.s4 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} key_lg:u1|now_state.s4 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.054 ns - Shortest register register " "Info: - Shortest register to register delay is 2.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_lg:u1\|now_state.s4 1 REG LC_X3_Y9_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y9_N9; Fanout = 5; REG Node = 'key_lg:u1\|now_state.s4'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_lg:u1|now_state.s4 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 0.595 ns key_lg:u1\|Selector7~0 2 COMB LC_X3_Y9_N9 1 " "Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X3_Y9_N9; Fanout = 1; COMB Node = 'key_lg:u1\|Selector7~0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { key_lg:u1|now_state.s4 key_lg:u1|Selector7~0 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.740 ns) 2.054 ns key_lg:u1\|coding\[3\] 3 REG LC_X3_Y9_N3 2 " "Info: 3: + IC(0.719 ns) + CELL(0.740 ns) = 2.054 ns; Loc. = LC_X3_Y9_N3; Fanout = 2; REG Node = 'key_lg:u1\|coding\[3\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { key_lg:u1|Selector7~0 key_lg:u1|coding[3] } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 65.00 % ) " "Info: Total cell delay = 1.335 ns ( 65.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.719 ns ( 35.00 % ) " "Info: Total interconnect delay = 0.719 ns ( 35.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { key_lg:u1|now_state.s4 key_lg:u1|Selector7~0 key_lg:u1|coding[3] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "2.054 ns" { key_lg:u1|now_state.s4 {} key_lg:u1|Selector7~0 {} key_lg:u1|coding[3] {} } { 0.000ns 0.000ns 0.719ns } { 0.000ns 0.595ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.804 ns" { clk key_lg:u1|now_state.s0 key_lg:u1|Selector8~0 key_lg:u1|coding[3] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "12.804 ns" { clk {} clk~combout {} key_lg:u1|now_state.s0 {} key_lg:u1|Selector8~0 {} key_lg:u1|coding[3] {} } { 0.000ns 0.000ns 1.738ns 1.008ns 6.890ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk key_lg:u1|now_state.s4 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} key_lg:u1|now_state.s4 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { key_lg:u1|now_state.s4 key_lg:u1|Selector7~0 key_lg:u1|coding[3] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "2.054 ns" { key_lg:u1|now_state.s4 {} key_lg:u1|Selector7~0 {} key_lg:u1|coding[3] {} } { 0.000ns 0.000ns 0.719ns } { 0.000ns 0.595ns 0.740ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key_lg:u1\|now_state.s3 rst clk 2.807 ns register " "Info: tsu for register \"key_lg:u1\|now_state.s3\" (data pin = \"rst\", clock pin = \"clk\") is 2.807 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.293 ns + Longest pin register " "Info: + Longest pin to register delay is 6.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rst 1 PIN PIN_20 7 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 7; PIN Node = 'rst'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.463 ns) + CELL(0.740 ns) 4.366 ns key_lg:u1\|next_state.s2~0 2 COMB LC_X3_Y9_N0 3 " "Info: 2: + IC(2.463 ns) + CELL(0.740 ns) = 4.366 ns; Loc. = LC_X3_Y9_N0; Fanout = 3; COMB Node = 'key_lg:u1\|next_state.s2~0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { rst key_lg:u1|next_state.s2~0 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(1.243 ns) 6.293 ns key_lg:u1\|now_state.s3 3 REG LC_X3_Y9_N5 4 " "Info: 3: + IC(0.684 ns) + CELL(1.243 ns) = 6.293 ns; Loc. = LC_X3_Y9_N5; Fanout = 4; REG Node = 'key_lg:u1\|now_state.s3'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { key_lg:u1|next_state.s2~0 key_lg:u1|now_state.s3 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.146 ns ( 49.99 % ) " "Info: Total cell delay = 3.146 ns ( 49.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.147 ns ( 50.01 % ) " "Info: Total interconnect delay = 3.147 ns ( 50.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { rst key_lg:u1|next_state.s2~0 key_lg:u1|now_state.s3 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.293 ns" { rst {} rst~combout {} key_lg:u1|next_state.s2~0 {} key_lg:u1|now_state.s3 {} } { 0.000ns 0.000ns 2.463ns 0.684ns } { 0.000ns 1.163ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns key_lg:u1\|now_state.s3 2 REG LC_X3_Y9_N5 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y9_N5; Fanout = 4; REG Node = 'key_lg:u1\|now_state.s3'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk key_lg:u1|now_state.s3 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk key_lg:u1|now_state.s3 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} key_lg:u1|now_state.s3 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { rst key_lg:u1|next_state.s2~0 key_lg:u1|now_state.s3 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.293 ns" { rst {} rst~combout {} key_lg:u1|next_state.s2~0 {} key_lg:u1|now_state.s3 {} } { 0.000ns 0.000ns 2.463ns 0.684ns } { 0.000ns 1.163ns 0.740ns 1.243ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk key_lg:u1|now_state.s3 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} key_lg:u1|now_state.s3 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk keydrv\[1\] key_lg:u1\|now_state.s3 11.188 ns register " "Info: tco from clock \"clk\" to destination pin \"keydrv\[1\]\" through register \"key_lg:u1\|now_state.s3\" is 11.188 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns key_lg:u1\|now_state.s3 2 REG LC_X3_Y9_N5 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y9_N5; Fanout = 4; REG Node = 'key_lg:u1\|now_state.s3'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk key_lg:u1|now_state.s3 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk key_lg:u1|now_state.s3 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} key_lg:u1|now_state.s3 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.993 ns + Longest register pin " "Info: + Longest register to pin delay is 6.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_lg:u1\|now_state.s3 1 REG LC_X3_Y9_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y9_N5; Fanout = 4; REG Node = 'key_lg:u1\|now_state.s3'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_lg:u1|now_state.s3 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.671 ns) + CELL(2.322 ns) 6.993 ns keydrv\[1\] 2 PIN PIN_84 0 " "Info: 2: + IC(4.671 ns) + CELL(2.322 ns) = 6.993 ns; Loc. = PIN_84; Fanout = 0; PIN Node = 'keydrv\[1\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.993 ns" { key_lg:u1|now_state.s3 keydrv[1] } "NODE_NAME" } } { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 33.20 % ) " "Info: Total cell delay = 2.322 ns ( 33.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.671 ns ( 66.80 % ) " "Info: Total interconnect delay = 4.671 ns ( 66.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.993 ns" { key_lg:u1|now_state.s3 keydrv[1] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.993 ns" { key_lg:u1|now_state.s3 {} keydrv[1] {} } { 0.000ns 4.671ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk key_lg:u1|now_state.s3 } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} key_lg:u1|now_state.s3 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.993 ns" { key_lg:u1|now_state.s3 keydrv[1] } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.993 ns" { key_lg:u1|now_state.s3 {} keydrv[1] {} } { 0.000ns 4.671ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key_lg:u1\|flag keyin\[2\] clk 6.306 ns register " "Info: th for register \"key_lg:u1\|flag\" (data pin = \"keyin\[2\]\", clock pin = \"clk\") is 6.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.560 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 11.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns key_lg:u1\|now_state.s2 2 REG LC_X3_Y9_N8 4 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X3_Y9_N8; Fanout = 4; REG Node = 'key_lg:u1\|now_state.s2'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk key_lg:u1|now_state.s2 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.726 ns) + CELL(0.511 ns) 8.432 ns key_lg:u1\|Selector10~0 3 COMB LC_X3_Y8_N7 1 " "Info: 3: + IC(3.726 ns) + CELL(0.511 ns) = 8.432 ns; Loc. = LC_X3_Y8_N7; Fanout = 1; COMB Node = 'key_lg:u1\|Selector10~0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.237 ns" { key_lg:u1|now_state.s2 key_lg:u1|Selector10~0 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.388 ns) + CELL(0.740 ns) 11.560 ns key_lg:u1\|flag 4 REG LC_X3_Y9_N6 5 " "Info: 4: + IC(2.388 ns) + CELL(0.740 ns) = 11.560 ns; Loc. = LC_X3_Y9_N6; Fanout = 5; REG Node = 'key_lg:u1\|flag'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { key_lg:u1|Selector10~0 key_lg:u1|flag } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.708 ns ( 32.08 % ) " "Info: Total cell delay = 3.708 ns ( 32.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.852 ns ( 67.92 % ) " "Info: Total interconnect delay = 7.852 ns ( 67.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.560 ns" { clk key_lg:u1|now_state.s2 key_lg:u1|Selector10~0 key_lg:u1|flag } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "11.560 ns" { clk {} clk~combout {} key_lg:u1|now_state.s2 {} key_lg:u1|Selector10~0 {} key_lg:u1|flag {} } { 0.000ns 0.000ns 1.738ns 3.726ns 2.388ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.254 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns keyin\[2\] 1 CLK PIN_3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_3; Fanout = 4; CLK Node = 'keyin\[2\]'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyin[2] } "NODE_NAME" } } { "key.vhd" "" { Text "F:/FINAL_EXP/key/key.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.686 ns) + CELL(0.511 ns) 4.329 ns key_lg:u1\|Selector9~0 2 COMB LC_X3_Y9_N2 1 " "Info: 2: + IC(2.686 ns) + CELL(0.511 ns) = 4.329 ns; Loc. = LC_X3_Y9_N2; Fanout = 1; COMB Node = 'key_lg:u1\|Selector9~0'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.197 ns" { keyin[2] key_lg:u1|Selector9~0 } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.200 ns) 5.254 ns key_lg:u1\|flag 3 REG LC_X3_Y9_N6 5 " "Info: 3: + IC(0.725 ns) + CELL(0.200 ns) = 5.254 ns; Loc. = LC_X3_Y9_N6; Fanout = 5; REG Node = 'key_lg:u1\|flag'" {  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { key_lg:u1|Selector9~0 key_lg:u1|flag } "NODE_NAME" } } { "../key_lg/key_lg.vhd" "" { Text "F:/FINAL_EXP/key_lg/key_lg.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.843 ns ( 35.08 % ) " "Info: Total cell delay = 1.843 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.411 ns ( 64.92 % ) " "Info: Total interconnect delay = 3.411 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.254 ns" { keyin[2] key_lg:u1|Selector9~0 key_lg:u1|flag } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.254 ns" { keyin[2] {} keyin[2]~combout {} key_lg:u1|Selector9~0 {} key_lg:u1|flag {} } { 0.000ns 0.000ns 2.686ns 0.725ns } { 0.000ns 1.132ns 0.511ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.560 ns" { clk key_lg:u1|now_state.s2 key_lg:u1|Selector10~0 key_lg:u1|flag } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "11.560 ns" { clk {} clk~combout {} key_lg:u1|now_state.s2 {} key_lg:u1|Selector10~0 {} key_lg:u1|flag {} } { 0.000ns 0.000ns 1.738ns 3.726ns 2.388ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.740ns } "" } } { "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/mysoftware/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.254 ns" { keyin[2] key_lg:u1|Selector9~0 key_lg:u1|flag } "NODE_NAME" } } { "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/mysoftware/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "5.254 ns" { keyin[2] {} keyin[2]~combout {} key_lg:u1|Selector9~0 {} key_lg:u1|flag {} } { 0.000ns 0.000ns 2.686ns 0.725ns } { 0.000ns 1.132ns 0.511ns 0.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 10:24:24 2018 " "Info: Processing ended: Mon Nov 05 10:24:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
