-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/test/divider_ip_src_Verify_divide_sizes_block1.vhd
-- Created: 2024-10-03 19:36:11
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: divider_ip_src_Verify_divide_sizes_block1
-- Source Path: test/divider/in_8_out_16/Verify divide sizes
-- Hierarchy Level: 2
-- Model version: 1.59
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY divider_ip_src_Verify_divide_sizes_block1 IS
  PORT( denominator                       :   IN    std_logic_vector(7 DOWNTO 0);  -- sfix8_En6
        numerator                         :   IN    std_logic_vector(7 DOWNTO 0);  -- sfix8_En6
        den                               :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En6
        num                               :   OUT   std_logic_vector(7 DOWNTO 0)  -- sfix8_En6
        );
END divider_ip_src_Verify_divide_sizes_block1;


ARCHITECTURE rtl OF divider_ip_src_Verify_divide_sizes_block1 IS

  -- Signals
  SIGNAL denominator_signed               : signed(7 DOWNTO 0);  -- sfix8_En6
  SIGNAL numerator_signed                 : signed(7 DOWNTO 0);  -- sfix8_En6
  SIGNAL den_tmp                          : signed(7 DOWNTO 0);  -- sfix8_En6
  SIGNAL num_tmp                          : signed(7 DOWNTO 0);  -- sfix8_En6

BEGIN
  denominator_signed <= signed(denominator);

  numerator_signed <= signed(numerator);

  -- Verify that the dimensions of the input arrays match, and then reshape
  -- them.
  den_tmp <= denominator_signed;
  num_tmp <= numerator_signed;

  den <= std_logic_vector(den_tmp);

  num <= std_logic_vector(num_tmp);

END rtl;

