
trabalhofinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005500  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f0  08005610  08005610  00015610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005900  08005900  00020218  2**0
                  CONTENTS
  4 .ARM          00000000  08005900  08005900  00020218  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005900  08005900  00020218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005900  08005900  00015900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005904  08005904  00015904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000218  20000000  08005908  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  20000218  08005b20  00020218  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004dc  08005b20  000204dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fa67  00000000  00000000  00020241  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002432  00000000  00000000  0002fca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ce8  00000000  00000000  000320e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bc0  00000000  00000000  00032dc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000199a3  00000000  00000000  00033988  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c706  00000000  00000000  0004d32b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008dcf8  00000000  00000000  00059a31  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e7729  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036dc  00000000  00000000  000e77a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000218 	.word	0x20000218
 800012c:	00000000 	.word	0x00000000
 8000130:	080055f8 	.word	0x080055f8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000021c 	.word	0x2000021c
 800014c:	080055f8 	.word	0x080055f8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <__aeabi_f2uiz>:
 800093c:	0042      	lsls	r2, r0, #1
 800093e:	d20e      	bcs.n	800095e <__aeabi_f2uiz+0x22>
 8000940:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000944:	d30b      	bcc.n	800095e <__aeabi_f2uiz+0x22>
 8000946:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800094a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800094e:	d409      	bmi.n	8000964 <__aeabi_f2uiz+0x28>
 8000950:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000954:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000958:	fa23 f002 	lsr.w	r0, r3, r2
 800095c:	4770      	bx	lr
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	4770      	bx	lr
 8000964:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000968:	d101      	bne.n	800096e <__aeabi_f2uiz+0x32>
 800096a:	0242      	lsls	r2, r0, #9
 800096c:	d102      	bne.n	8000974 <__aeabi_f2uiz+0x38>
 800096e:	f04f 30ff 	mov.w	r0, #4294967295
 8000972:	4770      	bx	lr
 8000974:	f04f 0000 	mov.w	r0, #0
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop

0800097c <aguaNatural>:
 */

#include "aguasNaturais.h"


void aguaNatural(void){
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
	pressostatoFiltro();
 8000980:	f000 fbb6 	bl	80010f0 <pressostatoFiltro>
	if(presF == 0){
 8000984:	4b0f      	ldr	r3, [pc, #60]	; (80009c4 <aguaNatural+0x48>)
 8000986:	f993 3000 	ldrsb.w	r3, [r3]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d102      	bne.n	8000994 <aguaNatural+0x18>
		filtroSaturado();
 800098e:	f001 fec7 	bl	8002720 <filtroSaturado>
		HAL_GPIO_WritePin(GPIOA, Y3, GPIO_PIN_SET);
		bomba(0);
		HAL_GPIO_WritePin(GPIOA, Y3, GPIO_PIN_RESET);
		final();
	}
}
 8000992:	e014      	b.n	80009be <aguaNatural+0x42>
		limpar();
 8000994:	f000 fa7e 	bl	8000e94 <limpar>
		escreve_string(0x80, "Preparando...");
 8000998:	490b      	ldr	r1, [pc, #44]	; (80009c8 <aguaNatural+0x4c>)
 800099a:	2080      	movs	r0, #128	; 0x80
 800099c:	f000 faf4 	bl	8000f88 <escreve_string>
		HAL_GPIO_WritePin(GPIOA, Y3, GPIO_PIN_SET);
 80009a0:	2201      	movs	r2, #1
 80009a2:	2120      	movs	r1, #32
 80009a4:	4809      	ldr	r0, [pc, #36]	; (80009cc <aguaNatural+0x50>)
 80009a6:	f003 f8c8 	bl	8003b3a <HAL_GPIO_WritePin>
		bomba(0);
 80009aa:	2000      	movs	r0, #0
 80009ac:	f000 fbb2 	bl	8001114 <bomba>
		HAL_GPIO_WritePin(GPIOA, Y3, GPIO_PIN_RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	2120      	movs	r1, #32
 80009b4:	4805      	ldr	r0, [pc, #20]	; (80009cc <aguaNatural+0x50>)
 80009b6:	f003 f8c0 	bl	8003b3a <HAL_GPIO_WritePin>
		final();
 80009ba:	f001 ff25 	bl	8002808 <final>
}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	200002b8 	.word	0x200002b8
 80009c8:	08005610 	.word	0x08005610
 80009cc:	40010800 	.word	0x40010800

080009d0 <aguaQuente>:

void aguaQuente(void){
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
	pressostatoFiltro();
 80009d4:	f000 fb8c 	bl	80010f0 <pressostatoFiltro>
	if(presF == 0){
 80009d8:	4b11      	ldr	r3, [pc, #68]	; (8000a20 <aguaQuente+0x50>)
 80009da:	f993 3000 	ldrsb.w	r3, [r3]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d102      	bne.n	80009e8 <aguaQuente+0x18>
		filtroSaturado();
 80009e2:	f001 fe9d 	bl	8002720 <filtroSaturado>
		HAL_GPIO_WritePin(GPIOA, Y1, GPIO_PIN_SET);
		bomba(1);
		HAL_GPIO_WritePin(GPIOA, Y1, GPIO_PIN_RESET);
		final();
	}
}
 80009e6:	e019      	b.n	8000a1c <aguaQuente+0x4c>
		aquecer(capsula[1].temperatura);
 80009e8:	4b0e      	ldr	r3, [pc, #56]	; (8000a24 <aguaQuente+0x54>)
 80009ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ec:	4618      	mov	r0, r3
 80009ee:	f000 fbef 	bl	80011d0 <aquecer>
		limpar();
 80009f2:	f000 fa4f 	bl	8000e94 <limpar>
		escreve_string(0x80, "Preparando...");
 80009f6:	490c      	ldr	r1, [pc, #48]	; (8000a28 <aguaQuente+0x58>)
 80009f8:	2080      	movs	r0, #128	; 0x80
 80009fa:	f000 fac5 	bl	8000f88 <escreve_string>
		HAL_GPIO_WritePin(GPIOA, Y1, GPIO_PIN_SET);
 80009fe:	2201      	movs	r2, #1
 8000a00:	2108      	movs	r1, #8
 8000a02:	480a      	ldr	r0, [pc, #40]	; (8000a2c <aguaQuente+0x5c>)
 8000a04:	f003 f899 	bl	8003b3a <HAL_GPIO_WritePin>
		bomba(1);
 8000a08:	2001      	movs	r0, #1
 8000a0a:	f000 fb83 	bl	8001114 <bomba>
		HAL_GPIO_WritePin(GPIOA, Y1, GPIO_PIN_RESET);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	2108      	movs	r1, #8
 8000a12:	4806      	ldr	r0, [pc, #24]	; (8000a2c <aguaQuente+0x5c>)
 8000a14:	f003 f891 	bl	8003b3a <HAL_GPIO_WritePin>
		final();
 8000a18:	f001 fef6 	bl	8002808 <final>
}
 8000a1c:	bf00      	nop
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	200002b8 	.word	0x200002b8
 8000a24:	200002bc 	.word	0x200002bc
 8000a28:	08005610 	.word	0x08005610
 8000a2c:	40010800 	.word	0x40010800

08000a30 <aguaGelada>:

void aguaGelada(void){
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
	pressostatoFiltro();
 8000a34:	f000 fb5c 	bl	80010f0 <pressostatoFiltro>
		if(presF == 0){
 8000a38:	4b11      	ldr	r3, [pc, #68]	; (8000a80 <aguaGelada+0x50>)
 8000a3a:	f993 3000 	ldrsb.w	r3, [r3]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d102      	bne.n	8000a48 <aguaGelada+0x18>
			filtroSaturado();
 8000a42:	f001 fe6d 	bl	8002720 <filtroSaturado>
			HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_SET);
			bomba(2);
			HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_RESET);
			final();
		}
}
 8000a46:	e019      	b.n	8000a7c <aguaGelada+0x4c>
			resfriar(capsula[2].temperatura);
 8000a48:	4b0e      	ldr	r3, [pc, #56]	; (8000a84 <aguaGelada+0x54>)
 8000a4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f000 fc67 	bl	8001320 <resfriar>
			limpar();
 8000a52:	f000 fa1f 	bl	8000e94 <limpar>
			escreve_string(0x80, "Preparando...");
 8000a56:	490c      	ldr	r1, [pc, #48]	; (8000a88 <aguaGelada+0x58>)
 8000a58:	2080      	movs	r0, #128	; 0x80
 8000a5a:	f000 fa95 	bl	8000f88 <escreve_string>
			HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_SET);
 8000a5e:	2201      	movs	r2, #1
 8000a60:	2110      	movs	r1, #16
 8000a62:	480a      	ldr	r0, [pc, #40]	; (8000a8c <aguaGelada+0x5c>)
 8000a64:	f003 f869 	bl	8003b3a <HAL_GPIO_WritePin>
			bomba(2);
 8000a68:	2002      	movs	r0, #2
 8000a6a:	f000 fb53 	bl	8001114 <bomba>
			HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_RESET);
 8000a6e:	2200      	movs	r2, #0
 8000a70:	2110      	movs	r1, #16
 8000a72:	4806      	ldr	r0, [pc, #24]	; (8000a8c <aguaGelada+0x5c>)
 8000a74:	f003 f861 	bl	8003b3a <HAL_GPIO_WritePin>
			final();
 8000a78:	f001 fec6 	bl	8002808 <final>
}
 8000a7c:	bf00      	nop
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	200002b8 	.word	0x200002b8
 8000a84:	200002bc 	.word	0x200002bc
 8000a88:	08005610 	.word	0x08005610
 8000a8c:	40010800 	.word	0x40010800

08000a90 <chaGelado>:

void chaGelado(void){
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
	pressostatoFiltro();
 8000a94:	f000 fb2c 	bl	80010f0 <pressostatoFiltro>
	if(presF ==0){
 8000a98:	4b12      	ldr	r3, [pc, #72]	; (8000ae4 <chaGelado+0x54>)
 8000a9a:	f993 3000 	ldrsb.w	r3, [r3]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d102      	bne.n	8000aa8 <chaGelado+0x18>
		filtroSaturado();
 8000aa2:	f001 fe3d 	bl	8002720 <filtroSaturado>
		HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_SET);
		bomba(4);
		HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_RESET);
		final();
	}
}
 8000aa6:	e01a      	b.n	8000ade <chaGelado+0x4e>
		resfriar(capsula[4].temperatura);
 8000aa8:	4b0f      	ldr	r3, [pc, #60]	; (8000ae8 <chaGelado+0x58>)
 8000aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f000 fc36 	bl	8001320 <resfriar>
		limpar();
 8000ab4:	f000 f9ee 	bl	8000e94 <limpar>
		escreve_string(0x80, "Preparando...");
 8000ab8:	490c      	ldr	r1, [pc, #48]	; (8000aec <chaGelado+0x5c>)
 8000aba:	2080      	movs	r0, #128	; 0x80
 8000abc:	f000 fa64 	bl	8000f88 <escreve_string>
		HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_SET);
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	2110      	movs	r1, #16
 8000ac4:	480a      	ldr	r0, [pc, #40]	; (8000af0 <chaGelado+0x60>)
 8000ac6:	f003 f838 	bl	8003b3a <HAL_GPIO_WritePin>
		bomba(4);
 8000aca:	2004      	movs	r0, #4
 8000acc:	f000 fb22 	bl	8001114 <bomba>
		HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_RESET);
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	2110      	movs	r1, #16
 8000ad4:	4806      	ldr	r0, [pc, #24]	; (8000af0 <chaGelado+0x60>)
 8000ad6:	f003 f830 	bl	8003b3a <HAL_GPIO_WritePin>
		final();
 8000ada:	f001 fe95 	bl	8002808 <final>
}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	200002b8 	.word	0x200002b8
 8000ae8:	200002bc 	.word	0x200002bc
 8000aec:	08005610 	.word	0x08005610
 8000af0:	40010800 	.word	0x40010800

08000af4 <chaQuente>:

void chaQuente(void){
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
	pressostatoFiltro();
 8000af8:	f000 fafa 	bl	80010f0 <pressostatoFiltro>
	if(presF ==0){
 8000afc:	4b12      	ldr	r3, [pc, #72]	; (8000b48 <chaQuente+0x54>)
 8000afe:	f993 3000 	ldrsb.w	r3, [r3]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d102      	bne.n	8000b0c <chaQuente+0x18>
		filtroSaturado();
 8000b06:	f001 fe0b 	bl	8002720 <filtroSaturado>
		HAL_GPIO_WritePin(GPIOA, Y1, GPIO_PIN_SET);
		bomba(5);
		HAL_GPIO_WritePin(GPIOA, Y1, GPIO_PIN_RESET);
		final();
	}
}
 8000b0a:	e01a      	b.n	8000b42 <chaQuente+0x4e>
		aquecer(capsula[5].temperatura);
 8000b0c:	4b0f      	ldr	r3, [pc, #60]	; (8000b4c <chaQuente+0x58>)
 8000b0e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8000b12:	4618      	mov	r0, r3
 8000b14:	f000 fb5c 	bl	80011d0 <aquecer>
		limpar();
 8000b18:	f000 f9bc 	bl	8000e94 <limpar>
		escreve_string(0x80, "Preparando...");
 8000b1c:	490c      	ldr	r1, [pc, #48]	; (8000b50 <chaQuente+0x5c>)
 8000b1e:	2080      	movs	r0, #128	; 0x80
 8000b20:	f000 fa32 	bl	8000f88 <escreve_string>
		HAL_GPIO_WritePin(GPIOA, Y1, GPIO_PIN_SET);
 8000b24:	2201      	movs	r2, #1
 8000b26:	2108      	movs	r1, #8
 8000b28:	480a      	ldr	r0, [pc, #40]	; (8000b54 <chaQuente+0x60>)
 8000b2a:	f003 f806 	bl	8003b3a <HAL_GPIO_WritePin>
		bomba(5);
 8000b2e:	2005      	movs	r0, #5
 8000b30:	f000 faf0 	bl	8001114 <bomba>
		HAL_GPIO_WritePin(GPIOA, Y1, GPIO_PIN_RESET);
 8000b34:	2200      	movs	r2, #0
 8000b36:	2108      	movs	r1, #8
 8000b38:	4806      	ldr	r0, [pc, #24]	; (8000b54 <chaQuente+0x60>)
 8000b3a:	f002 fffe 	bl	8003b3a <HAL_GPIO_WritePin>
		final();
 8000b3e:	f001 fe63 	bl	8002808 <final>
}
 8000b42:	bf00      	nop
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	200002b8 	.word	0x200002b8
 8000b4c:	200002bc 	.word	0x200002bc
 8000b50:	08005610 	.word	0x08005610
 8000b54:	40010800 	.word	0x40010800

08000b58 <aguaComGas>:
 *  Created on: 6 de dez de 2020
 *      Author: andre
 */
#include "bebidasGaseificadas.h"

void aguaComGas(void){
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
	pressostatoFiltro();
 8000b5c:	f000 fac8 	bl	80010f0 <pressostatoFiltro>
	pressostadoCO2();
 8000b60:	f000 fd92 	bl	8001688 <pressostadoCO2>
	if(presF==0){
 8000b64:	4b12      	ldr	r3, [pc, #72]	; (8000bb0 <aguaComGas+0x58>)
 8000b66:	f993 3000 	ldrsb.w	r3, [r3]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d102      	bne.n	8000b74 <aguaComGas+0x1c>
		filtroSaturado();
 8000b6e:	f001 fdd7 	bl	8002720 <filtroSaturado>
		HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_SET);
		bombaGas(3);
		HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_RESET);
		final();
	}
}
 8000b72:	e01b      	b.n	8000bac <aguaComGas+0x54>
	}else if(presCO2 ==0){
 8000b74:	4b0f      	ldr	r3, [pc, #60]	; (8000bb4 <aguaComGas+0x5c>)
 8000b76:	f993 3000 	ldrsb.w	r3, [r3]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d102      	bne.n	8000b84 <aguaComGas+0x2c>
		CO2Saturado();
 8000b7e:	f001 fe09 	bl	8002794 <CO2Saturado>
}
 8000b82:	e013      	b.n	8000bac <aguaComGas+0x54>
		resfriar(capsula[3].temperatura);
 8000b84:	4b0c      	ldr	r3, [pc, #48]	; (8000bb8 <aguaComGas+0x60>)
 8000b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f000 fbc9 	bl	8001320 <resfriar>
		HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_SET);
 8000b8e:	2201      	movs	r2, #1
 8000b90:	2110      	movs	r1, #16
 8000b92:	480a      	ldr	r0, [pc, #40]	; (8000bbc <aguaComGas+0x64>)
 8000b94:	f002 ffd1 	bl	8003b3a <HAL_GPIO_WritePin>
		bombaGas(3);
 8000b98:	2003      	movs	r0, #3
 8000b9a:	f000 fd85 	bl	80016a8 <bombaGas>
		HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_RESET);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2110      	movs	r1, #16
 8000ba2:	4806      	ldr	r0, [pc, #24]	; (8000bbc <aguaComGas+0x64>)
 8000ba4:	f002 ffc9 	bl	8003b3a <HAL_GPIO_WritePin>
		final();
 8000ba8:	f001 fe2e 	bl	8002808 <final>
}
 8000bac:	bf00      	nop
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	200002b8 	.word	0x200002b8
 8000bb4:	200002b0 	.word	0x200002b0
 8000bb8:	200002bc 	.word	0x200002bc
 8000bbc:	40010800 	.word	0x40010800

08000bc0 <refrigerante>:



void refrigerante(void){
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
	pressostatoFiltro();
 8000bc4:	f000 fa94 	bl	80010f0 <pressostatoFiltro>
	pressostadoCO2();
 8000bc8:	f000 fd5e 	bl	8001688 <pressostadoCO2>
	if(presF==0){
 8000bcc:	4b13      	ldr	r3, [pc, #76]	; (8000c1c <refrigerante+0x5c>)
 8000bce:	f993 3000 	ldrsb.w	r3, [r3]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d102      	bne.n	8000bdc <refrigerante+0x1c>
		filtroSaturado();
 8000bd6:	f001 fda3 	bl	8002720 <filtroSaturado>
		HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_SET);
		bombaGas(6);
		HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_RESET);
		final();
	}
}
 8000bda:	e01c      	b.n	8000c16 <refrigerante+0x56>
	}else if(presCO2 ==0){
 8000bdc:	4b10      	ldr	r3, [pc, #64]	; (8000c20 <refrigerante+0x60>)
 8000bde:	f993 3000 	ldrsb.w	r3, [r3]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d102      	bne.n	8000bec <refrigerante+0x2c>
		CO2Saturado();
 8000be6:	f001 fdd5 	bl	8002794 <CO2Saturado>
}
 8000bea:	e014      	b.n	8000c16 <refrigerante+0x56>
		resfriar(capsula[6].temperatura);
 8000bec:	4b0d      	ldr	r3, [pc, #52]	; (8000c24 <refrigerante+0x64>)
 8000bee:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f000 fb94 	bl	8001320 <resfriar>
		HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_SET);
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	2110      	movs	r1, #16
 8000bfc:	480a      	ldr	r0, [pc, #40]	; (8000c28 <refrigerante+0x68>)
 8000bfe:	f002 ff9c 	bl	8003b3a <HAL_GPIO_WritePin>
		bombaGas(6);
 8000c02:	2006      	movs	r0, #6
 8000c04:	f000 fd50 	bl	80016a8 <bombaGas>
		HAL_GPIO_WritePin(GPIOA, Y2, GPIO_PIN_RESET);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	2110      	movs	r1, #16
 8000c0c:	4806      	ldr	r0, [pc, #24]	; (8000c28 <refrigerante+0x68>)
 8000c0e:	f002 ff94 	bl	8003b3a <HAL_GPIO_WritePin>
		final();
 8000c12:	f001 fdf9 	bl	8002808 <final>
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	200002b8 	.word	0x200002b8
 8000c20:	200002b0 	.word	0x200002b0
 8000c24:	200002bc 	.word	0x200002bc
 8000c28:	40010800 	.word	0x40010800

08000c2c <tempo>:
/**
 * @brief Função temporizadora
 *
 * Função de tempo necessaria para o funcionamento do lcd.
 */
void tempo(void){
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, E, GPIO_PIN_SET);//E
 8000c30:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <tempo+0x2c>)
 8000c32:	881b      	ldrh	r3, [r3, #0]
 8000c34:	2201      	movs	r2, #1
 8000c36:	4619      	mov	r1, r3
 8000c38:	4808      	ldr	r0, [pc, #32]	; (8000c5c <tempo+0x30>)
 8000c3a:	f002 ff7e 	bl	8003b3a <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8000c3e:	2005      	movs	r0, #5
 8000c40:	f001 ff3a 	bl	8002ab8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, E, GPIO_PIN_RESET);
 8000c44:	4b04      	ldr	r3, [pc, #16]	; (8000c58 <tempo+0x2c>)
 8000c46:	881b      	ldrh	r3, [r3, #0]
 8000c48:	2200      	movs	r2, #0
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4803      	ldr	r0, [pc, #12]	; (8000c5c <tempo+0x30>)
 8000c4e:	f002 ff74 	bl	8003b3a <HAL_GPIO_WritePin>
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	20000008 	.word	0x20000008
 8000c5c:	40010c00 	.word	0x40010c00

08000c60 <inicializa>:
 * Essa função é responsavel por fazer a configuração inicial do display.
 * Ele é inicializado como 16x2, sem cursor e escreve deslocando o cursor para a direita.
 * Também irá carregar as carracteres especiais criadas para a CGRAM.
 */

void inicializa (void){
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
	//Intruções de inicialização
	instrucoes(0x33);
 8000c64:	2033      	movs	r0, #51	; 0x33
 8000c66:	f000 f83d 	bl	8000ce4 <instrucoes>
	instrucoes(0x32);
 8000c6a:	2032      	movs	r0, #50	; 0x32
 8000c6c:	f000 f83a 	bl	8000ce4 <instrucoes>
	instrucoes(0x28);
 8000c70:	2028      	movs	r0, #40	; 0x28
 8000c72:	f000 f837 	bl	8000ce4 <instrucoes>
	instrucoes(0x0C);
 8000c76:	200c      	movs	r0, #12
 8000c78:	f000 f834 	bl	8000ce4 <instrucoes>

	//instruções para escrever na CGRAM
	caracteres_especiais(cg0, &cd);
 8000c7c:	4b0f      	ldr	r3, [pc, #60]	; (8000cbc <inicializa+0x5c>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	490f      	ldr	r1, [pc, #60]	; (8000cc0 <inicializa+0x60>)
 8000c82:	4618      	mov	r0, r3
 8000c84:	f000 f8e3 	bl	8000e4e <caracteres_especiais>
	caracteres_especiais(cg1, &ac);
 8000c88:	4b0e      	ldr	r3, [pc, #56]	; (8000cc4 <inicializa+0x64>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	490e      	ldr	r1, [pc, #56]	; (8000cc8 <inicializa+0x68>)
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f000 f8dd 	bl	8000e4e <caracteres_especiais>
	caracteres_especiais(cg2, &ec);
 8000c94:	4b0d      	ldr	r3, [pc, #52]	; (8000ccc <inicializa+0x6c>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	490d      	ldr	r1, [pc, #52]	; (8000cd0 <inicializa+0x70>)
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f000 f8d7 	bl	8000e4e <caracteres_especiais>
	caracteres_especiais(cg3, &at);
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <inicializa+0x74>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	490c      	ldr	r1, [pc, #48]	; (8000cd8 <inicializa+0x78>)
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f000 f8d1 	bl	8000e4e <caracteres_especiais>
	caracteres_especiais(cg4, &ot);
 8000cac:	4b0b      	ldr	r3, [pc, #44]	; (8000cdc <inicializa+0x7c>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	490b      	ldr	r1, [pc, #44]	; (8000ce0 <inicializa+0x80>)
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f000 f8cb 	bl	8000e4e <caracteres_especiais>

}
 8000cb8:	bf00      	nop
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	2000000c 	.word	0x2000000c
 8000cc0:	20000014 	.word	0x20000014
 8000cc4:	2000000d 	.word	0x2000000d
 8000cc8:	2000001c 	.word	0x2000001c
 8000ccc:	2000000e 	.word	0x2000000e
 8000cd0:	20000024 	.word	0x20000024
 8000cd4:	2000000f 	.word	0x2000000f
 8000cd8:	2000002c 	.word	0x2000002c
 8000cdc:	20000010 	.word	0x20000010
 8000ce0:	20000034 	.word	0x20000034

08000ce4 <instrucoes>:
 * Essa função aciona o modo de instução do lcd no pino RS e carrega os dados da instução.
 *
 * @param[in] hexa: char com o valor em hexadecimal da instução a ser executada.
 */

void instrucoes(char hexa){
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	71fb      	strb	r3, [r7, #7]

	int8_t conv_b[8];
	int16_t x = hexa; //converte pra inteiro
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	82fb      	strh	r3, [r7, #22]

	//converte para binario
	conversorB(hexa, &conv_b);
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	b21b      	sxth	r3, r3
 8000cf6:	f107 020c 	add.w	r2, r7, #12
 8000cfa:	4611      	mov	r1, r2
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f000 f873 	bl	8000de8 <conversorB>

	HAL_GPIO_WritePin(GPIOB, E, GPIO_PIN_RESET); //Desabilita o chip select
 8000d02:	4b32      	ldr	r3, [pc, #200]	; (8000dcc <instrucoes+0xe8>)
 8000d04:	881b      	ldrh	r3, [r3, #0]
 8000d06:	2200      	movs	r2, #0
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4831      	ldr	r0, [pc, #196]	; (8000dd0 <instrucoes+0xec>)
 8000d0c:	f002 ff15 	bl	8003b3a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, RS, GPIO_PIN_RESET); //Habilita a seleção de instrução
 8000d10:	4b30      	ldr	r3, [pc, #192]	; (8000dd4 <instrucoes+0xf0>)
 8000d12:	881b      	ldrh	r3, [r3, #0]
 8000d14:	2200      	movs	r2, #0
 8000d16:	4619      	mov	r1, r3
 8000d18:	482d      	ldr	r0, [pc, #180]	; (8000dd0 <instrucoes+0xec>)
 8000d1a:	f002 ff0e 	bl	8003b3a <HAL_GPIO_WritePin>


	// Manda para o barramento de dados os 4 primeiros bit.
	HAL_GPIO_WritePin(GPIOB, D7, conv_b[0]);
 8000d1e:	4b2e      	ldr	r3, [pc, #184]	; (8000dd8 <instrucoes+0xf4>)
 8000d20:	881b      	ldrh	r3, [r3, #0]
 8000d22:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8000d26:	b2d2      	uxtb	r2, r2
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4829      	ldr	r0, [pc, #164]	; (8000dd0 <instrucoes+0xec>)
 8000d2c:	f002 ff05 	bl	8003b3a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D6, conv_b[1]);
 8000d30:	4b2a      	ldr	r3, [pc, #168]	; (8000ddc <instrucoes+0xf8>)
 8000d32:	881b      	ldrh	r3, [r3, #0]
 8000d34:	f997 200d 	ldrsb.w	r2, [r7, #13]
 8000d38:	b2d2      	uxtb	r2, r2
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	4824      	ldr	r0, [pc, #144]	; (8000dd0 <instrucoes+0xec>)
 8000d3e:	f002 fefc 	bl	8003b3a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D5, conv_b[2]);
 8000d42:	4b27      	ldr	r3, [pc, #156]	; (8000de0 <instrucoes+0xfc>)
 8000d44:	881b      	ldrh	r3, [r3, #0]
 8000d46:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8000d4a:	b2d2      	uxtb	r2, r2
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4820      	ldr	r0, [pc, #128]	; (8000dd0 <instrucoes+0xec>)
 8000d50:	f002 fef3 	bl	8003b3a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D4, conv_b[3]);
 8000d54:	4b23      	ldr	r3, [pc, #140]	; (8000de4 <instrucoes+0x100>)
 8000d56:	881b      	ldrh	r3, [r3, #0]
 8000d58:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000d5c:	b2d2      	uxtb	r2, r2
 8000d5e:	4619      	mov	r1, r3
 8000d60:	481b      	ldr	r0, [pc, #108]	; (8000dd0 <instrucoes+0xec>)
 8000d62:	f002 feea 	bl	8003b3a <HAL_GPIO_WritePin>
	tempo();
 8000d66:	f7ff ff61 	bl	8000c2c <tempo>

	// Manda para o barramento de dados os 4 ultimos bit.
	HAL_GPIO_WritePin(GPIOB, D7, conv_b[4]);
 8000d6a:	4b1b      	ldr	r3, [pc, #108]	; (8000dd8 <instrucoes+0xf4>)
 8000d6c:	881b      	ldrh	r3, [r3, #0]
 8000d6e:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8000d72:	b2d2      	uxtb	r2, r2
 8000d74:	4619      	mov	r1, r3
 8000d76:	4816      	ldr	r0, [pc, #88]	; (8000dd0 <instrucoes+0xec>)
 8000d78:	f002 fedf 	bl	8003b3a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D6, conv_b[5]);
 8000d7c:	4b17      	ldr	r3, [pc, #92]	; (8000ddc <instrucoes+0xf8>)
 8000d7e:	881b      	ldrh	r3, [r3, #0]
 8000d80:	f997 2011 	ldrsb.w	r2, [r7, #17]
 8000d84:	b2d2      	uxtb	r2, r2
 8000d86:	4619      	mov	r1, r3
 8000d88:	4811      	ldr	r0, [pc, #68]	; (8000dd0 <instrucoes+0xec>)
 8000d8a:	f002 fed6 	bl	8003b3a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D5, conv_b[6]);
 8000d8e:	4b14      	ldr	r3, [pc, #80]	; (8000de0 <instrucoes+0xfc>)
 8000d90:	881b      	ldrh	r3, [r3, #0]
 8000d92:	f997 2012 	ldrsb.w	r2, [r7, #18]
 8000d96:	b2d2      	uxtb	r2, r2
 8000d98:	4619      	mov	r1, r3
 8000d9a:	480d      	ldr	r0, [pc, #52]	; (8000dd0 <instrucoes+0xec>)
 8000d9c:	f002 fecd 	bl	8003b3a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D4, conv_b[7]);
 8000da0:	4b10      	ldr	r3, [pc, #64]	; (8000de4 <instrucoes+0x100>)
 8000da2:	881b      	ldrh	r3, [r3, #0]
 8000da4:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8000da8:	b2d2      	uxtb	r2, r2
 8000daa:	4619      	mov	r1, r3
 8000dac:	4808      	ldr	r0, [pc, #32]	; (8000dd0 <instrucoes+0xec>)
 8000dae:	f002 fec4 	bl	8003b3a <HAL_GPIO_WritePin>
	tempo();
 8000db2:	f7ff ff3b 	bl	8000c2c <tempo>

	HAL_GPIO_WritePin(GPIOB, RS, GPIO_PIN_SET);//Habilita a seleção de dados
 8000db6:	4b07      	ldr	r3, [pc, #28]	; (8000dd4 <instrucoes+0xf0>)
 8000db8:	881b      	ldrh	r3, [r3, #0]
 8000dba:	2201      	movs	r2, #1
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4804      	ldr	r0, [pc, #16]	; (8000dd0 <instrucoes+0xec>)
 8000dc0:	f002 febb 	bl	8003b3a <HAL_GPIO_WritePin>
}
 8000dc4:	bf00      	nop
 8000dc6:	3718      	adds	r7, #24
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	20000008 	.word	0x20000008
 8000dd0:	40010c00 	.word	0x40010c00
 8000dd4:	2000000a 	.word	0x2000000a
 8000dd8:	20000006 	.word	0x20000006
 8000ddc:	20000004 	.word	0x20000004
 8000de0:	20000002 	.word	0x20000002
 8000de4:	20000000 	.word	0x20000000

08000de8 <conversorB>:
 *Essa função converte um valor inteiro para um vetor de binarios.
 *
 *@param[in] inte: unsigned int de 16 bits, contendo o valor a ser convertido.
 *@param[in] *convB: ponteiro para um unsigned int de 8 bits, que será armazenado o valor convertido.
 */
void conversorB(int16_t inte, int8_t *convB){
 8000de8:	b480      	push	{r7}
 8000dea:	b085      	sub	sp, #20
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	6039      	str	r1, [r7, #0]
 8000df2:	80fb      	strh	r3, [r7, #6]
	int16_t teste= inte;
 8000df4:	88fb      	ldrh	r3, [r7, #6]
 8000df6:	81bb      	strh	r3, [r7, #12]
	for (int16_t i=7; i>= 0 ; i --){
 8000df8:	2307      	movs	r3, #7
 8000dfa:	81fb      	strh	r3, [r7, #14]
 8000dfc:	e01e      	b.n	8000e3c <conversorB+0x54>
		if((inte % 2)==0 )convB[i]=0;
 8000dfe:	88fb      	ldrh	r3, [r7, #6]
 8000e00:	f003 0301 	and.w	r3, r3, #1
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d106      	bne.n	8000e18 <conversorB+0x30>
 8000e0a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e0e:	683a      	ldr	r2, [r7, #0]
 8000e10:	4413      	add	r3, r2
 8000e12:	2200      	movs	r2, #0
 8000e14:	701a      	strb	r2, [r3, #0]
 8000e16:	e005      	b.n	8000e24 <conversorB+0x3c>
		else convB[i]=1;
 8000e18:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e1c:	683a      	ldr	r2, [r7, #0]
 8000e1e:	4413      	add	r3, r2
 8000e20:	2201      	movs	r2, #1
 8000e22:	701a      	strb	r2, [r3, #0]
		inte=inte/2;
 8000e24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e28:	0fda      	lsrs	r2, r3, #31
 8000e2a:	4413      	add	r3, r2
 8000e2c:	105b      	asrs	r3, r3, #1
 8000e2e:	80fb      	strh	r3, [r7, #6]
	for (int16_t i=7; i>= 0 ; i --){
 8000e30:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	3b01      	subs	r3, #1
 8000e38:	b29b      	uxth	r3, r3
 8000e3a:	81fb      	strh	r3, [r7, #14]
 8000e3c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	dadc      	bge.n	8000dfe <conversorB+0x16>
	}
}
 8000e44:	bf00      	nop
 8000e46:	3714      	adds	r7, #20
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bc80      	pop	{r7}
 8000e4c:	4770      	bx	lr

08000e4e <caracteres_especiais>:
 * Chama a função que para armazenar os 8 bytes do caractere.
 *
 * param[in]posicao: char contendo o endereço que deve ser gravado os dados.
 * param[in]caracter: char contendo o desenho da caractere
 */
void caracteres_especiais(char posicao, char *caracter){
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b084      	sub	sp, #16
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	4603      	mov	r3, r0
 8000e56:	6039      	str	r1, [r7, #0]
 8000e58:	71fb      	strb	r3, [r7, #7]

	instrucoes(posicao); //manda o endereço para as instruções iniciarem a CGRAM
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff ff41 	bl	8000ce4 <instrucoes>


	for(int8_t i=0; i < 8 ;i++){
 8000e62:	2300      	movs	r3, #0
 8000e64:	73fb      	strb	r3, [r7, #15]
 8000e66:	e00d      	b.n	8000e84 <caracteres_especiais+0x36>
		escreve_char(caracter[i]);
 8000e68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e6c:	683a      	ldr	r2, [r7, #0]
 8000e6e:	4413      	add	r3, r2
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	4618      	mov	r0, r3
 8000e74:	f000 f816 	bl	8000ea4 <escreve_char>
	for(int8_t i=0; i < 8 ;i++){
 8000e78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	3301      	adds	r3, #1
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	73fb      	strb	r3, [r7, #15]
 8000e84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e88:	2b07      	cmp	r3, #7
 8000e8a:	dded      	ble.n	8000e68 <caracteres_especiais+0x1a>
	}
}
 8000e8c:	bf00      	nop
 8000e8e:	3710      	adds	r7, #16
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <limpar>:
/**
 *@brief Limpa o display
 *
 *Essa função limpa a tela do display.
 */
void limpar(void){
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
	instrucoes(0x01);
 8000e98:	2001      	movs	r0, #1
 8000e9a:	f7ff ff23 	bl	8000ce4 <instrucoes>
}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
	...

08000ea4 <escreve_char>:
 *
 *	Essa função escreve o valor do texto enviado no display
 *
 *	@param[in] texto: char contendo o texto que devera ser escrito no display.
 */
void escreve_char(char texto){
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]


	int8_t bin[8];
	int16_t inte;
	inte = texto;
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	82fb      	strh	r3, [r7, #22]
	conversorB(inte, &bin);
 8000eb2:	f107 020c 	add.w	r2, r7, #12
 8000eb6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000eba:	4611      	mov	r1, r2
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff ff93 	bl	8000de8 <conversorB>


	HAL_GPIO_WritePin(GPIOB, RS, GPIO_PIN_SET); //Habilita a seleção de DADOS
 8000ec2:	4b2b      	ldr	r3, [pc, #172]	; (8000f70 <escreve_char+0xcc>)
 8000ec4:	881b      	ldrh	r3, [r3, #0]
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	4619      	mov	r1, r3
 8000eca:	482a      	ldr	r0, [pc, #168]	; (8000f74 <escreve_char+0xd0>)
 8000ecc:	f002 fe35 	bl	8003b3a <HAL_GPIO_WritePin>

		// Manda para o barramento de dados os 4 primeiros bit.
	HAL_GPIO_WritePin(GPIOB, D7, bin[0]);
 8000ed0:	4b29      	ldr	r3, [pc, #164]	; (8000f78 <escreve_char+0xd4>)
 8000ed2:	881b      	ldrh	r3, [r3, #0]
 8000ed4:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8000ed8:	b2d2      	uxtb	r2, r2
 8000eda:	4619      	mov	r1, r3
 8000edc:	4825      	ldr	r0, [pc, #148]	; (8000f74 <escreve_char+0xd0>)
 8000ede:	f002 fe2c 	bl	8003b3a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D6, bin[1]);
 8000ee2:	4b26      	ldr	r3, [pc, #152]	; (8000f7c <escreve_char+0xd8>)
 8000ee4:	881b      	ldrh	r3, [r3, #0]
 8000ee6:	f997 200d 	ldrsb.w	r2, [r7, #13]
 8000eea:	b2d2      	uxtb	r2, r2
 8000eec:	4619      	mov	r1, r3
 8000eee:	4821      	ldr	r0, [pc, #132]	; (8000f74 <escreve_char+0xd0>)
 8000ef0:	f002 fe23 	bl	8003b3a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D5, bin[2]);
 8000ef4:	4b22      	ldr	r3, [pc, #136]	; (8000f80 <escreve_char+0xdc>)
 8000ef6:	881b      	ldrh	r3, [r3, #0]
 8000ef8:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8000efc:	b2d2      	uxtb	r2, r2
 8000efe:	4619      	mov	r1, r3
 8000f00:	481c      	ldr	r0, [pc, #112]	; (8000f74 <escreve_char+0xd0>)
 8000f02:	f002 fe1a 	bl	8003b3a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D4, bin[3]);
 8000f06:	4b1f      	ldr	r3, [pc, #124]	; (8000f84 <escreve_char+0xe0>)
 8000f08:	881b      	ldrh	r3, [r3, #0]
 8000f0a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000f0e:	b2d2      	uxtb	r2, r2
 8000f10:	4619      	mov	r1, r3
 8000f12:	4818      	ldr	r0, [pc, #96]	; (8000f74 <escreve_char+0xd0>)
 8000f14:	f002 fe11 	bl	8003b3a <HAL_GPIO_WritePin>
	tempo();
 8000f18:	f7ff fe88 	bl	8000c2c <tempo>

			// Manda para o barramento de dados os 4 ultimos bit.
	HAL_GPIO_WritePin(GPIOB, D7, bin[4]);
 8000f1c:	4b16      	ldr	r3, [pc, #88]	; (8000f78 <escreve_char+0xd4>)
 8000f1e:	881b      	ldrh	r3, [r3, #0]
 8000f20:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8000f24:	b2d2      	uxtb	r2, r2
 8000f26:	4619      	mov	r1, r3
 8000f28:	4812      	ldr	r0, [pc, #72]	; (8000f74 <escreve_char+0xd0>)
 8000f2a:	f002 fe06 	bl	8003b3a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D6, bin[5]);
 8000f2e:	4b13      	ldr	r3, [pc, #76]	; (8000f7c <escreve_char+0xd8>)
 8000f30:	881b      	ldrh	r3, [r3, #0]
 8000f32:	f997 2011 	ldrsb.w	r2, [r7, #17]
 8000f36:	b2d2      	uxtb	r2, r2
 8000f38:	4619      	mov	r1, r3
 8000f3a:	480e      	ldr	r0, [pc, #56]	; (8000f74 <escreve_char+0xd0>)
 8000f3c:	f002 fdfd 	bl	8003b3a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D5, bin[6]);
 8000f40:	4b0f      	ldr	r3, [pc, #60]	; (8000f80 <escreve_char+0xdc>)
 8000f42:	881b      	ldrh	r3, [r3, #0]
 8000f44:	f997 2012 	ldrsb.w	r2, [r7, #18]
 8000f48:	b2d2      	uxtb	r2, r2
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4809      	ldr	r0, [pc, #36]	; (8000f74 <escreve_char+0xd0>)
 8000f4e:	f002 fdf4 	bl	8003b3a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, D4, bin[7]);
 8000f52:	4b0c      	ldr	r3, [pc, #48]	; (8000f84 <escreve_char+0xe0>)
 8000f54:	881b      	ldrh	r3, [r3, #0]
 8000f56:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8000f5a:	b2d2      	uxtb	r2, r2
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4805      	ldr	r0, [pc, #20]	; (8000f74 <escreve_char+0xd0>)
 8000f60:	f002 fdeb 	bl	8003b3a <HAL_GPIO_WritePin>
	tempo();
 8000f64:	f7ff fe62 	bl	8000c2c <tempo>


}
 8000f68:	bf00      	nop
 8000f6a:	3718      	adds	r7, #24
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	2000000a 	.word	0x2000000a
 8000f74:	40010c00 	.word	0x40010c00
 8000f78:	20000006 	.word	0x20000006
 8000f7c:	20000004 	.word	0x20000004
 8000f80:	20000002 	.word	0x20000002
 8000f84:	20000000 	.word	0x20000000

08000f88 <escreve_string>:
 *	Essa função ira gerenciar a escria de uma string no display.
 *
 *	@param[in] posicao: char contendo a posição que deve ser escrita no display
 *	@param[in] *texto: ponteiro para um vetor de char contendo a string que deve ser escrita no display.
 */
void escreve_string(char posicao, char *texto){
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	6039      	str	r1, [r7, #0]
 8000f92:	71fb      	strb	r3, [r7, #7]
	uint16_t i=0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	81fb      	strh	r3, [r7, #14]
	uint8_t tes = 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	737b      	strb	r3, [r7, #13]
	instrucoes(posicao);
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff fea0 	bl	8000ce4 <instrucoes>

	while(i < 17 & texto[i] != '\0'){
 8000fa4:	e053      	b.n	800104e <escreve_string+0xc6>

		if(texto[i] == 195){
 8000fa6:	89fb      	ldrh	r3, [r7, #14]
 8000fa8:	683a      	ldr	r2, [r7, #0]
 8000faa:	4413      	add	r3, r2
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	2bc3      	cmp	r3, #195	; 0xc3
 8000fb0:	d143      	bne.n	800103a <escreve_string+0xb2>
			if(texto[i+1] == 167){
 8000fb2:	89fb      	ldrh	r3, [r7, #14]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	4413      	add	r3, r2
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2ba7      	cmp	r3, #167	; 0xa7
 8000fbe:	d105      	bne.n	8000fcc <escreve_string+0x44>
				texto[i+1]=0;
 8000fc0:	89fb      	ldrh	r3, [r7, #14]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	683a      	ldr	r2, [r7, #0]
 8000fc6:	4413      	add	r3, r2
 8000fc8:	2200      	movs	r2, #0
 8000fca:	701a      	strb	r2, [r3, #0]
			}
			if(texto[i+1] == 161){
 8000fcc:	89fb      	ldrh	r3, [r7, #14]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	683a      	ldr	r2, [r7, #0]
 8000fd2:	4413      	add	r3, r2
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2ba1      	cmp	r3, #161	; 0xa1
 8000fd8:	d105      	bne.n	8000fe6 <escreve_string+0x5e>
				texto[i+1]=1;
 8000fda:	89fb      	ldrh	r3, [r7, #14]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	683a      	ldr	r2, [r7, #0]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	701a      	strb	r2, [r3, #0]
			}
			if(texto[i+1] == 169){
 8000fe6:	89fb      	ldrh	r3, [r7, #14]
 8000fe8:	3301      	adds	r3, #1
 8000fea:	683a      	ldr	r2, [r7, #0]
 8000fec:	4413      	add	r3, r2
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2ba9      	cmp	r3, #169	; 0xa9
 8000ff2:	d105      	bne.n	8001000 <escreve_string+0x78>
				texto[i+1]=2;
 8000ff4:	89fb      	ldrh	r3, [r7, #14]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	683a      	ldr	r2, [r7, #0]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	2202      	movs	r2, #2
 8000ffe:	701a      	strb	r2, [r3, #0]
			}
			if(texto[i+1] == 163){
 8001000:	89fb      	ldrh	r3, [r7, #14]
 8001002:	3301      	adds	r3, #1
 8001004:	683a      	ldr	r2, [r7, #0]
 8001006:	4413      	add	r3, r2
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	2ba3      	cmp	r3, #163	; 0xa3
 800100c:	d105      	bne.n	800101a <escreve_string+0x92>
				texto[i+1]=3;
 800100e:	89fb      	ldrh	r3, [r7, #14]
 8001010:	3301      	adds	r3, #1
 8001012:	683a      	ldr	r2, [r7, #0]
 8001014:	4413      	add	r3, r2
 8001016:	2203      	movs	r2, #3
 8001018:	701a      	strb	r2, [r3, #0]
			}
			if(texto[i+1] == 181){
 800101a:	89fb      	ldrh	r3, [r7, #14]
 800101c:	3301      	adds	r3, #1
 800101e:	683a      	ldr	r2, [r7, #0]
 8001020:	4413      	add	r3, r2
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2bb5      	cmp	r3, #181	; 0xb5
 8001026:	d105      	bne.n	8001034 <escreve_string+0xac>
				texto[i+1]=4;
 8001028:	89fb      	ldrh	r3, [r7, #14]
 800102a:	3301      	adds	r3, #1
 800102c:	683a      	ldr	r2, [r7, #0]
 800102e:	4413      	add	r3, r2
 8001030:	2204      	movs	r2, #4
 8001032:	701a      	strb	r2, [r3, #0]
			}
			i++;
 8001034:	89fb      	ldrh	r3, [r7, #14]
 8001036:	3301      	adds	r3, #1
 8001038:	81fb      	strh	r3, [r7, #14]
		}
		escreve_char(texto[i]);
 800103a:	89fb      	ldrh	r3, [r7, #14]
 800103c:	683a      	ldr	r2, [r7, #0]
 800103e:	4413      	add	r3, r2
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff ff2e 	bl	8000ea4 <escreve_char>
		i++;
 8001048:	89fb      	ldrh	r3, [r7, #14]
 800104a:	3301      	adds	r3, #1
 800104c:	81fb      	strh	r3, [r7, #14]
	while(i < 17 & texto[i] != '\0'){
 800104e:	89fb      	ldrh	r3, [r7, #14]
 8001050:	2b10      	cmp	r3, #16
 8001052:	bf94      	ite	ls
 8001054:	2301      	movls	r3, #1
 8001056:	2300      	movhi	r3, #0
 8001058:	b2da      	uxtb	r2, r3
 800105a:	89fb      	ldrh	r3, [r7, #14]
 800105c:	6839      	ldr	r1, [r7, #0]
 800105e:	440b      	add	r3, r1
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	2b00      	cmp	r3, #0
 8001064:	bf14      	ite	ne
 8001066:	2301      	movne	r3, #1
 8001068:	2300      	moveq	r3, #0
 800106a:	b2db      	uxtb	r3, r3
 800106c:	4013      	ands	r3, r2
 800106e:	b2db      	uxtb	r3, r3
 8001070:	2b00      	cmp	r3, #0
 8001072:	d198      	bne.n	8000fa6 <escreve_string+0x1e>
	}
}
 8001074:	bf00      	nop
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <variaveis>:

void variaveis (char posicao, int32_t valor){
 800107c:	b580      	push	{r7, lr}
 800107e:	b088      	sub	sp, #32
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	6039      	str	r1, [r7, #0]
 8001086:	71fb      	strb	r3, [r7, #7]
	uint16_t i=0;
 8001088:	2300      	movs	r3, #0
 800108a:	83fb      	strh	r3, [r7, #30]
	char texto[17];

	itoa(valor, texto, 10);
 800108c:	f107 030c 	add.w	r3, r7, #12
 8001090:	220a      	movs	r2, #10
 8001092:	4619      	mov	r1, r3
 8001094:	6838      	ldr	r0, [r7, #0]
 8001096:	f004 f9ab 	bl	80053f0 <itoa>

	instrucoes(posicao);
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff fe21 	bl	8000ce4 <instrucoes>

	while (i<17 & texto[i] != '\0'){
 80010a2:	e00b      	b.n	80010bc <variaveis+0x40>
		escreve_char(texto[i]);
 80010a4:	8bfb      	ldrh	r3, [r7, #30]
 80010a6:	f107 0220 	add.w	r2, r7, #32
 80010aa:	4413      	add	r3, r2
 80010ac:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff fef7 	bl	8000ea4 <escreve_char>
		i++;
 80010b6:	8bfb      	ldrh	r3, [r7, #30]
 80010b8:	3301      	adds	r3, #1
 80010ba:	83fb      	strh	r3, [r7, #30]
	while (i<17 & texto[i] != '\0'){
 80010bc:	8bfb      	ldrh	r3, [r7, #30]
 80010be:	2b10      	cmp	r3, #16
 80010c0:	bf94      	ite	ls
 80010c2:	2301      	movls	r3, #1
 80010c4:	2300      	movhi	r3, #0
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	8bfb      	ldrh	r3, [r7, #30]
 80010ca:	f107 0120 	add.w	r1, r7, #32
 80010ce:	440b      	add	r3, r1
 80010d0:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	bf14      	ite	ne
 80010d8:	2301      	movne	r3, #1
 80010da:	2300      	moveq	r3, #0
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	4013      	ands	r3, r2
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d1de      	bne.n	80010a4 <variaveis+0x28>
	}
}
 80010e6:	bf00      	nop
 80010e8:	3720      	adds	r7, #32
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <pressostatoFiltro>:
 *      Author: andre
 */
#include "funcoes.h"


void pressostatoFiltro(void){
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
	presF= HAL_GPIO_ReadPin(GPIOB, P1);
 80010f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010f8:	4804      	ldr	r0, [pc, #16]	; (800110c <pressostatoFiltro+0x1c>)
 80010fa:	f002 fd07 	bl	8003b0c <HAL_GPIO_ReadPin>
 80010fe:	4603      	mov	r3, r0
 8001100:	b25a      	sxtb	r2, r3
 8001102:	4b03      	ldr	r3, [pc, #12]	; (8001110 <pressostatoFiltro+0x20>)
 8001104:	701a      	strb	r2, [r3, #0]
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40010c00 	.word	0x40010c00
 8001110:	200002b8 	.word	0x200002b8

08001114 <bomba>:

//bebidas sem gas
void bomba(int8_t tipo){
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	71fb      	strb	r3, [r7, #7]
	int16_t i;
	int16_t contador = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	81bb      	strh	r3, [r7, #12]

		HAL_GPIO_WritePin(GPIOB, SAIDA, GPIO_PIN_SET);
 8001122:	2201      	movs	r2, #1
 8001124:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001128:	4826      	ldr	r0, [pc, #152]	; (80011c4 <bomba+0xb0>)
 800112a:	f002 fd06 	bl	8003b3a <HAL_GPIO_WritePin>
		for(i=0; i < 200; i++){// aceleração
 800112e:	2300      	movs	r3, #0
 8001130:	81fb      	strh	r3, [r7, #14]
 8001132:	e011      	b.n	8001158 <bomba+0x44>
			TIM2->CCR1 = contador;
 8001134:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001138:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800113c:	6353      	str	r3, [r2, #52]	; 0x34
			contador +=10;
 800113e:	89bb      	ldrh	r3, [r7, #12]
 8001140:	330a      	adds	r3, #10
 8001142:	b29b      	uxth	r3, r3
 8001144:	81bb      	strh	r3, [r7, #12]
			HAL_Delay(1);
 8001146:	2001      	movs	r0, #1
 8001148:	f001 fcb6 	bl	8002ab8 <HAL_Delay>
		for(i=0; i < 200; i++){// aceleração
 800114c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001150:	b29b      	uxth	r3, r3
 8001152:	3301      	adds	r3, #1
 8001154:	b29b      	uxth	r3, r3
 8001156:	81fb      	strh	r3, [r7, #14]
 8001158:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800115c:	2bc7      	cmp	r3, #199	; 0xc7
 800115e:	dde9      	ble.n	8001134 <bomba+0x20>
		}
		HAL_Delay(capsula[tipo].tempo);
 8001160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001164:	4a18      	ldr	r2, [pc, #96]	; (80011c8 <bomba+0xb4>)
 8001166:	015b      	lsls	r3, r3, #5
 8001168:	4413      	add	r3, r2
 800116a:	3314      	adds	r3, #20
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fbe4 	bl	800093c <__aeabi_f2uiz>
 8001174:	4603      	mov	r3, r0
 8001176:	4618      	mov	r0, r3
 8001178:	f001 fc9e 	bl	8002ab8 <HAL_Delay>
		for(i=0; i<250;i++){
 800117c:	2300      	movs	r3, #0
 800117e:	81fb      	strh	r3, [r7, #14]
 8001180:	e011      	b.n	80011a6 <bomba+0x92>
			TIM2->CCR1 = contador;
 8001182:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001186:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800118a:	6353      	str	r3, [r2, #52]	; 0x34
			contador -=8;
 800118c:	89bb      	ldrh	r3, [r7, #12]
 800118e:	3b08      	subs	r3, #8
 8001190:	b29b      	uxth	r3, r3
 8001192:	81bb      	strh	r3, [r7, #12]
			HAL_Delay(1);
 8001194:	2001      	movs	r0, #1
 8001196:	f001 fc8f 	bl	8002ab8 <HAL_Delay>
		for(i=0; i<250;i++){
 800119a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800119e:	b29b      	uxth	r3, r3
 80011a0:	3301      	adds	r3, #1
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	81fb      	strh	r3, [r7, #14]
 80011a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011aa:	2bf9      	cmp	r3, #249	; 0xf9
 80011ac:	dde9      	ble.n	8001182 <bomba+0x6e>
		}
		HAL_GPIO_WritePin(GPIOB, SAIDA, GPIO_PIN_RESET);
 80011ae:	2200      	movs	r2, #0
 80011b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011b4:	4803      	ldr	r0, [pc, #12]	; (80011c4 <bomba+0xb0>)
 80011b6:	f002 fcc0 	bl	8003b3a <HAL_GPIO_WritePin>
}
 80011ba:	bf00      	nop
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40010c00 	.word	0x40010c00
 80011c8:	200002bc 	.word	0x200002bc
 80011cc:	00000000 	.word	0x00000000

080011d0 <aquecer>:

void aquecer(int32_t temperatura){
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	b08b      	sub	sp, #44	; 0x2c
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
	int8_t i, j;
	int32_t adc1, t1=0, t1f=0, erro;
 80011d8:	2300      	movs	r3, #0
 80011da:	61fb      	str	r3, [r7, #28]
 80011dc:	2300      	movs	r3, #0
 80011de:	61bb      	str	r3, [r7, #24]
	int32_t pwm = 500, kp =27;
 80011e0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011e4:	617b      	str	r3, [r7, #20]
 80011e6:	231b      	movs	r3, #27
 80011e8:	613b      	str	r3, [r7, #16]
	aquecendo();
 80011ea:	f001 f88d 	bl	8002308 <aquecendo>
	do{
		for(i=0; i<4; i++){
 80011ee:	2300      	movs	r3, #0
 80011f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80011f4:	e034      	b.n	8001260 <aquecer+0x90>
			HAL_ADC_Start_DMA(&hadc1, adcData, NUMBER_OF_CONVERSION);
 80011f6:	2210      	movs	r2, #16
 80011f8:	4943      	ldr	r1, [pc, #268]	; (8001308 <aquecer+0x138>)
 80011fa:	4844      	ldr	r0, [pc, #272]	; (800130c <aquecer+0x13c>)
 80011fc:	f001 fd56 	bl	8002cac <HAL_ADC_Start_DMA>
			while(!flag);
 8001200:	bf00      	nop
 8001202:	4b43      	ldr	r3, [pc, #268]	; (8001310 <aquecer+0x140>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d0fb      	beq.n	8001202 <aquecer+0x32>
			flag = 1;
 800120a:	4b41      	ldr	r3, [pc, #260]	; (8001310 <aquecer+0x140>)
 800120c:	2201      	movs	r2, #1
 800120e:	701a      	strb	r2, [r3, #0]
			adc1=0;
 8001210:	2300      	movs	r3, #0
 8001212:	623b      	str	r3, [r7, #32]
			for(j=0; j <NUMBER_OF_CONVERSION/2; j++){
 8001214:	2300      	movs	r3, #0
 8001216:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800121a:	e00e      	b.n	800123a <aquecer+0x6a>
				adc1+= adcData[i];
 800121c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001220:	4a39      	ldr	r2, [pc, #228]	; (8001308 <aquecer+0x138>)
 8001222:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001226:	6a3b      	ldr	r3, [r7, #32]
 8001228:	4413      	add	r3, r2
 800122a:	623b      	str	r3, [r7, #32]
			for(j=0; j <NUMBER_OF_CONVERSION/2; j++){
 800122c:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001230:	b2db      	uxtb	r3, r3
 8001232:	3301      	adds	r3, #1
 8001234:	b2db      	uxtb	r3, r3
 8001236:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800123a:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 800123e:	2b07      	cmp	r3, #7
 8001240:	ddec      	ble.n	800121c <aquecer+0x4c>
			}
			adc1/= (NUMBER_OF_CONVERSION/2);
 8001242:	6a3b      	ldr	r3, [r7, #32]
 8001244:	2b00      	cmp	r3, #0
 8001246:	da00      	bge.n	800124a <aquecer+0x7a>
 8001248:	3307      	adds	r3, #7
 800124a:	10db      	asrs	r3, r3, #3
 800124c:	623b      	str	r3, [r7, #32]
			t1=adc1;
 800124e:	6a3b      	ldr	r3, [r7, #32]
 8001250:	61fb      	str	r3, [r7, #28]
		for(i=0; i<4; i++){
 8001252:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001256:	b2db      	uxtb	r3, r3
 8001258:	3301      	adds	r3, #1
 800125a:	b2db      	uxtb	r3, r3
 800125c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001260:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001264:	2b03      	cmp	r3, #3
 8001266:	ddc6      	ble.n	80011f6 <aquecer+0x26>
		}
		t1 /= 4;
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	2b00      	cmp	r3, #0
 800126c:	da00      	bge.n	8001270 <aquecer+0xa0>
 800126e:	3303      	adds	r3, #3
 8001270:	109b      	asrs	r3, r3, #2
 8001272:	61fb      	str	r3, [r7, #28]
		t1f = t1*graus+5;
 8001274:	69f8      	ldr	r0, [r7, #28]
 8001276:	f7ff f8bd 	bl	80003f4 <__aeabi_i2d>
 800127a:	a321      	add	r3, pc, #132	; (adr r3, 8001300 <aquecer+0x130>)
 800127c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001280:	f7ff f922 	bl	80004c8 <__aeabi_dmul>
 8001284:	4603      	mov	r3, r0
 8001286:	460c      	mov	r4, r1
 8001288:	4618      	mov	r0, r3
 800128a:	4621      	mov	r1, r4
 800128c:	f04f 0200 	mov.w	r2, #0
 8001290:	4b20      	ldr	r3, [pc, #128]	; (8001314 <aquecer+0x144>)
 8001292:	f7fe ff63 	bl	800015c <__adddf3>
 8001296:	4603      	mov	r3, r0
 8001298:	460c      	mov	r4, r1
 800129a:	4618      	mov	r0, r3
 800129c:	4621      	mov	r1, r4
 800129e:	f7ff fb25 	bl	80008ec <__aeabi_d2iz>
 80012a2:	4603      	mov	r3, r0
 80012a4:	61bb      	str	r3, [r7, #24]
		if(t1f>100)t1f = 100;
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	2b64      	cmp	r3, #100	; 0x64
 80012aa:	dd01      	ble.n	80012b0 <aquecer+0xe0>
 80012ac:	2364      	movs	r3, #100	; 0x64
 80012ae:	61bb      	str	r3, [r7, #24]
		variaveis(0xCD, t1f);
 80012b0:	69b9      	ldr	r1, [r7, #24]
 80012b2:	20cd      	movs	r0, #205	; 0xcd
 80012b4:	f7ff fee2 	bl	800107c <variaveis>
		erro = temperatura - t1f;
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	60fb      	str	r3, [r7, #12]
		if(erro > 0){
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	dd08      	ble.n	80012d8 <aquecer+0x108>
			TIM2->CCR2 = pwm+(erro*kp);
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	fb02 f203 	mul.w	r2, r2, r3
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	441a      	add	r2, r3
 80012d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012d6:	639a      	str	r2, [r3, #56]	; 0x38
		}
		HAL_Delay(50);
 80012d8:	2032      	movs	r0, #50	; 0x32
 80012da:	f001 fbed 	bl	8002ab8 <HAL_Delay>
	}while(t1f < temperatura);
 80012de:	69ba      	ldr	r2, [r7, #24]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	429a      	cmp	r2, r3
 80012e4:	db83      	blt.n	80011ee <aquecer+0x1e>
	TIM2->CCR2 =0; //???
 80012e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012ea:	2200      	movs	r2, #0
 80012ec:	639a      	str	r2, [r3, #56]	; 0x38
	aquecido = 1;
 80012ee:	4b0a      	ldr	r3, [pc, #40]	; (8001318 <aquecer+0x148>)
 80012f0:	2201      	movs	r2, #1
 80012f2:	701a      	strb	r2, [r3, #0]
}
 80012f4:	bf00      	nop
 80012f6:	372c      	adds	r7, #44	; 0x2c
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd90      	pop	{r4, r7, pc}
 80012fc:	f3af 8000 	nop.w
 8001300:	14a14a15 	.word	0x14a14a15
 8001304:	3fc4a14a 	.word	0x3fc4a14a
 8001308:	200003c0 	.word	0x200003c0
 800130c:	20000238 	.word	0x20000238
 8001310:	20000236 	.word	0x20000236
 8001314:	40140000 	.word	0x40140000
 8001318:	20000235 	.word	0x20000235
 800131c:	00000000 	.word	0x00000000

08001320 <resfriar>:

void resfriar(int32_t temperatura){
 8001320:	b590      	push	{r4, r7, lr}
 8001322:	b08b      	sub	sp, #44	; 0x2c
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
	int8_t i, j;
	int32_t adc2, t2, t2f, erro;
	int32_t pwm = 50, kp =4;
 8001328:	2332      	movs	r3, #50	; 0x32
 800132a:	617b      	str	r3, [r7, #20]
 800132c:	2304      	movs	r3, #4
 800132e:	613b      	str	r3, [r7, #16]
	resfriando();
 8001330:	f000 fffc 	bl	800232c <resfriando>
	do{
		for(i=0; i<4; i++){
 8001334:	2300      	movs	r3, #0
 8001336:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800133a:	e035      	b.n	80013a8 <resfriar+0x88>
			HAL_ADC_Start_DMA(&hadc1, adcData, NUMBER_OF_CONVERSION);
 800133c:	2210      	movs	r2, #16
 800133e:	4944      	ldr	r1, [pc, #272]	; (8001450 <resfriar+0x130>)
 8001340:	4844      	ldr	r0, [pc, #272]	; (8001454 <resfriar+0x134>)
 8001342:	f001 fcb3 	bl	8002cac <HAL_ADC_Start_DMA>
			while(!flag);
 8001346:	bf00      	nop
 8001348:	4b43      	ldr	r3, [pc, #268]	; (8001458 <resfriar+0x138>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0fb      	beq.n	8001348 <resfriar+0x28>
			flag = 1;
 8001350:	4b41      	ldr	r3, [pc, #260]	; (8001458 <resfriar+0x138>)
 8001352:	2201      	movs	r2, #1
 8001354:	701a      	strb	r2, [r3, #0]
			adc2=0;
 8001356:	2300      	movs	r3, #0
 8001358:	623b      	str	r3, [r7, #32]
			for(j=0; j <NUMBER_OF_CONVERSION/2; j++){
 800135a:	2300      	movs	r3, #0
 800135c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001360:	e00f      	b.n	8001382 <resfriar+0x62>
				adc2+= adcData[i+8];
 8001362:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001366:	3308      	adds	r3, #8
 8001368:	4a39      	ldr	r2, [pc, #228]	; (8001450 <resfriar+0x130>)
 800136a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800136e:	6a3b      	ldr	r3, [r7, #32]
 8001370:	4413      	add	r3, r2
 8001372:	623b      	str	r3, [r7, #32]
			for(j=0; j <NUMBER_OF_CONVERSION/2; j++){
 8001374:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001378:	b2db      	uxtb	r3, r3
 800137a:	3301      	adds	r3, #1
 800137c:	b2db      	uxtb	r3, r3
 800137e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001382:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001386:	2b07      	cmp	r3, #7
 8001388:	ddeb      	ble.n	8001362 <resfriar+0x42>
			}
			adc2/= (NUMBER_OF_CONVERSION/2);
 800138a:	6a3b      	ldr	r3, [r7, #32]
 800138c:	2b00      	cmp	r3, #0
 800138e:	da00      	bge.n	8001392 <resfriar+0x72>
 8001390:	3307      	adds	r3, #7
 8001392:	10db      	asrs	r3, r3, #3
 8001394:	623b      	str	r3, [r7, #32]
			t2=adc2;
 8001396:	6a3b      	ldr	r3, [r7, #32]
 8001398:	61fb      	str	r3, [r7, #28]
		for(i=0; i<4; i++){
 800139a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	3301      	adds	r3, #1
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80013a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80013ac:	2b03      	cmp	r3, #3
 80013ae:	ddc5      	ble.n	800133c <resfriar+0x1c>
		}
		t2 /= 4;
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	da00      	bge.n	80013b8 <resfriar+0x98>
 80013b6:	3303      	adds	r3, #3
 80013b8:	109b      	asrs	r3, r3, #2
 80013ba:	61fb      	str	r3, [r7, #28]
		t2f = t2*graus+5; //testar o maximo
 80013bc:	69f8      	ldr	r0, [r7, #28]
 80013be:	f7ff f819 	bl	80003f4 <__aeabi_i2d>
 80013c2:	a321      	add	r3, pc, #132	; (adr r3, 8001448 <resfriar+0x128>)
 80013c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c8:	f7ff f87e 	bl	80004c8 <__aeabi_dmul>
 80013cc:	4603      	mov	r3, r0
 80013ce:	460c      	mov	r4, r1
 80013d0:	4618      	mov	r0, r3
 80013d2:	4621      	mov	r1, r4
 80013d4:	f04f 0200 	mov.w	r2, #0
 80013d8:	4b20      	ldr	r3, [pc, #128]	; (800145c <resfriar+0x13c>)
 80013da:	f7fe febf 	bl	800015c <__adddf3>
 80013de:	4603      	mov	r3, r0
 80013e0:	460c      	mov	r4, r1
 80013e2:	4618      	mov	r0, r3
 80013e4:	4621      	mov	r1, r4
 80013e6:	f7ff fa81 	bl	80008ec <__aeabi_d2iz>
 80013ea:	4603      	mov	r3, r0
 80013ec:	61bb      	str	r3, [r7, #24]
		if(t2f>50)t2f = 50;
 80013ee:	69bb      	ldr	r3, [r7, #24]
 80013f0:	2b32      	cmp	r3, #50	; 0x32
 80013f2:	dd01      	ble.n	80013f8 <resfriar+0xd8>
 80013f4:	2332      	movs	r3, #50	; 0x32
 80013f6:	61bb      	str	r3, [r7, #24]
		variaveis(0xCD, t2f);
 80013f8:	69b9      	ldr	r1, [r7, #24]
 80013fa:	20cd      	movs	r0, #205	; 0xcd
 80013fc:	f7ff fe3e 	bl	800107c <variaveis>
		erro = t2f - temperatura;
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	60fb      	str	r3, [r7, #12]
		if(erro > 0){
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	2b00      	cmp	r3, #0
 800140c:	dd08      	ble.n	8001420 <resfriar+0x100>
			TIM2->CCR3 = pwm+(erro*kp);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	693a      	ldr	r2, [r7, #16]
 8001412:	fb02 f203 	mul.w	r2, r2, r3
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	441a      	add	r2, r3
 800141a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800141e:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		HAL_Delay(50);
 8001420:	2032      	movs	r0, #50	; 0x32
 8001422:	f001 fb49 	bl	8002ab8 <HAL_Delay>
	}while(t2f > temperatura);
 8001426:	69ba      	ldr	r2, [r7, #24]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	429a      	cmp	r2, r3
 800142c:	dc82      	bgt.n	8001334 <resfriar+0x14>
	TIM2->CCR3 =0; //???
 800142e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001432:	2200      	movs	r2, #0
 8001434:	63da      	str	r2, [r3, #60]	; 0x3c
	aquecido = 1;
 8001436:	4b0a      	ldr	r3, [pc, #40]	; (8001460 <resfriar+0x140>)
 8001438:	2201      	movs	r2, #1
 800143a:	701a      	strb	r2, [r3, #0]
}
 800143c:	bf00      	nop
 800143e:	372c      	adds	r7, #44	; 0x2c
 8001440:	46bd      	mov	sp, r7
 8001442:	bd90      	pop	{r4, r7, pc}
 8001444:	f3af 8000 	nop.w
 8001448:	14a14a15 	.word	0x14a14a15
 800144c:	3fc4a14a 	.word	0x3fc4a14a
 8001450:	200003c0 	.word	0x200003c0
 8001454:	20000238 	.word	0x20000238
 8001458:	20000236 	.word	0x20000236
 800145c:	40140000 	.word	0x40140000
 8001460:	20000235 	.word	0x20000235

08001464 <iniciar>:

void calibrar (void){
	  HAL_ADCEx_Calibration_Start(&hadc1);
}

void iniciar(void){
 8001464:	b590      	push	{r4, r7, lr}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
	char aux[2];

	//Água natural em temperatura ambiente
	strcpy(capsula[0].nome, "água");
 800146a:	4b6e      	ldr	r3, [pc, #440]	; (8001624 <iniciar+0x1c0>)
 800146c:	4a6e      	ldr	r2, [pc, #440]	; (8001628 <iniciar+0x1c4>)
 800146e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001472:	6018      	str	r0, [r3, #0]
 8001474:	3304      	adds	r3, #4
 8001476:	8019      	strh	r1, [r3, #0]
	capsula[0].temperatura = 0;
 8001478:	4b6a      	ldr	r3, [pc, #424]	; (8001624 <iniciar+0x1c0>)
 800147a:	2200      	movs	r2, #0
 800147c:	611a      	str	r2, [r3, #16]
	capsula[0].tempo = 2550; //tempo em ms com o tempo da bomba diminuido
 800147e:	4b69      	ldr	r3, [pc, #420]	; (8001624 <iniciar+0x1c0>)
 8001480:	4a6a      	ldr	r2, [pc, #424]	; (800162c <iniciar+0x1c8>)
 8001482:	615a      	str	r2, [r3, #20]
	capsula[0].gas = 0;
 8001484:	4b67      	ldr	r3, [pc, #412]	; (8001624 <iniciar+0x1c0>)
 8001486:	2200      	movs	r2, #0
 8001488:	761a      	strb	r2, [r3, #24]
	capsula[0].tipo = 0;
 800148a:	4b66      	ldr	r3, [pc, #408]	; (8001624 <iniciar+0x1c0>)
 800148c:	2200      	movs	r2, #0
 800148e:	835a      	strh	r2, [r3, #26]
	capsula[0].gast =0;
 8001490:	4b64      	ldr	r3, [pc, #400]	; (8001624 <iniciar+0x1c0>)
 8001492:	f04f 0200 	mov.w	r2, #0
 8001496:	61da      	str	r2, [r3, #28]

	//Água natural aquecida
	strcpy(capsula[1].nome, "agua quente"); // nome da bebida
 8001498:	4b65      	ldr	r3, [pc, #404]	; (8001630 <iniciar+0x1cc>)
 800149a:	4a66      	ldr	r2, [pc, #408]	; (8001634 <iniciar+0x1d0>)
 800149c:	ca07      	ldmia	r2, {r0, r1, r2}
 800149e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	capsula[1].temperatura = 60; //temperatura desejada
 80014a2:	4b60      	ldr	r3, [pc, #384]	; (8001624 <iniciar+0x1c0>)
 80014a4:	223c      	movs	r2, #60	; 0x3c
 80014a6:	631a      	str	r2, [r3, #48]	; 0x30
	capsula[1].tempo = 2550; //tempo em ms com o tempo da bomba diminuido
 80014a8:	4b5e      	ldr	r3, [pc, #376]	; (8001624 <iniciar+0x1c0>)
 80014aa:	4a60      	ldr	r2, [pc, #384]	; (800162c <iniciar+0x1c8>)
 80014ac:	635a      	str	r2, [r3, #52]	; 0x34
	capsula[1].gas = 0; // sem gas
 80014ae:	4b5d      	ldr	r3, [pc, #372]	; (8001624 <iniciar+0x1c0>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	capsula[1].tipo = 1; //aquecida
 80014b6:	4b5b      	ldr	r3, [pc, #364]	; (8001624 <iniciar+0x1c0>)
 80014b8:	2201      	movs	r2, #1
 80014ba:	875a      	strh	r2, [r3, #58]	; 0x3a
	capsula[1].gast =0; // sem gas
 80014bc:	4b59      	ldr	r3, [pc, #356]	; (8001624 <iniciar+0x1c0>)
 80014be:	f04f 0200 	mov.w	r2, #0
 80014c2:	63da      	str	r2, [r3, #60]	; 0x3c

	//Água natural resfriada
	strcpy(capsula[2].nome, "água gelada");
 80014c4:	4a5c      	ldr	r2, [pc, #368]	; (8001638 <iniciar+0x1d4>)
 80014c6:	4b5d      	ldr	r3, [pc, #372]	; (800163c <iniciar+0x1d8>)
 80014c8:	4614      	mov	r4, r2
 80014ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014cc:	c407      	stmia	r4!, {r0, r1, r2}
 80014ce:	7023      	strb	r3, [r4, #0]
	capsula[2].temperatura = 15;
 80014d0:	4b54      	ldr	r3, [pc, #336]	; (8001624 <iniciar+0x1c0>)
 80014d2:	220f      	movs	r2, #15
 80014d4:	651a      	str	r2, [r3, #80]	; 0x50
	capsula[2].tempo = 2550; //tempo em ms com o tempo da bomba diminuido
 80014d6:	4b53      	ldr	r3, [pc, #332]	; (8001624 <iniciar+0x1c0>)
 80014d8:	4a54      	ldr	r2, [pc, #336]	; (800162c <iniciar+0x1c8>)
 80014da:	655a      	str	r2, [r3, #84]	; 0x54
	capsula[2].gas = 0; //sem gas
 80014dc:	4b51      	ldr	r3, [pc, #324]	; (8001624 <iniciar+0x1c0>)
 80014de:	2200      	movs	r2, #0
 80014e0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	capsula[2].tipo = 2; //Gelada
 80014e4:	4b4f      	ldr	r3, [pc, #316]	; (8001624 <iniciar+0x1c0>)
 80014e6:	2202      	movs	r2, #2
 80014e8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
	capsula[2].gast =0; // sem gas
 80014ec:	4b4d      	ldr	r3, [pc, #308]	; (8001624 <iniciar+0x1c0>)
 80014ee:	f04f 0200 	mov.w	r2, #0
 80014f2:	65da      	str	r2, [r3, #92]	; 0x5c

	//Água com gás
	strcpy(capsula[3].nome, "água com gás");
 80014f4:	4b4b      	ldr	r3, [pc, #300]	; (8001624 <iniciar+0x1c0>)
 80014f6:	4a52      	ldr	r2, [pc, #328]	; (8001640 <iniciar+0x1dc>)
 80014f8:	f103 0460 	add.w	r4, r3, #96	; 0x60
 80014fc:	4613      	mov	r3, r2
 80014fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001500:	c407      	stmia	r4!, {r0, r1, r2}
 8001502:	8023      	strh	r3, [r4, #0]
 8001504:	3402      	adds	r4, #2
 8001506:	0c1b      	lsrs	r3, r3, #16
 8001508:	7023      	strb	r3, [r4, #0]
	capsula[3].temperatura = 15;
 800150a:	4b46      	ldr	r3, [pc, #280]	; (8001624 <iniciar+0x1c0>)
 800150c:	220f      	movs	r2, #15
 800150e:	671a      	str	r2, [r3, #112]	; 0x70
	capsula[3].tempo = 1050; //tempo em ms com o tempo da bomba diminuido
 8001510:	4b44      	ldr	r3, [pc, #272]	; (8001624 <iniciar+0x1c0>)
 8001512:	4a4c      	ldr	r2, [pc, #304]	; (8001644 <iniciar+0x1e0>)
 8001514:	675a      	str	r2, [r3, #116]	; 0x74
	capsula[3].gas = 1; //COM GAS
 8001516:	4b43      	ldr	r3, [pc, #268]	; (8001624 <iniciar+0x1c0>)
 8001518:	2201      	movs	r2, #1
 800151a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
	capsula[3].tipo = 2; // GELADA
 800151e:	4b41      	ldr	r3, [pc, #260]	; (8001624 <iniciar+0x1c0>)
 8001520:	2202      	movs	r2, #2
 8001522:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
	capsula[3].gast =1300; //1,5 SEGUNDOS - 200 MS DA BOMBA
 8001526:	4b3f      	ldr	r3, [pc, #252]	; (8001624 <iniciar+0x1c0>)
 8001528:	4a47      	ldr	r2, [pc, #284]	; (8001648 <iniciar+0x1e4>)
 800152a:	67da      	str	r2, [r3, #124]	; 0x7c

	//Chá gelado
	strcpy(capsula[4].nome, "chá gelado");
 800152c:	4b47      	ldr	r3, [pc, #284]	; (800164c <iniciar+0x1e8>)
 800152e:	4a48      	ldr	r2, [pc, #288]	; (8001650 <iniciar+0x1ec>)
 8001530:	ca07      	ldmia	r2, {r0, r1, r2}
 8001532:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	capsula[4].temperatura = 20;
 8001536:	4b3b      	ldr	r3, [pc, #236]	; (8001624 <iniciar+0x1c0>)
 8001538:	2214      	movs	r2, #20
 800153a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	capsula[4].tempo = 2250; //2,7 segundos - 450 ms da bomba
 800153e:	4b39      	ldr	r3, [pc, #228]	; (8001624 <iniciar+0x1c0>)
 8001540:	4a44      	ldr	r2, [pc, #272]	; (8001654 <iniciar+0x1f0>)
 8001542:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	capsula[4].gas = 0; //SEM GAS
 8001546:	4b37      	ldr	r3, [pc, #220]	; (8001624 <iniciar+0x1c0>)
 8001548:	2200      	movs	r2, #0
 800154a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
	capsula[4].tipo = 2; // GELADA
 800154e:	4b35      	ldr	r3, [pc, #212]	; (8001624 <iniciar+0x1c0>)
 8001550:	2202      	movs	r2, #2
 8001552:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
	capsula[4].gast =0; // SEM GAS
 8001556:	4b33      	ldr	r3, [pc, #204]	; (8001624 <iniciar+0x1c0>)
 8001558:	f04f 0200 	mov.w	r2, #0
 800155c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

	//Chá quente
	strcpy(capsula[5].nome, "chá quente");
 8001560:	4b3d      	ldr	r3, [pc, #244]	; (8001658 <iniciar+0x1f4>)
 8001562:	4a3e      	ldr	r2, [pc, #248]	; (800165c <iniciar+0x1f8>)
 8001564:	ca07      	ldmia	r2, {r0, r1, r2}
 8001566:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	capsula[5].temperatura = 60;
 800156a:	4b2e      	ldr	r3, [pc, #184]	; (8001624 <iniciar+0x1c0>)
 800156c:	223c      	movs	r2, #60	; 0x3c
 800156e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	capsula[5].tempo = 2250; //2,7S -450 MS DA BOMBA
 8001572:	4b2c      	ldr	r3, [pc, #176]	; (8001624 <iniciar+0x1c0>)
 8001574:	4a37      	ldr	r2, [pc, #220]	; (8001654 <iniciar+0x1f0>)
 8001576:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	capsula[5].gas = 0;
 800157a:	4b2a      	ldr	r3, [pc, #168]	; (8001624 <iniciar+0x1c0>)
 800157c:	2200      	movs	r2, #0
 800157e:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	capsula[5].tipo = 1;// QUENTE
 8001582:	4b28      	ldr	r3, [pc, #160]	; (8001624 <iniciar+0x1c0>)
 8001584:	2201      	movs	r2, #1
 8001586:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
	capsula[5].gast =0;
 800158a:	4b26      	ldr	r3, [pc, #152]	; (8001624 <iniciar+0x1c0>)
 800158c:	f04f 0200 	mov.w	r2, #0
 8001590:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

	//Refrigerante
	strcpy(capsula[6].nome, "refrigerante");
 8001594:	4a32      	ldr	r2, [pc, #200]	; (8001660 <iniciar+0x1fc>)
 8001596:	4b33      	ldr	r3, [pc, #204]	; (8001664 <iniciar+0x200>)
 8001598:	4614      	mov	r4, r2
 800159a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800159c:	c407      	stmia	r4!, {r0, r1, r2}
 800159e:	7023      	strb	r3, [r4, #0]
	capsula[6].temperatura = 17;
 80015a0:	4b20      	ldr	r3, [pc, #128]	; (8001624 <iniciar+0x1c0>)
 80015a2:	2211      	movs	r2, #17
 80015a4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	capsula[6].tempo = (3550-2360); //4S - 450 MS DA BOMBA - TEMPO DO GAS
 80015a8:	4b1e      	ldr	r3, [pc, #120]	; (8001624 <iniciar+0x1c0>)
 80015aa:	4a2f      	ldr	r2, [pc, #188]	; (8001668 <iniciar+0x204>)
 80015ac:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	capsula[6].gas = 0;
 80015b0:	4b1c      	ldr	r3, [pc, #112]	; (8001624 <iniciar+0x1c0>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
	capsula[6].tipo = 2;
 80015b8:	4b1a      	ldr	r3, [pc, #104]	; (8001624 <iniciar+0x1c0>)
 80015ba:	2202      	movs	r2, #2
 80015bc:	f8a3 20da 	strh.w	r2, [r3, #218]	; 0xda
	capsula[6].gast =2360;
 80015c0:	4b18      	ldr	r3, [pc, #96]	; (8001624 <iniciar+0x1c0>)
 80015c2:	4a2a      	ldr	r2, [pc, #168]	; (800166c <iniciar+0x208>)
 80015c4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

	strcpy(aux, __TIME__);
 80015c8:	1d3b      	adds	r3, r7, #4
 80015ca:	4a29      	ldr	r2, [pc, #164]	; (8001670 <iniciar+0x20c>)
 80015cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80015ce:	c303      	stmia	r3!, {r0, r1}
 80015d0:	701a      	strb	r2, [r3, #0]
	horas= atoi(aux);
 80015d2:	1d3b      	adds	r3, r7, #4
 80015d4:	4618      	mov	r0, r3
 80015d6:	f003 fecb 	bl	8005370 <atoi>
 80015da:	4603      	mov	r3, r0
 80015dc:	b25a      	sxtb	r2, r3
 80015de:	4b25      	ldr	r3, [pc, #148]	; (8001674 <iniciar+0x210>)
 80015e0:	701a      	strb	r2, [r3, #0]
	strcpy(aux, __TIME__ +3);
 80015e2:	4a25      	ldr	r2, [pc, #148]	; (8001678 <iniciar+0x214>)
 80015e4:	1d3b      	adds	r3, r7, #4
 80015e6:	4611      	mov	r1, r2
 80015e8:	4618      	mov	r0, r3
 80015ea:	f003 ff0b 	bl	8005404 <strcpy>
	minutos = atoi(aux);
 80015ee:	1d3b      	adds	r3, r7, #4
 80015f0:	4618      	mov	r0, r3
 80015f2:	f003 febd 	bl	8005370 <atoi>
 80015f6:	4603      	mov	r3, r0
 80015f8:	b25a      	sxtb	r2, r3
 80015fa:	4b20      	ldr	r3, [pc, #128]	; (800167c <iniciar+0x218>)
 80015fc:	701a      	strb	r2, [r3, #0]
	strcpy(aux, __TIME__+6);
 80015fe:	4a20      	ldr	r2, [pc, #128]	; (8001680 <iniciar+0x21c>)
 8001600:	1d3b      	adds	r3, r7, #4
 8001602:	4611      	mov	r1, r2
 8001604:	4618      	mov	r0, r3
 8001606:	f003 fefd 	bl	8005404 <strcpy>
	segundos = atoi(aux);
 800160a:	1d3b      	adds	r3, r7, #4
 800160c:	4618      	mov	r0, r3
 800160e:	f003 feaf 	bl	8005370 <atoi>
 8001612:	4603      	mov	r3, r0
 8001614:	b25a      	sxtb	r2, r3
 8001616:	4b1b      	ldr	r3, [pc, #108]	; (8001684 <iniciar+0x220>)
 8001618:	701a      	strb	r2, [r3, #0]
}
 800161a:	bf00      	nop
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	bd90      	pop	{r4, r7, pc}
 8001622:	bf00      	nop
 8001624:	200002bc 	.word	0x200002bc
 8001628:	08005620 	.word	0x08005620
 800162c:	451f6000 	.word	0x451f6000
 8001630:	200002dc 	.word	0x200002dc
 8001634:	08005628 	.word	0x08005628
 8001638:	200002fc 	.word	0x200002fc
 800163c:	08005634 	.word	0x08005634
 8001640:	08005644 	.word	0x08005644
 8001644:	44834000 	.word	0x44834000
 8001648:	44a28000 	.word	0x44a28000
 800164c:	2000033c 	.word	0x2000033c
 8001650:	08005654 	.word	0x08005654
 8001654:	450ca000 	.word	0x450ca000
 8001658:	2000035c 	.word	0x2000035c
 800165c:	08005660 	.word	0x08005660
 8001660:	2000037c 	.word	0x2000037c
 8001664:	0800566c 	.word	0x0800566c
 8001668:	4494c000 	.word	0x4494c000
 800166c:	45138000 	.word	0x45138000
 8001670:	0800567c 	.word	0x0800567c
 8001674:	20000234 	.word	0x20000234
 8001678:	0800567f 	.word	0x0800567f
 800167c:	200003bc 	.word	0x200003bc
 8001680:	08005682 	.word	0x08005682
 8001684:	20000237 	.word	0x20000237

08001688 <pressostadoCO2>:

void pressostadoCO2(void){
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
	presCO2= HAL_GPIO_ReadPin(GPIOA, P2);
 800168c:	2140      	movs	r1, #64	; 0x40
 800168e:	4804      	ldr	r0, [pc, #16]	; (80016a0 <pressostadoCO2+0x18>)
 8001690:	f002 fa3c 	bl	8003b0c <HAL_GPIO_ReadPin>
 8001694:	4603      	mov	r3, r0
 8001696:	b25a      	sxtb	r2, r3
 8001698:	4b02      	ldr	r3, [pc, #8]	; (80016a4 <pressostadoCO2+0x1c>)
 800169a:	701a      	strb	r2, [r3, #0]
}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	40010800 	.word	0x40010800
 80016a4:	200002b0 	.word	0x200002b0

080016a8 <bombaGas>:

void bombaGas(int8_t tipo){
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	4603      	mov	r3, r0
 80016b0:	71fb      	strb	r3, [r7, #7]
	int16_t i;
		int16_t contador = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	81bb      	strh	r3, [r7, #12]
		limpar();
 80016b6:	f7ff fbed 	bl	8000e94 <limpar>
		escreve_string(0x80, "Misturando...");
 80016ba:	4936      	ldr	r1, [pc, #216]	; (8001794 <bombaGas+0xec>)
 80016bc:	2080      	movs	r0, #128	; 0x80
 80016be:	f7ff fc63 	bl	8000f88 <escreve_string>
		HAL_GPIO_WritePin(GPIOA, Y4, GPIO_PIN_SET);
 80016c2:	2201      	movs	r2, #1
 80016c4:	2180      	movs	r1, #128	; 0x80
 80016c6:	4834      	ldr	r0, [pc, #208]	; (8001798 <bombaGas+0xf0>)
 80016c8:	f002 fa37 	bl	8003b3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SAIDA, GPIO_PIN_SET);
 80016cc:	2201      	movs	r2, #1
 80016ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016d2:	4832      	ldr	r0, [pc, #200]	; (800179c <bombaGas+0xf4>)
 80016d4:	f002 fa31 	bl	8003b3a <HAL_GPIO_WritePin>
		for(i=0; i < 200; i++){// aceleração
 80016d8:	2300      	movs	r3, #0
 80016da:	81fb      	strh	r3, [r7, #14]
 80016dc:	e011      	b.n	8001702 <bombaGas+0x5a>
			TIM2->CCR1 = contador;
 80016de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016e2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016e6:	6353      	str	r3, [r2, #52]	; 0x34
			contador +=10;
 80016e8:	89bb      	ldrh	r3, [r7, #12]
 80016ea:	330a      	adds	r3, #10
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	81bb      	strh	r3, [r7, #12]
			HAL_Delay(1);
 80016f0:	2001      	movs	r0, #1
 80016f2:	f001 f9e1 	bl	8002ab8 <HAL_Delay>
		for(i=0; i < 200; i++){// aceleração
 80016f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	3301      	adds	r3, #1
 80016fe:	b29b      	uxth	r3, r3
 8001700:	81fb      	strh	r3, [r7, #14]
 8001702:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001706:	2bc7      	cmp	r3, #199	; 0xc7
 8001708:	dde9      	ble.n	80016de <bombaGas+0x36>
		}
		HAL_Delay(capsula[tipo].gast);
 800170a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170e:	4a24      	ldr	r2, [pc, #144]	; (80017a0 <bombaGas+0xf8>)
 8001710:	015b      	lsls	r3, r3, #5
 8001712:	4413      	add	r3, r2
 8001714:	331c      	adds	r3, #28
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff f90f 	bl	800093c <__aeabi_f2uiz>
 800171e:	4603      	mov	r3, r0
 8001720:	4618      	mov	r0, r3
 8001722:	f001 f9c9 	bl	8002ab8 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, Y4, GPIO_PIN_RESET);
 8001726:	2200      	movs	r2, #0
 8001728:	2180      	movs	r1, #128	; 0x80
 800172a:	481b      	ldr	r0, [pc, #108]	; (8001798 <bombaGas+0xf0>)
 800172c:	f002 fa05 	bl	8003b3a <HAL_GPIO_WritePin>
		HAL_Delay(capsula[tipo].tempo);
 8001730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001734:	4a1a      	ldr	r2, [pc, #104]	; (80017a0 <bombaGas+0xf8>)
 8001736:	015b      	lsls	r3, r3, #5
 8001738:	4413      	add	r3, r2
 800173a:	3314      	adds	r3, #20
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff f8fc 	bl	800093c <__aeabi_f2uiz>
 8001744:	4603      	mov	r3, r0
 8001746:	4618      	mov	r0, r3
 8001748:	f001 f9b6 	bl	8002ab8 <HAL_Delay>

		for(i=0; i<250;i++){
 800174c:	2300      	movs	r3, #0
 800174e:	81fb      	strh	r3, [r7, #14]
 8001750:	e011      	b.n	8001776 <bombaGas+0xce>
			TIM2->CCR1 = contador;
 8001752:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001756:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800175a:	6353      	str	r3, [r2, #52]	; 0x34
			contador -=8;
 800175c:	89bb      	ldrh	r3, [r7, #12]
 800175e:	3b08      	subs	r3, #8
 8001760:	b29b      	uxth	r3, r3
 8001762:	81bb      	strh	r3, [r7, #12]
			HAL_Delay(1);
 8001764:	2001      	movs	r0, #1
 8001766:	f001 f9a7 	bl	8002ab8 <HAL_Delay>
		for(i=0; i<250;i++){
 800176a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800176e:	b29b      	uxth	r3, r3
 8001770:	3301      	adds	r3, #1
 8001772:	b29b      	uxth	r3, r3
 8001774:	81fb      	strh	r3, [r7, #14]
 8001776:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800177a:	2bf9      	cmp	r3, #249	; 0xf9
 800177c:	dde9      	ble.n	8001752 <bombaGas+0xaa>
		}
		HAL_GPIO_WritePin(GPIOB, SAIDA, GPIO_PIN_RESET);
 800177e:	2200      	movs	r2, #0
 8001780:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001784:	4805      	ldr	r0, [pc, #20]	; (800179c <bombaGas+0xf4>)
 8001786:	f002 f9d8 	bl	8003b3a <HAL_GPIO_WritePin>
	}
 800178a:	bf00      	nop
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	08005688 	.word	0x08005688
 8001798:	40010800 	.word	0x40010800
 800179c:	40010c00 	.word	0x40010c00
 80017a0:	200002bc 	.word	0x200002bc

080017a4 <botoes>:

uint8_t botoes(void){
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
	while(1){
		if(HAL_GPIO_ReadPin(GPIOA, canc)==0){
 80017a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017ac:	4813      	ldr	r0, [pc, #76]	; (80017fc <botoes+0x58>)
 80017ae:	f002 f9ad 	bl	8003b0c <HAL_GPIO_ReadPin>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <botoes+0x18>
			return 1;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e01c      	b.n	80017f6 <botoes+0x52>
		}
		if(HAL_GPIO_ReadPin(GPIOA, mais)==0){
 80017bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017c0:	480e      	ldr	r0, [pc, #56]	; (80017fc <botoes+0x58>)
 80017c2:	f002 f9a3 	bl	8003b0c <HAL_GPIO_ReadPin>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d101      	bne.n	80017d0 <botoes+0x2c>
			return 2;
 80017cc:	2302      	movs	r3, #2
 80017ce:	e012      	b.n	80017f6 <botoes+0x52>
		}
		if(HAL_GPIO_ReadPin(GPIOA, menos)==0){
 80017d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017d4:	4809      	ldr	r0, [pc, #36]	; (80017fc <botoes+0x58>)
 80017d6:	f002 f999 	bl	8003b0c <HAL_GPIO_ReadPin>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d101      	bne.n	80017e4 <botoes+0x40>
			return 3;
 80017e0:	2303      	movs	r3, #3
 80017e2:	e008      	b.n	80017f6 <botoes+0x52>
		}
		if(HAL_GPIO_ReadPin(GPIOA, sair)==0){
 80017e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017e8:	4804      	ldr	r0, [pc, #16]	; (80017fc <botoes+0x58>)
 80017ea:	f002 f98f 	bl	8003b0c <HAL_GPIO_ReadPin>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d1d9      	bne.n	80017a8 <botoes+0x4>
			return 4;
 80017f4:	2304      	movs	r3, #4
		}
	}
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	40010800 	.word	0x40010800

08001800 <lerBits>:

void lerBits(void){
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
	int bit1Temporario, bit2Temporario, bit3Temporario;
	bit1Temporario= HAL_GPIO_ReadPin(GPIOB, Bit1);
 8001806:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800180a:	4812      	ldr	r0, [pc, #72]	; (8001854 <lerBits+0x54>)
 800180c:	f002 f97e 	bl	8003b0c <HAL_GPIO_ReadPin>
 8001810:	4603      	mov	r3, r0
 8001812:	60fb      	str	r3, [r7, #12]
	bit2Temporario= HAL_GPIO_ReadPin(GPIOB, Bit2);
 8001814:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001818:	480e      	ldr	r0, [pc, #56]	; (8001854 <lerBits+0x54>)
 800181a:	f002 f977 	bl	8003b0c <HAL_GPIO_ReadPin>
 800181e:	4603      	mov	r3, r0
 8001820:	60bb      	str	r3, [r7, #8]
	bit3Temporario= HAL_GPIO_ReadPin(GPIOB, Bit3);
 8001822:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001826:	480b      	ldr	r0, [pc, #44]	; (8001854 <lerBits+0x54>)
 8001828:	f002 f970 	bl	8003b0c <HAL_GPIO_ReadPin>
 800182c:	4603      	mov	r3, r0
 800182e:	607b      	str	r3, [r7, #4]
	bn1 = bit1Temporario*4+ bit2Temporario*2+ bit3Temporario;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	005a      	lsls	r2, r3, #1
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	4413      	add	r3, r2
 8001838:	b2db      	uxtb	r3, r3
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	b2da      	uxtb	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	b2db      	uxtb	r3, r3
 8001842:	4413      	add	r3, r2
 8001844:	b2db      	uxtb	r3, r3
 8001846:	b25a      	sxtb	r2, r3
 8001848:	4b03      	ldr	r3, [pc, #12]	; (8001858 <lerBits+0x58>)
 800184a:	701a      	strb	r2, [r3, #0]
}
 800184c:	bf00      	nop
 800184e:	3710      	adds	r7, #16
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40010c00 	.word	0x40010c00
 8001858:	200002b1 	.word	0x200002b1

0800185c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001860:	f001 f8c8 	bl	80029f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001864:	f000 f82e 	bl	80018c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001868:	f000 faa2 	bl	8001db0 <MX_GPIO_Init>
  MX_DMA_Init();
 800186c:	f000 fa82 	bl	8001d74 <MX_DMA_Init>
  MX_ADC1_Init();
 8001870:	f000 f880 	bl	8001974 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001874:	f000 f974 	bl	8001b60 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001878:	f000 f9e0 	bl	8001c3c <MX_TIM3_Init>
  MX_TIM4_Init();
 800187c:	f000 fa2c 	bl	8001cd8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001880:	2100      	movs	r1, #0
 8001882:	480d      	ldr	r0, [pc, #52]	; (80018b8 <main+0x5c>)
 8001884:	f002 ff1c 	bl	80046c0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001888:	2104      	movs	r1, #4
 800188a:	480b      	ldr	r0, [pc, #44]	; (80018b8 <main+0x5c>)
 800188c:	f002 ff18 	bl	80046c0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001890:	2108      	movs	r1, #8
 8001892:	4809      	ldr	r0, [pc, #36]	; (80018b8 <main+0x5c>)
 8001894:	f002 ff14 	bl	80046c0 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8001898:	4808      	ldr	r0, [pc, #32]	; (80018bc <main+0x60>)
 800189a:	f002 fe6f 	bl	800457c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 800189e:	4808      	ldr	r0, [pc, #32]	; (80018c0 <main+0x64>)
 80018a0:	f002 fe6c 	bl	800457c <HAL_TIM_Base_Start_IT>
  iniciar();
 80018a4:	f7ff fdde 	bl	8001464 <iniciar>
  inicializa();
 80018a8:	f7ff f9da 	bl	8000c60 <inicializa>
  limpar();
 80018ac:	f7ff faf2 	bl	8000e94 <limpar>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 relogio();
 80018b0:	f000 ffc4 	bl	800283c <relogio>
 80018b4:	e7fc      	b.n	80018b0 <main+0x54>
 80018b6:	bf00      	nop
 80018b8:	20000490 	.word	0x20000490
 80018bc:	20000448 	.word	0x20000448
 80018c0:	20000400 	.word	0x20000400

080018c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b094      	sub	sp, #80	; 0x50
 80018c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018ce:	2228      	movs	r2, #40	; 0x28
 80018d0:	2100      	movs	r1, #0
 80018d2:	4618      	mov	r0, r3
 80018d4:	f003 fd8e 	bl	80053f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018d8:	f107 0314 	add.w	r3, r7, #20
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	60da      	str	r2, [r3, #12]
 80018e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018e8:	1d3b      	adds	r3, r7, #4
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018f4:	2302      	movs	r3, #2
 80018f6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018f8:	2301      	movs	r3, #1
 80018fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018fc:	2310      	movs	r3, #16
 80018fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001900:	2302      	movs	r3, #2
 8001902:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001904:	2300      	movs	r3, #0
 8001906:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL14;
 8001908:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 800190c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800190e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001912:	4618      	mov	r0, r3
 8001914:	f002 f942 	bl	8003b9c <HAL_RCC_OscConfig>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800191e:	f000 fb47 	bl	8001fb0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001922:	230f      	movs	r3, #15
 8001924:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001926:	2302      	movs	r3, #2
 8001928:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800192a:	2300      	movs	r3, #0
 800192c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800192e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001932:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001934:	2300      	movs	r3, #0
 8001936:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	2102      	movs	r1, #2
 800193e:	4618      	mov	r0, r3
 8001940:	f002 fbac 	bl	800409c <HAL_RCC_ClockConfig>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800194a:	f000 fb31 	bl	8001fb0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800194e:	2302      	movs	r3, #2
 8001950:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8001952:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001956:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001958:	1d3b      	adds	r3, r7, #4
 800195a:	4618      	mov	r0, r3
 800195c:	f002 fd08 	bl	8004370 <HAL_RCCEx_PeriphCLKConfig>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001966:	f000 fb23 	bl	8001fb0 <Error_Handler>
  }
}
 800196a:	bf00      	nop
 800196c:	3750      	adds	r7, #80	; 0x50
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
	...

08001974 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800197a:	1d3b      	adds	r3, r7, #4
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001984:	4b74      	ldr	r3, [pc, #464]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001986:	4a75      	ldr	r2, [pc, #468]	; (8001b5c <MX_ADC1_Init+0x1e8>)
 8001988:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800198a:	4b73      	ldr	r3, [pc, #460]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 800198c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001990:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001992:	4b71      	ldr	r3, [pc, #452]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001994:	2200      	movs	r2, #0
 8001996:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001998:	4b6f      	ldr	r3, [pc, #444]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 800199a:	2200      	movs	r2, #0
 800199c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800199e:	4b6e      	ldr	r3, [pc, #440]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 80019a0:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80019a4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019a6:	4b6c      	ldr	r3, [pc, #432]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 16;
 80019ac:	4b6a      	ldr	r3, [pc, #424]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 80019ae:	2210      	movs	r2, #16
 80019b0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019b2:	4869      	ldr	r0, [pc, #420]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 80019b4:	f001 f8a2 	bl	8002afc <HAL_ADC_Init>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80019be:	f000 faf7 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80019c2:	2300      	movs	r3, #0
 80019c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019c6:	2301      	movs	r3, #1
 80019c8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80019ca:	2300      	movs	r3, #0
 80019cc:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019ce:	1d3b      	adds	r3, r7, #4
 80019d0:	4619      	mov	r1, r3
 80019d2:	4861      	ldr	r0, [pc, #388]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 80019d4:	f001 fa5a 	bl	8002e8c <HAL_ADC_ConfigChannel>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80019de:	f000 fae7 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80019e2:	2302      	movs	r3, #2
 80019e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	4619      	mov	r1, r3
 80019ea:	485b      	ldr	r0, [pc, #364]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 80019ec:	f001 fa4e 	bl	8002e8c <HAL_ADC_ConfigChannel>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80019f6:	f000 fadb 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80019fa:	2303      	movs	r3, #3
 80019fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019fe:	1d3b      	adds	r3, r7, #4
 8001a00:	4619      	mov	r1, r3
 8001a02:	4855      	ldr	r0, [pc, #340]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001a04:	f001 fa42 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8001a0e:	f000 facf 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001a12:	2304      	movs	r3, #4
 8001a14:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a16:	1d3b      	adds	r3, r7, #4
 8001a18:	4619      	mov	r1, r3
 8001a1a:	484f      	ldr	r0, [pc, #316]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001a1c:	f001 fa36 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001a26:	f000 fac3 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001a2a:	2305      	movs	r3, #5
 8001a2c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a2e:	1d3b      	adds	r3, r7, #4
 8001a30:	4619      	mov	r1, r3
 8001a32:	4849      	ldr	r0, [pc, #292]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001a34:	f001 fa2a 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8001a3e:	f000 fab7 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001a42:	2306      	movs	r3, #6
 8001a44:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a46:	1d3b      	adds	r3, r7, #4
 8001a48:	4619      	mov	r1, r3
 8001a4a:	4843      	ldr	r0, [pc, #268]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001a4c:	f001 fa1e 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8001a56:	f000 faab 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8001a5a:	2307      	movs	r3, #7
 8001a5c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a5e:	1d3b      	adds	r3, r7, #4
 8001a60:	4619      	mov	r1, r3
 8001a62:	483d      	ldr	r0, [pc, #244]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001a64:	f001 fa12 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8001a6e:	f000 fa9f 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8001a72:	2308      	movs	r3, #8
 8001a74:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a76:	1d3b      	adds	r3, r7, #4
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4837      	ldr	r0, [pc, #220]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001a7c:	f001 fa06 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8001a86:	f000 fa93 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8001a8e:	2309      	movs	r3, #9
 8001a90:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a92:	1d3b      	adds	r3, r7, #4
 8001a94:	4619      	mov	r1, r3
 8001a96:	4830      	ldr	r0, [pc, #192]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001a98:	f001 f9f8 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 8001aa2:	f000 fa85 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8001aa6:	230a      	movs	r3, #10
 8001aa8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aaa:	1d3b      	adds	r3, r7, #4
 8001aac:	4619      	mov	r1, r3
 8001aae:	482a      	ldr	r0, [pc, #168]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001ab0:	f001 f9ec 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_ADC1_Init+0x14a>
  {
    Error_Handler();
 8001aba:	f000 fa79 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8001abe:	230b      	movs	r3, #11
 8001ac0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ac2:	1d3b      	adds	r3, r7, #4
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4824      	ldr	r0, [pc, #144]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001ac8:	f001 f9e0 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <MX_ADC1_Init+0x162>
  {
    Error_Handler();
 8001ad2:	f000 fa6d 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_12;
 8001ad6:	230c      	movs	r3, #12
 8001ad8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ada:	1d3b      	adds	r3, r7, #4
 8001adc:	4619      	mov	r1, r3
 8001ade:	481e      	ldr	r0, [pc, #120]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001ae0:	f001 f9d4 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 8001aea:	f000 fa61 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_13;
 8001aee:	230d      	movs	r3, #13
 8001af0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001af2:	1d3b      	adds	r3, r7, #4
 8001af4:	4619      	mov	r1, r3
 8001af6:	4818      	ldr	r0, [pc, #96]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001af8:	f001 f9c8 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <MX_ADC1_Init+0x192>
  {
    Error_Handler();
 8001b02:	f000 fa55 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_14;
 8001b06:	230e      	movs	r3, #14
 8001b08:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b0a:	1d3b      	adds	r3, r7, #4
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4812      	ldr	r0, [pc, #72]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001b10:	f001 f9bc 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <MX_ADC1_Init+0x1aa>
  {
    Error_Handler();
 8001b1a:	f000 fa49 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_15;
 8001b1e:	230f      	movs	r3, #15
 8001b20:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b22:	1d3b      	adds	r3, r7, #4
 8001b24:	4619      	mov	r1, r3
 8001b26:	480c      	ldr	r0, [pc, #48]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001b28:	f001 f9b0 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_ADC1_Init+0x1c2>
  {
    Error_Handler();
 8001b32:	f000 fa3d 	bl	8001fb0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_16;
 8001b36:	2310      	movs	r3, #16
 8001b38:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b3a:	1d3b      	adds	r3, r7, #4
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4806      	ldr	r0, [pc, #24]	; (8001b58 <MX_ADC1_Init+0x1e4>)
 8001b40:	f001 f9a4 	bl	8002e8c <HAL_ADC_ConfigChannel>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_ADC1_Init+0x1da>
  {
    Error_Handler();
 8001b4a:	f000 fa31 	bl	8001fb0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b4e:	bf00      	nop
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	20000238 	.word	0x20000238
 8001b5c:	40012400 	.word	0x40012400

08001b60 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b08a      	sub	sp, #40	; 0x28
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b66:	f107 0320 	add.w	r3, r7, #32
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b70:	1d3b      	adds	r3, r7, #4
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	605a      	str	r2, [r3, #4]
 8001b78:	609a      	str	r2, [r3, #8]
 8001b7a:	60da      	str	r2, [r3, #12]
 8001b7c:	611a      	str	r2, [r3, #16]
 8001b7e:	615a      	str	r2, [r3, #20]
 8001b80:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b82:	4b2d      	ldr	r3, [pc, #180]	; (8001c38 <MX_TIM2_Init+0xd8>)
 8001b84:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b88:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b8a:	4b2b      	ldr	r3, [pc, #172]	; (8001c38 <MX_TIM2_Init+0xd8>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b90:	4b29      	ldr	r3, [pc, #164]	; (8001c38 <MX_TIM2_Init+0xd8>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8001b96:	4b28      	ldr	r3, [pc, #160]	; (8001c38 <MX_TIM2_Init+0xd8>)
 8001b98:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001b9c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b9e:	4b26      	ldr	r3, [pc, #152]	; (8001c38 <MX_TIM2_Init+0xd8>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba4:	4b24      	ldr	r3, [pc, #144]	; (8001c38 <MX_TIM2_Init+0xd8>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001baa:	4823      	ldr	r0, [pc, #140]	; (8001c38 <MX_TIM2_Init+0xd8>)
 8001bac:	f002 fd38 	bl	8004620 <HAL_TIM_PWM_Init>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001bb6:	f000 f9fb 	bl	8001fb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bc2:	f107 0320 	add.w	r3, r7, #32
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	481b      	ldr	r0, [pc, #108]	; (8001c38 <MX_TIM2_Init+0xd8>)
 8001bca:	f003 fb61 	bl	8005290 <HAL_TIMEx_MasterConfigSynchronization>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001bd4:	f000 f9ec 	bl	8001fb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bd8:	2360      	movs	r3, #96	; 0x60
 8001bda:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001be4:	2300      	movs	r3, #0
 8001be6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001be8:	1d3b      	adds	r3, r7, #4
 8001bea:	2200      	movs	r2, #0
 8001bec:	4619      	mov	r1, r3
 8001bee:	4812      	ldr	r0, [pc, #72]	; (8001c38 <MX_TIM2_Init+0xd8>)
 8001bf0:	f002 ff10 	bl	8004a14 <HAL_TIM_PWM_ConfigChannel>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001bfa:	f000 f9d9 	bl	8001fb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bfe:	1d3b      	adds	r3, r7, #4
 8001c00:	2204      	movs	r2, #4
 8001c02:	4619      	mov	r1, r3
 8001c04:	480c      	ldr	r0, [pc, #48]	; (8001c38 <MX_TIM2_Init+0xd8>)
 8001c06:	f002 ff05 	bl	8004a14 <HAL_TIM_PWM_ConfigChannel>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001c10:	f000 f9ce 	bl	8001fb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c14:	1d3b      	adds	r3, r7, #4
 8001c16:	2208      	movs	r2, #8
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4807      	ldr	r0, [pc, #28]	; (8001c38 <MX_TIM2_Init+0xd8>)
 8001c1c:	f002 fefa 	bl	8004a14 <HAL_TIM_PWM_ConfigChannel>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8001c26:	f000 f9c3 	bl	8001fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001c2a:	4803      	ldr	r0, [pc, #12]	; (8001c38 <MX_TIM2_Init+0xd8>)
 8001c2c:	f000 fabe 	bl	80021ac <HAL_TIM_MspPostInit>

}
 8001c30:	bf00      	nop
 8001c32:	3728      	adds	r7, #40	; 0x28
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20000490 	.word	0x20000490

08001c3c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c42:	f107 0308 	add.w	r3, r7, #8
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	605a      	str	r2, [r3, #4]
 8001c4c:	609a      	str	r2, [r3, #8]
 8001c4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c50:	463b      	mov	r3, r7
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c58:	4b1d      	ldr	r3, [pc, #116]	; (8001cd0 <MX_TIM3_Init+0x94>)
 8001c5a:	4a1e      	ldr	r2, [pc, #120]	; (8001cd4 <MX_TIM3_Init+0x98>)
 8001c5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 5600-1;
 8001c5e:	4b1c      	ldr	r3, [pc, #112]	; (8001cd0 <MX_TIM3_Init+0x94>)
 8001c60:	f241 52df 	movw	r2, #5599	; 0x15df
 8001c64:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c66:	4b1a      	ldr	r3, [pc, #104]	; (8001cd0 <MX_TIM3_Init+0x94>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8001c6c:	4b18      	ldr	r3, [pc, #96]	; (8001cd0 <MX_TIM3_Init+0x94>)
 8001c6e:	f242 7210 	movw	r2, #10000	; 0x2710
 8001c72:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c74:	4b16      	ldr	r3, [pc, #88]	; (8001cd0 <MX_TIM3_Init+0x94>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c7a:	4b15      	ldr	r3, [pc, #84]	; (8001cd0 <MX_TIM3_Init+0x94>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c80:	4813      	ldr	r0, [pc, #76]	; (8001cd0 <MX_TIM3_Init+0x94>)
 8001c82:	f002 fc2b 	bl	80044dc <HAL_TIM_Base_Init>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001c8c:	f000 f990 	bl	8001fb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c96:	f107 0308 	add.w	r3, r7, #8
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	480c      	ldr	r0, [pc, #48]	; (8001cd0 <MX_TIM3_Init+0x94>)
 8001c9e:	f002 ff77 	bl	8004b90 <HAL_TIM_ConfigClockSource>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001ca8:	f000 f982 	bl	8001fb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cac:	2300      	movs	r3, #0
 8001cae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cb4:	463b      	mov	r3, r7
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4805      	ldr	r0, [pc, #20]	; (8001cd0 <MX_TIM3_Init+0x94>)
 8001cba:	f003 fae9 	bl	8005290 <HAL_TIMEx_MasterConfigSynchronization>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001cc4:	f000 f974 	bl	8001fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001cc8:	bf00      	nop
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	20000448 	.word	0x20000448
 8001cd4:	40000400 	.word	0x40000400

08001cd8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cde:	f107 0308 	add.w	r3, r7, #8
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	605a      	str	r2, [r3, #4]
 8001ce8:	609a      	str	r2, [r3, #8]
 8001cea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cec:	463b      	mov	r3, r7
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001cf4:	4b1d      	ldr	r3, [pc, #116]	; (8001d6c <MX_TIM4_Init+0x94>)
 8001cf6:	4a1e      	ldr	r2, [pc, #120]	; (8001d70 <MX_TIM4_Init+0x98>)
 8001cf8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 5600;
 8001cfa:	4b1c      	ldr	r3, [pc, #112]	; (8001d6c <MX_TIM4_Init+0x94>)
 8001cfc:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
 8001d00:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d02:	4b1a      	ldr	r3, [pc, #104]	; (8001d6c <MX_TIM4_Init+0x94>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3000;
 8001d08:	4b18      	ldr	r3, [pc, #96]	; (8001d6c <MX_TIM4_Init+0x94>)
 8001d0a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001d0e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d10:	4b16      	ldr	r3, [pc, #88]	; (8001d6c <MX_TIM4_Init+0x94>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d16:	4b15      	ldr	r3, [pc, #84]	; (8001d6c <MX_TIM4_Init+0x94>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001d1c:	4813      	ldr	r0, [pc, #76]	; (8001d6c <MX_TIM4_Init+0x94>)
 8001d1e:	f002 fbdd 	bl	80044dc <HAL_TIM_Base_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001d28:	f000 f942 	bl	8001fb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001d32:	f107 0308 	add.w	r3, r7, #8
 8001d36:	4619      	mov	r1, r3
 8001d38:	480c      	ldr	r0, [pc, #48]	; (8001d6c <MX_TIM4_Init+0x94>)
 8001d3a:	f002 ff29 	bl	8004b90 <HAL_TIM_ConfigClockSource>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001d44:	f000 f934 	bl	8001fb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d50:	463b      	mov	r3, r7
 8001d52:	4619      	mov	r1, r3
 8001d54:	4805      	ldr	r0, [pc, #20]	; (8001d6c <MX_TIM4_Init+0x94>)
 8001d56:	f003 fa9b 	bl	8005290 <HAL_TIMEx_MasterConfigSynchronization>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001d60:	f000 f926 	bl	8001fb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d64:	bf00      	nop
 8001d66:	3718      	adds	r7, #24
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	20000400 	.word	0x20000400
 8001d70:	40000800 	.word	0x40000800

08001d74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d7a:	4b0c      	ldr	r3, [pc, #48]	; (8001dac <MX_DMA_Init+0x38>)
 8001d7c:	695b      	ldr	r3, [r3, #20]
 8001d7e:	4a0b      	ldr	r2, [pc, #44]	; (8001dac <MX_DMA_Init+0x38>)
 8001d80:	f043 0301 	orr.w	r3, r3, #1
 8001d84:	6153      	str	r3, [r2, #20]
 8001d86:	4b09      	ldr	r3, [pc, #36]	; (8001dac <MX_DMA_Init+0x38>)
 8001d88:	695b      	ldr	r3, [r3, #20]
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	607b      	str	r3, [r7, #4]
 8001d90:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001d92:	2200      	movs	r2, #0
 8001d94:	2100      	movs	r1, #0
 8001d96:	200b      	movs	r0, #11
 8001d98:	f001 fb39 	bl	800340e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001d9c:	200b      	movs	r0, #11
 8001d9e:	f001 fb52 	bl	8003446 <HAL_NVIC_EnableIRQ>

}
 8001da2:	bf00      	nop
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40021000 	.word	0x40021000

08001db0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b088      	sub	sp, #32
 8001db4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db6:	f107 0310 	add.w	r3, r7, #16
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	605a      	str	r2, [r3, #4]
 8001dc0:	609a      	str	r2, [r3, #8]
 8001dc2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dc4:	4b45      	ldr	r3, [pc, #276]	; (8001edc <MX_GPIO_Init+0x12c>)
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	4a44      	ldr	r2, [pc, #272]	; (8001edc <MX_GPIO_Init+0x12c>)
 8001dca:	f043 0310 	orr.w	r3, r3, #16
 8001dce:	6193      	str	r3, [r2, #24]
 8001dd0:	4b42      	ldr	r3, [pc, #264]	; (8001edc <MX_GPIO_Init+0x12c>)
 8001dd2:	699b      	ldr	r3, [r3, #24]
 8001dd4:	f003 0310 	and.w	r3, r3, #16
 8001dd8:	60fb      	str	r3, [r7, #12]
 8001dda:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ddc:	4b3f      	ldr	r3, [pc, #252]	; (8001edc <MX_GPIO_Init+0x12c>)
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	4a3e      	ldr	r2, [pc, #248]	; (8001edc <MX_GPIO_Init+0x12c>)
 8001de2:	f043 0320 	orr.w	r3, r3, #32
 8001de6:	6193      	str	r3, [r2, #24]
 8001de8:	4b3c      	ldr	r3, [pc, #240]	; (8001edc <MX_GPIO_Init+0x12c>)
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	f003 0320 	and.w	r3, r3, #32
 8001df0:	60bb      	str	r3, [r7, #8]
 8001df2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df4:	4b39      	ldr	r3, [pc, #228]	; (8001edc <MX_GPIO_Init+0x12c>)
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	4a38      	ldr	r2, [pc, #224]	; (8001edc <MX_GPIO_Init+0x12c>)
 8001dfa:	f043 0304 	orr.w	r3, r3, #4
 8001dfe:	6193      	str	r3, [r2, #24]
 8001e00:	4b36      	ldr	r3, [pc, #216]	; (8001edc <MX_GPIO_Init+0x12c>)
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	f003 0304 	and.w	r3, r3, #4
 8001e08:	607b      	str	r3, [r7, #4]
 8001e0a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e0c:	4b33      	ldr	r3, [pc, #204]	; (8001edc <MX_GPIO_Init+0x12c>)
 8001e0e:	699b      	ldr	r3, [r3, #24]
 8001e10:	4a32      	ldr	r2, [pc, #200]	; (8001edc <MX_GPIO_Init+0x12c>)
 8001e12:	f043 0308 	orr.w	r3, r3, #8
 8001e16:	6193      	str	r3, [r2, #24]
 8001e18:	4b30      	ldr	r3, [pc, #192]	; (8001edc <MX_GPIO_Init+0x12c>)
 8001e1a:	699b      	ldr	r3, [r3, #24]
 8001e1c:	f003 0308 	and.w	r3, r3, #8
 8001e20:	603b      	str	r3, [r7, #0]
 8001e22:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001e24:	2200      	movs	r2, #0
 8001e26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e2a:	482d      	ldr	r0, [pc, #180]	; (8001ee0 <MX_GPIO_Init+0x130>)
 8001e2c:	f001 fe85 	bl	8003b3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);
 8001e30:	2200      	movs	r2, #0
 8001e32:	21b8      	movs	r1, #184	; 0xb8
 8001e34:	482b      	ldr	r0, [pc, #172]	; (8001ee4 <MX_GPIO_Init+0x134>)
 8001e36:	f001 fe80 	bl	8003b3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f44f 61fe 	mov.w	r1, #2032	; 0x7f0
 8001e40:	4829      	ldr	r0, [pc, #164]	; (8001ee8 <MX_GPIO_Init+0x138>)
 8001e42:	f001 fe7a 	bl	8003b3a <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001e46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e54:	2302      	movs	r3, #2
 8001e56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e58:	f107 0310 	add.w	r3, r7, #16
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4820      	ldr	r0, [pc, #128]	; (8001ee0 <MX_GPIO_Init+0x130>)
 8001e60:	f001 fcfa 	bl	8003858 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8001e64:	23b8      	movs	r3, #184	; 0xb8
 8001e66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e70:	2302      	movs	r3, #2
 8001e72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e74:	f107 0310 	add.w	r3, r7, #16
 8001e78:	4619      	mov	r1, r3
 8001e7a:	481a      	ldr	r0, [pc, #104]	; (8001ee4 <MX_GPIO_Init+0x134>)
 8001e7c:	f001 fcec 	bl	8003858 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001e80:	f44f 53f2 	mov.w	r3, #7744	; 0x1e40
 8001e84:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e86:	2300      	movs	r3, #0
 8001e88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e8e:	f107 0310 	add.w	r3, r7, #16
 8001e92:	4619      	mov	r1, r3
 8001e94:	4813      	ldr	r0, [pc, #76]	; (8001ee4 <MX_GPIO_Init+0x134>)
 8001e96:	f001 fcdf 	bl	8003858 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001e9a:	f44f 63fe 	mov.w	r3, #2032	; 0x7f0
 8001e9e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eac:	f107 0310 	add.w	r3, r7, #16
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	480d      	ldr	r0, [pc, #52]	; (8001ee8 <MX_GPIO_Init+0x138>)
 8001eb4:	f001 fcd0 	bl	8003858 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8001eb8:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8001ebc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec6:	f107 0310 	add.w	r3, r7, #16
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4806      	ldr	r0, [pc, #24]	; (8001ee8 <MX_GPIO_Init+0x138>)
 8001ece:	f001 fcc3 	bl	8003858 <HAL_GPIO_Init>

}
 8001ed2:	bf00      	nop
 8001ed4:	3720      	adds	r7, #32
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40021000 	.word	0x40021000
 8001ee0:	40011000 	.word	0x40011000
 8001ee4:	40010800 	.word	0x40010800
 8001ee8:	40010c00 	.word	0x40010c00

08001eec <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]

	if(htim == &htim3){
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	4a21      	ldr	r2, [pc, #132]	; (8001f7c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d132      	bne.n	8001f62 <HAL_TIM_PeriodElapsedCallback+0x76>
		segundos++;
 8001efc:	4b20      	ldr	r3, [pc, #128]	; (8001f80 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001efe:	f993 3000 	ldrsb.w	r3, [r3]
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	3301      	adds	r3, #1
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	b25a      	sxtb	r2, r3
 8001f0a:	4b1d      	ldr	r3, [pc, #116]	; (8001f80 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001f0c:	701a      	strb	r2, [r3, #0]
		if(segundos == 60){
 8001f0e:	4b1c      	ldr	r3, [pc, #112]	; (8001f80 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001f10:	f993 3000 	ldrsb.w	r3, [r3]
 8001f14:	2b3c      	cmp	r3, #60	; 0x3c
 8001f16:	d10b      	bne.n	8001f30 <HAL_TIM_PeriodElapsedCallback+0x44>
			minutos++;
 8001f18:	4b1a      	ldr	r3, [pc, #104]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001f1a:	f993 3000 	ldrsb.w	r3, [r3]
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	3301      	adds	r3, #1
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	b25a      	sxtb	r2, r3
 8001f26:	4b17      	ldr	r3, [pc, #92]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001f28:	701a      	strb	r2, [r3, #0]
			segundos=0;
 8001f2a:	4b15      	ldr	r3, [pc, #84]	; (8001f80 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	701a      	strb	r2, [r3, #0]
		}
		if(minutos==60){
 8001f30:	4b14      	ldr	r3, [pc, #80]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001f32:	f993 3000 	ldrsb.w	r3, [r3]
 8001f36:	2b3c      	cmp	r3, #60	; 0x3c
 8001f38:	d10b      	bne.n	8001f52 <HAL_TIM_PeriodElapsedCallback+0x66>
			horas++;
 8001f3a:	4b13      	ldr	r3, [pc, #76]	; (8001f88 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001f3c:	f993 3000 	ldrsb.w	r3, [r3]
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	3301      	adds	r3, #1
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	b25a      	sxtb	r2, r3
 8001f48:	4b0f      	ldr	r3, [pc, #60]	; (8001f88 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001f4a:	701a      	strb	r2, [r3, #0]
			minutos=0;
 8001f4c:	4b0d      	ldr	r3, [pc, #52]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	701a      	strb	r2, [r3, #0]
		}
		if(horas==24){
 8001f52:	4b0d      	ldr	r3, [pc, #52]	; (8001f88 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001f54:	f993 3000 	ldrsb.w	r3, [r3]
 8001f58:	2b18      	cmp	r3, #24
 8001f5a:	d102      	bne.n	8001f62 <HAL_TIM_PeriodElapsedCallback+0x76>
			horas=00;
 8001f5c:	4b0a      	ldr	r3, [pc, #40]	; (8001f88 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	701a      	strb	r2, [r3, #0]
		}
	}
	if(htim == &htim4){
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a09      	ldr	r2, [pc, #36]	; (8001f8c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d104      	bne.n	8001f74 <HAL_TIM_PeriodElapsedCallback+0x88>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001f6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f6e:	4808      	ldr	r0, [pc, #32]	; (8001f90 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001f70:	f001 fdfb 	bl	8003b6a <HAL_GPIO_TogglePin>
	}
}
 8001f74:	bf00      	nop
 8001f76:	3708      	adds	r7, #8
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	20000448 	.word	0x20000448
 8001f80:	20000237 	.word	0x20000237
 8001f84:	200003bc 	.word	0x200003bc
 8001f88:	20000234 	.word	0x20000234
 8001f8c:	20000400 	.word	0x20000400
 8001f90:	40011000 	.word	0x40011000

08001f94 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
	flag=1;
 8001f9c:	4b03      	ldr	r3, [pc, #12]	; (8001fac <HAL_ADC_ConvCpltCallback+0x18>)
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	701a      	strb	r2, [r3, #0]
}
 8001fa2:	bf00      	nop
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bc80      	pop	{r7}
 8001faa:	4770      	bx	lr
 8001fac:	20000236 	.word	0x20000236

08001fb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001fb4:	bf00      	nop
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr

08001fbc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001fc2:	4b15      	ldr	r3, [pc, #84]	; (8002018 <HAL_MspInit+0x5c>)
 8001fc4:	699b      	ldr	r3, [r3, #24]
 8001fc6:	4a14      	ldr	r2, [pc, #80]	; (8002018 <HAL_MspInit+0x5c>)
 8001fc8:	f043 0301 	orr.w	r3, r3, #1
 8001fcc:	6193      	str	r3, [r2, #24]
 8001fce:	4b12      	ldr	r3, [pc, #72]	; (8002018 <HAL_MspInit+0x5c>)
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	60bb      	str	r3, [r7, #8]
 8001fd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fda:	4b0f      	ldr	r3, [pc, #60]	; (8002018 <HAL_MspInit+0x5c>)
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	4a0e      	ldr	r2, [pc, #56]	; (8002018 <HAL_MspInit+0x5c>)
 8001fe0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fe4:	61d3      	str	r3, [r2, #28]
 8001fe6:	4b0c      	ldr	r3, [pc, #48]	; (8002018 <HAL_MspInit+0x5c>)
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fee:	607b      	str	r3, [r7, #4]
 8001ff0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ff2:	4b0a      	ldr	r3, [pc, #40]	; (800201c <HAL_MspInit+0x60>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	4a04      	ldr	r2, [pc, #16]	; (800201c <HAL_MspInit+0x60>)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800200e:	bf00      	nop
 8002010:	3714      	adds	r7, #20
 8002012:	46bd      	mov	sp, r7
 8002014:	bc80      	pop	{r7}
 8002016:	4770      	bx	lr
 8002018:	40021000 	.word	0x40021000
 800201c:	40010000 	.word	0x40010000

08002020 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b088      	sub	sp, #32
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002028:	f107 0310 	add.w	r3, r7, #16
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	605a      	str	r2, [r3, #4]
 8002032:	609a      	str	r2, [r3, #8]
 8002034:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a28      	ldr	r2, [pc, #160]	; (80020dc <HAL_ADC_MspInit+0xbc>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d149      	bne.n	80020d4 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002040:	4b27      	ldr	r3, [pc, #156]	; (80020e0 <HAL_ADC_MspInit+0xc0>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	4a26      	ldr	r2, [pc, #152]	; (80020e0 <HAL_ADC_MspInit+0xc0>)
 8002046:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800204a:	6193      	str	r3, [r2, #24]
 800204c:	4b24      	ldr	r3, [pc, #144]	; (80020e0 <HAL_ADC_MspInit+0xc0>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002054:	60fb      	str	r3, [r7, #12]
 8002056:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002058:	4b21      	ldr	r3, [pc, #132]	; (80020e0 <HAL_ADC_MspInit+0xc0>)
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	4a20      	ldr	r2, [pc, #128]	; (80020e0 <HAL_ADC_MspInit+0xc0>)
 800205e:	f043 0304 	orr.w	r3, r3, #4
 8002062:	6193      	str	r3, [r2, #24]
 8002064:	4b1e      	ldr	r3, [pc, #120]	; (80020e0 <HAL_ADC_MspInit+0xc0>)
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	f003 0304 	and.w	r3, r3, #4
 800206c:	60bb      	str	r3, [r7, #8]
 800206e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002070:	2303      	movs	r3, #3
 8002072:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002074:	2303      	movs	r3, #3
 8002076:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002078:	f107 0310 	add.w	r3, r7, #16
 800207c:	4619      	mov	r1, r3
 800207e:	4819      	ldr	r0, [pc, #100]	; (80020e4 <HAL_ADC_MspInit+0xc4>)
 8002080:	f001 fbea 	bl	8003858 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002084:	4b18      	ldr	r3, [pc, #96]	; (80020e8 <HAL_ADC_MspInit+0xc8>)
 8002086:	4a19      	ldr	r2, [pc, #100]	; (80020ec <HAL_ADC_MspInit+0xcc>)
 8002088:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800208a:	4b17      	ldr	r3, [pc, #92]	; (80020e8 <HAL_ADC_MspInit+0xc8>)
 800208c:	2200      	movs	r2, #0
 800208e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002090:	4b15      	ldr	r3, [pc, #84]	; (80020e8 <HAL_ADC_MspInit+0xc8>)
 8002092:	2200      	movs	r2, #0
 8002094:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002096:	4b14      	ldr	r3, [pc, #80]	; (80020e8 <HAL_ADC_MspInit+0xc8>)
 8002098:	2280      	movs	r2, #128	; 0x80
 800209a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800209c:	4b12      	ldr	r3, [pc, #72]	; (80020e8 <HAL_ADC_MspInit+0xc8>)
 800209e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020a2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80020a4:	4b10      	ldr	r3, [pc, #64]	; (80020e8 <HAL_ADC_MspInit+0xc8>)
 80020a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020aa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80020ac:	4b0e      	ldr	r3, [pc, #56]	; (80020e8 <HAL_ADC_MspInit+0xc8>)
 80020ae:	2220      	movs	r2, #32
 80020b0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80020b2:	4b0d      	ldr	r3, [pc, #52]	; (80020e8 <HAL_ADC_MspInit+0xc8>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80020b8:	480b      	ldr	r0, [pc, #44]	; (80020e8 <HAL_ADC_MspInit+0xc8>)
 80020ba:	f001 f9df 	bl	800347c <HAL_DMA_Init>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80020c4:	f7ff ff74 	bl	8001fb0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4a07      	ldr	r2, [pc, #28]	; (80020e8 <HAL_ADC_MspInit+0xc8>)
 80020cc:	621a      	str	r2, [r3, #32]
 80020ce:	4a06      	ldr	r2, [pc, #24]	; (80020e8 <HAL_ADC_MspInit+0xc8>)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80020d4:	bf00      	nop
 80020d6:	3720      	adds	r7, #32
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40012400 	.word	0x40012400
 80020e0:	40021000 	.word	0x40021000
 80020e4:	40010800 	.word	0x40010800
 80020e8:	2000026c 	.word	0x2000026c
 80020ec:	40020008 	.word	0x40020008

080020f0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002100:	d10b      	bne.n	800211a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002102:	4b08      	ldr	r3, [pc, #32]	; (8002124 <HAL_TIM_PWM_MspInit+0x34>)
 8002104:	69db      	ldr	r3, [r3, #28]
 8002106:	4a07      	ldr	r2, [pc, #28]	; (8002124 <HAL_TIM_PWM_MspInit+0x34>)
 8002108:	f043 0301 	orr.w	r3, r3, #1
 800210c:	61d3      	str	r3, [r2, #28]
 800210e:	4b05      	ldr	r3, [pc, #20]	; (8002124 <HAL_TIM_PWM_MspInit+0x34>)
 8002110:	69db      	ldr	r3, [r3, #28]
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800211a:	bf00      	nop
 800211c:	3714      	adds	r7, #20
 800211e:	46bd      	mov	sp, r7
 8002120:	bc80      	pop	{r7}
 8002122:	4770      	bx	lr
 8002124:	40021000 	.word	0x40021000

08002128 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a1a      	ldr	r2, [pc, #104]	; (80021a0 <HAL_TIM_Base_MspInit+0x78>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d114      	bne.n	8002164 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800213a:	4b1a      	ldr	r3, [pc, #104]	; (80021a4 <HAL_TIM_Base_MspInit+0x7c>)
 800213c:	69db      	ldr	r3, [r3, #28]
 800213e:	4a19      	ldr	r2, [pc, #100]	; (80021a4 <HAL_TIM_Base_MspInit+0x7c>)
 8002140:	f043 0302 	orr.w	r3, r3, #2
 8002144:	61d3      	str	r3, [r2, #28]
 8002146:	4b17      	ldr	r3, [pc, #92]	; (80021a4 <HAL_TIM_Base_MspInit+0x7c>)
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002152:	2200      	movs	r2, #0
 8002154:	2100      	movs	r1, #0
 8002156:	201d      	movs	r0, #29
 8002158:	f001 f959 	bl	800340e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800215c:	201d      	movs	r0, #29
 800215e:	f001 f972 	bl	8003446 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002162:	e018      	b.n	8002196 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM4)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a0f      	ldr	r2, [pc, #60]	; (80021a8 <HAL_TIM_Base_MspInit+0x80>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d113      	bne.n	8002196 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800216e:	4b0d      	ldr	r3, [pc, #52]	; (80021a4 <HAL_TIM_Base_MspInit+0x7c>)
 8002170:	69db      	ldr	r3, [r3, #28]
 8002172:	4a0c      	ldr	r2, [pc, #48]	; (80021a4 <HAL_TIM_Base_MspInit+0x7c>)
 8002174:	f043 0304 	orr.w	r3, r3, #4
 8002178:	61d3      	str	r3, [r2, #28]
 800217a:	4b0a      	ldr	r3, [pc, #40]	; (80021a4 <HAL_TIM_Base_MspInit+0x7c>)
 800217c:	69db      	ldr	r3, [r3, #28]
 800217e:	f003 0304 	and.w	r3, r3, #4
 8002182:	60bb      	str	r3, [r7, #8]
 8002184:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	201e      	movs	r0, #30
 800218c:	f001 f93f 	bl	800340e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002190:	201e      	movs	r0, #30
 8002192:	f001 f958 	bl	8003446 <HAL_NVIC_EnableIRQ>
}
 8002196:	bf00      	nop
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40000400 	.word	0x40000400
 80021a4:	40021000 	.word	0x40021000
 80021a8:	40000800 	.word	0x40000800

080021ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b08a      	sub	sp, #40	; 0x28
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b4:	f107 0314 	add.w	r3, r7, #20
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021ca:	d142      	bne.n	8002252 <HAL_TIM_MspPostInit+0xa6>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021cc:	4b23      	ldr	r3, [pc, #140]	; (800225c <HAL_TIM_MspPostInit+0xb0>)
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	4a22      	ldr	r2, [pc, #136]	; (800225c <HAL_TIM_MspPostInit+0xb0>)
 80021d2:	f043 0304 	orr.w	r3, r3, #4
 80021d6:	6193      	str	r3, [r2, #24]
 80021d8:	4b20      	ldr	r3, [pc, #128]	; (800225c <HAL_TIM_MspPostInit+0xb0>)
 80021da:	699b      	ldr	r3, [r3, #24]
 80021dc:	f003 0304 	and.w	r3, r3, #4
 80021e0:	613b      	str	r3, [r7, #16]
 80021e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e4:	4b1d      	ldr	r3, [pc, #116]	; (800225c <HAL_TIM_MspPostInit+0xb0>)
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	4a1c      	ldr	r2, [pc, #112]	; (800225c <HAL_TIM_MspPostInit+0xb0>)
 80021ea:	f043 0308 	orr.w	r3, r3, #8
 80021ee:	6193      	str	r3, [r2, #24]
 80021f0:	4b1a      	ldr	r3, [pc, #104]	; (800225c <HAL_TIM_MspPostInit+0xb0>)
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	f003 0308 	and.w	r3, r3, #8
 80021f8:	60fb      	str	r3, [r7, #12]
 80021fa:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 80021fc:	f248 0304 	movw	r3, #32772	; 0x8004
 8002200:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002202:	2302      	movs	r3, #2
 8002204:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002206:	2302      	movs	r3, #2
 8002208:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220a:	f107 0314 	add.w	r3, r7, #20
 800220e:	4619      	mov	r1, r3
 8002210:	4813      	ldr	r0, [pc, #76]	; (8002260 <HAL_TIM_MspPostInit+0xb4>)
 8002212:	f001 fb21 	bl	8003858 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002216:	2308      	movs	r3, #8
 8002218:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221a:	2302      	movs	r3, #2
 800221c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800221e:	2302      	movs	r3, #2
 8002220:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002222:	f107 0314 	add.w	r3, r7, #20
 8002226:	4619      	mov	r1, r3
 8002228:	480e      	ldr	r0, [pc, #56]	; (8002264 <HAL_TIM_MspPostInit+0xb8>)
 800222a:	f001 fb15 	bl	8003858 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800222e:	4b0e      	ldr	r3, [pc, #56]	; (8002268 <HAL_TIM_MspPostInit+0xbc>)
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	627b      	str	r3, [r7, #36]	; 0x24
 8002234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002236:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800223a:	627b      	str	r3, [r7, #36]	; 0x24
 800223c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002242:	627b      	str	r3, [r7, #36]	; 0x24
 8002244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002246:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800224a:	627b      	str	r3, [r7, #36]	; 0x24
 800224c:	4a06      	ldr	r2, [pc, #24]	; (8002268 <HAL_TIM_MspPostInit+0xbc>)
 800224e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002250:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002252:	bf00      	nop
 8002254:	3728      	adds	r7, #40	; 0x28
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	40021000 	.word	0x40021000
 8002260:	40010800 	.word	0x40010800
 8002264:	40010c00 	.word	0x40010c00
 8002268:	40010000 	.word	0x40010000

0800226c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002270:	bf00      	nop
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr

08002278 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800227c:	e7fe      	b.n	800227c <HardFault_Handler+0x4>

0800227e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800227e:	b480      	push	{r7}
 8002280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002282:	e7fe      	b.n	8002282 <MemManage_Handler+0x4>

08002284 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002288:	e7fe      	b.n	8002288 <BusFault_Handler+0x4>

0800228a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800228a:	b480      	push	{r7}
 800228c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800228e:	e7fe      	b.n	800228e <UsageFault_Handler+0x4>

08002290 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002294:	bf00      	nop
 8002296:	46bd      	mov	sp, r7
 8002298:	bc80      	pop	{r7}
 800229a:	4770      	bx	lr

0800229c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022a0:	bf00      	nop
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr

080022a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr

080022b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022b8:	f000 fbe2 	bl	8002a80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022bc:	bf00      	nop
 80022be:	bd80      	pop	{r7, pc}

080022c0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80022c4:	4802      	ldr	r0, [pc, #8]	; (80022d0 <DMA1_Channel1_IRQHandler+0x10>)
 80022c6:	f001 f993 	bl	80035f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	2000026c 	.word	0x2000026c

080022d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022d8:	4802      	ldr	r0, [pc, #8]	; (80022e4 <TIM3_IRQHandler+0x10>)
 80022da:	f002 fa93 	bl	8004804 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	20000448 	.word	0x20000448

080022e8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80022ec:	4802      	ldr	r0, [pc, #8]	; (80022f8 <TIM4_IRQHandler+0x10>)
 80022ee:	f002 fa89 	bl	8004804 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	20000400 	.word	0x20000400

080022fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002300:	bf00      	nop
 8002302:	46bd      	mov	sp, r7
 8002304:	bc80      	pop	{r7}
 8002306:	4770      	bx	lr

08002308 <aquecendo>:
 *  Created on: 7 de dez de 2020
 *      Author: andre
 */
#include "telas.h"

void aquecendo(void){
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
	limpar();
 800230c:	f7fe fdc2 	bl	8000e94 <limpar>
	escreve_string(0x80, "Aquecendo...");
 8002310:	4904      	ldr	r1, [pc, #16]	; (8002324 <aquecendo+0x1c>)
 8002312:	2080      	movs	r0, #128	; 0x80
 8002314:	f7fe fe38 	bl	8000f88 <escreve_string>
	escreve_string(0xC0, "Temp. atual: 0");
 8002318:	4903      	ldr	r1, [pc, #12]	; (8002328 <aquecendo+0x20>)
 800231a:	20c0      	movs	r0, #192	; 0xc0
 800231c:	f7fe fe34 	bl	8000f88 <escreve_string>
}
 8002320:	bf00      	nop
 8002322:	bd80      	pop	{r7, pc}
 8002324:	08005698 	.word	0x08005698
 8002328:	080056a8 	.word	0x080056a8

0800232c <resfriando>:

void resfriando(void){
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
	limpar();
 8002330:	f7fe fdb0 	bl	8000e94 <limpar>
	escreve_string(0x80, "Resfriando...");
 8002334:	4904      	ldr	r1, [pc, #16]	; (8002348 <resfriando+0x1c>)
 8002336:	2080      	movs	r0, #128	; 0x80
 8002338:	f7fe fe26 	bl	8000f88 <escreve_string>
	escreve_string(0xC0, "Temp. atual:0");
 800233c:	4903      	ldr	r1, [pc, #12]	; (800234c <resfriando+0x20>)
 800233e:	20c0      	movs	r0, #192	; 0xc0
 8002340:	f7fe fe22 	bl	8000f88 <escreve_string>

}
 8002344:	bf00      	nop
 8002346:	bd80      	pop	{r7, pc}
 8002348:	080056b8 	.word	0x080056b8
 800234c:	080056c8 	.word	0x080056c8

08002350 <menuAgua>:

void menuAgua(void){
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
	int8_t valor, aux2;
	limpar();
 8002356:	f7fe fd9d 	bl	8000e94 <limpar>
	escreve_string(0x80, "Natural");
 800235a:	4931      	ldr	r1, [pc, #196]	; (8002420 <menuAgua+0xd0>)
 800235c:	2080      	movs	r0, #128	; 0x80
 800235e:	f7fe fe13 	bl	8000f88 <escreve_string>
	escreve_string(0xc0, "Conf.| + - |Sair");
 8002362:	4930      	ldr	r1, [pc, #192]	; (8002424 <menuAgua+0xd4>)
 8002364:	20c0      	movs	r0, #192	; 0xc0
 8002366:	f7fe fe0f 	bl	8000f88 <escreve_string>
	aux2=0;
 800236a:	2300      	movs	r3, #0
 800236c:	71fb      	strb	r3, [r7, #7]
	while(1){
		valor = botoes();
 800236e:	f7ff fa19 	bl	80017a4 <botoes>
 8002372:	4603      	mov	r3, r0
 8002374:	71bb      	strb	r3, [r7, #6]
		switch(valor){
 8002376:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d002      	beq.n	8002384 <menuAgua+0x34>
 800237e:	2b04      	cmp	r3, #4
 8002380:	d013      	beq.n	80023aa <menuAgua+0x5a>
 8002382:	e017      	b.n	80023b4 <menuAgua+0x64>
		case 1:
			if(aux2 == 0 ) aguaNatural();
 8002384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d101      	bne.n	8002390 <menuAgua+0x40>
 800238c:	f7fe faf6 	bl	800097c <aguaNatural>
			if(aux2 == 1 ) aguaQuente();
 8002390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002394:	2b01      	cmp	r3, #1
 8002396:	d101      	bne.n	800239c <menuAgua+0x4c>
 8002398:	f7fe fb1a 	bl	80009d0 <aguaQuente>
			if(aux2 == 2 ) aguaGelada();
 800239c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d13b      	bne.n	800241c <menuAgua+0xcc>
 80023a4:	f7fe fb44 	bl	8000a30 <aguaGelada>
			break;
 80023a8:	e038      	b.n	800241c <menuAgua+0xcc>
		case 4:
			sairEscrever();
 80023aa:	f000 fad9 	bl	8002960 <sairEscrever>
			relogio();
 80023ae:	f000 fa45 	bl	800283c <relogio>
			break;
 80023b2:	e034      	b.n	800241e <menuAgua+0xce>
		default:
			if(valor == 2)aux2++;
 80023b4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d105      	bne.n	80023c8 <menuAgua+0x78>
 80023bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	3301      	adds	r3, #1
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	71fb      	strb	r3, [r7, #7]
			if(valor == 3)aux2--;
 80023c8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80023cc:	2b03      	cmp	r3, #3
 80023ce:	d105      	bne.n	80023dc <menuAgua+0x8c>
 80023d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	3b01      	subs	r3, #1
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	71fb      	strb	r3, [r7, #7]
			if(aux2== 3)aux2=0;
 80023dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e0:	2b03      	cmp	r3, #3
 80023e2:	d101      	bne.n	80023e8 <menuAgua+0x98>
 80023e4:	2300      	movs	r3, #0
 80023e6:	71fb      	strb	r3, [r7, #7]
			if(aux2== -1)aux2=2;
 80023e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023f0:	d101      	bne.n	80023f6 <menuAgua+0xa6>
 80023f2:	2302      	movs	r3, #2
 80023f4:	71fb      	strb	r3, [r7, #7]
			if(aux2==0)aguanEscrita();
 80023f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d101      	bne.n	8002402 <menuAgua+0xb2>
 80023fe:	f000 fac1 	bl	8002984 <aguanEscrita>
			if(aux2==2)aguagEscrita();
 8002402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002406:	2b02      	cmp	r3, #2
 8002408:	d101      	bne.n	800240e <menuAgua+0xbe>
 800240a:	f000 fa85 	bl	8002918 <aguagEscrita>
			if(aux2==1)aguaqEscrita();
 800240e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d1ab      	bne.n	800236e <menuAgua+0x1e>
 8002416:	f000 fa91 	bl	800293c <aguaqEscrita>
 800241a:	e7a8      	b.n	800236e <menuAgua+0x1e>
			break;
 800241c:	bf00      	nop
		valor = botoes();
 800241e:	e7a6      	b.n	800236e <menuAgua+0x1e>
 8002420:	080056d8 	.word	0x080056d8
 8002424:	080056e0 	.word	0x080056e0

08002428 <confirmacao>:
	limpar();
	escreve_string(0x80, "Misturando gás");
	escreve_string(0xc0, capsula[num].nome);
}

void confirmacao(void){
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
	escreve_string(0xc0, " Conf=C | Sair=S");
 800242c:	4902      	ldr	r1, [pc, #8]	; (8002438 <confirmacao+0x10>)
 800242e:	20c0      	movs	r0, #192	; 0xc0
 8002430:	f7fe fdaa 	bl	8000f88 <escreve_string>
}
 8002434:	bf00      	nop
 8002436:	bd80      	pop	{r7, pc}
 8002438:	08005704 	.word	0x08005704

0800243c <capsulaEscolhida>:

void capsulaEscolhida(int8_t tipo){
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	4603      	mov	r3, r0
 8002444:	71fb      	strb	r3, [r7, #7]
	int8_t valor;
	switch (tipo){
 8002446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244a:	3b01      	subs	r3, #1
 800244c:	2b04      	cmp	r3, #4
 800244e:	f200 8148 	bhi.w	80026e2 <capsulaEscolhida+0x2a6>
 8002452:	a201      	add	r2, pc, #4	; (adr r2, 8002458 <capsulaEscolhida+0x1c>)
 8002454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002458:	0800246d 	.word	0x0800246d
 800245c:	080024e3 	.word	0x080024e3
 8002460:	08002569 	.word	0x08002569
 8002464:	080025e7 	.word	0x080025e7
 8002468:	08002665 	.word	0x08002665
	case 1:
		limpar();
 800246c:	f7fe fd12 	bl	8000e94 <limpar>
		escreve_string(0x86, capsula[0].nome);
 8002470:	49a5      	ldr	r1, [pc, #660]	; (8002708 <capsulaEscolhida+0x2cc>)
 8002472:	2086      	movs	r0, #134	; 0x86
 8002474:	f7fe fd88 	bl	8000f88 <escreve_string>
		HAL_Delay(1000);
 8002478:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800247c:	f000 fb1c 	bl	8002ab8 <HAL_Delay>

		limpar();
 8002480:	f7fe fd08 	bl	8000e94 <limpar>
		HAL_Delay(300);
 8002484:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002488:	f000 fb16 	bl	8002ab8 <HAL_Delay>
		escreve_string(0x86, capsula[0].nome);
 800248c:	499e      	ldr	r1, [pc, #632]	; (8002708 <capsulaEscolhida+0x2cc>)
 800248e:	2086      	movs	r0, #134	; 0x86
 8002490:	f7fe fd7a 	bl	8000f88 <escreve_string>
		HAL_Delay(1000);
 8002494:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002498:	f000 fb0e 	bl	8002ab8 <HAL_Delay>

		limpar();
 800249c:	f7fe fcfa 	bl	8000e94 <limpar>
		HAL_Delay(300);
 80024a0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80024a4:	f000 fb08 	bl	8002ab8 <HAL_Delay>
		escreve_string(0x86, capsula[0].nome);
 80024a8:	4997      	ldr	r1, [pc, #604]	; (8002708 <capsulaEscolhida+0x2cc>)
 80024aa:	2086      	movs	r0, #134	; 0x86
 80024ac:	f7fe fd6c 	bl	8000f88 <escreve_string>
		confirmacao();
 80024b0:	f7ff ffba 	bl	8002428 <confirmacao>
		valor = botoes();
 80024b4:	f7ff f976 	bl	80017a4 <botoes>
 80024b8:	4603      	mov	r3, r0
 80024ba:	73fb      	strb	r3, [r7, #15]
		if(valor == 1){
 80024bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d102      	bne.n	80024ca <capsulaEscolhida+0x8e>
			menuAgua();
 80024c4:	f7ff ff44 	bl	8002350 <menuAgua>
			sairEscrever();
		}else{
			valor = botoes();
		}

		break;
 80024c8:	e11a      	b.n	8002700 <capsulaEscolhida+0x2c4>
		}else if(valor==4){
 80024ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024ce:	2b04      	cmp	r3, #4
 80024d0:	d102      	bne.n	80024d8 <capsulaEscolhida+0x9c>
			sairEscrever();
 80024d2:	f000 fa45 	bl	8002960 <sairEscrever>
		break;
 80024d6:	e113      	b.n	8002700 <capsulaEscolhida+0x2c4>
			valor = botoes();
 80024d8:	f7ff f964 	bl	80017a4 <botoes>
 80024dc:	4603      	mov	r3, r0
 80024de:	73fb      	strb	r3, [r7, #15]
		break;
 80024e0:	e10e      	b.n	8002700 <capsulaEscolhida+0x2c4>
	case 2:
		limpar();
 80024e2:	f7fe fcd7 	bl	8000e94 <limpar>
		HAL_Delay(300);
 80024e6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80024ea:	f000 fae5 	bl	8002ab8 <HAL_Delay>
		escreve_string(0x82, capsula[3].nome);
 80024ee:	4987      	ldr	r1, [pc, #540]	; (800270c <capsulaEscolhida+0x2d0>)
 80024f0:	2082      	movs	r0, #130	; 0x82
 80024f2:	f7fe fd49 	bl	8000f88 <escreve_string>
		confirmacao();
 80024f6:	f7ff ff97 	bl	8002428 <confirmacao>
		HAL_Delay(1000);
 80024fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80024fe:	f000 fadb 	bl	8002ab8 <HAL_Delay>

		limpar();
 8002502:	f7fe fcc7 	bl	8000e94 <limpar>
		HAL_Delay(300);
 8002506:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800250a:	f000 fad5 	bl	8002ab8 <HAL_Delay>
		escreve_string(0x82, capsula[3].nome);
 800250e:	497f      	ldr	r1, [pc, #508]	; (800270c <capsulaEscolhida+0x2d0>)
 8002510:	2082      	movs	r0, #130	; 0x82
 8002512:	f7fe fd39 	bl	8000f88 <escreve_string>
		confirmacao();
 8002516:	f7ff ff87 	bl	8002428 <confirmacao>
		HAL_Delay(1000);
 800251a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800251e:	f000 facb 	bl	8002ab8 <HAL_Delay>

		limpar();
 8002522:	f7fe fcb7 	bl	8000e94 <limpar>
		HAL_Delay(300);
 8002526:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800252a:	f000 fac5 	bl	8002ab8 <HAL_Delay>
		escreve_string(0x82, capsula[3].nome);
 800252e:	4977      	ldr	r1, [pc, #476]	; (800270c <capsulaEscolhida+0x2d0>)
 8002530:	2082      	movs	r0, #130	; 0x82
 8002532:	f7fe fd29 	bl	8000f88 <escreve_string>
		confirmacao();
 8002536:	f7ff ff77 	bl	8002428 <confirmacao>

		valor=botoes();
 800253a:	f7ff f933 	bl	80017a4 <botoes>
 800253e:	4603      	mov	r3, r0
 8002540:	73fb      	strb	r3, [r7, #15]

		if(valor == 1){
 8002542:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d102      	bne.n	8002550 <capsulaEscolhida+0x114>
			aguaComGas();
 800254a:	f7fe fb05 	bl	8000b58 <aguaComGas>
		}else if(valor==4){
			sairEscrever();
		}else{
			valor = botoes();
		}
		break;
 800254e:	e0d7      	b.n	8002700 <capsulaEscolhida+0x2c4>
		}else if(valor==4){
 8002550:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002554:	2b04      	cmp	r3, #4
 8002556:	d102      	bne.n	800255e <capsulaEscolhida+0x122>
			sairEscrever();
 8002558:	f000 fa02 	bl	8002960 <sairEscrever>
		break;
 800255c:	e0d0      	b.n	8002700 <capsulaEscolhida+0x2c4>
			valor = botoes();
 800255e:	f7ff f921 	bl	80017a4 <botoes>
 8002562:	4603      	mov	r3, r0
 8002564:	73fb      	strb	r3, [r7, #15]
		break;
 8002566:	e0cb      	b.n	8002700 <capsulaEscolhida+0x2c4>

	case 3:
		limpar();
 8002568:	f7fe fc94 	bl	8000e94 <limpar>
		escreve_string(0x83, capsula[4].nome);
 800256c:	4968      	ldr	r1, [pc, #416]	; (8002710 <capsulaEscolhida+0x2d4>)
 800256e:	2083      	movs	r0, #131	; 0x83
 8002570:	f7fe fd0a 	bl	8000f88 <escreve_string>
		confirmacao();
 8002574:	f7ff ff58 	bl	8002428 <confirmacao>
		HAL_Delay(1000);
 8002578:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800257c:	f000 fa9c 	bl	8002ab8 <HAL_Delay>

		limpar();
 8002580:	f7fe fc88 	bl	8000e94 <limpar>
		HAL_Delay(300);
 8002584:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002588:	f000 fa96 	bl	8002ab8 <HAL_Delay>
		escreve_string(0x83, capsula[4].nome);
 800258c:	4960      	ldr	r1, [pc, #384]	; (8002710 <capsulaEscolhida+0x2d4>)
 800258e:	2083      	movs	r0, #131	; 0x83
 8002590:	f7fe fcfa 	bl	8000f88 <escreve_string>
		confirmacao();
 8002594:	f7ff ff48 	bl	8002428 <confirmacao>
		HAL_Delay(1000);
 8002598:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800259c:	f000 fa8c 	bl	8002ab8 <HAL_Delay>

		limpar();
 80025a0:	f7fe fc78 	bl	8000e94 <limpar>
		HAL_Delay(300);
 80025a4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80025a8:	f000 fa86 	bl	8002ab8 <HAL_Delay>
		escreve_string(0x83, capsula[4].nome);
 80025ac:	4958      	ldr	r1, [pc, #352]	; (8002710 <capsulaEscolhida+0x2d4>)
 80025ae:	2083      	movs	r0, #131	; 0x83
 80025b0:	f7fe fcea 	bl	8000f88 <escreve_string>
		confirmacao();
 80025b4:	f7ff ff38 	bl	8002428 <confirmacao>

		valor = botoes();
 80025b8:	f7ff f8f4 	bl	80017a4 <botoes>
 80025bc:	4603      	mov	r3, r0
 80025be:	73fb      	strb	r3, [r7, #15]

		if(valor == 1){
 80025c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d102      	bne.n	80025ce <capsulaEscolhida+0x192>
			chaGelado();
 80025c8:	f7fe fa62 	bl	8000a90 <chaGelado>
		}else if(valor==4){
			sairEscrever();
		}else{
			valor = botoes();
		}
		break;
 80025cc:	e098      	b.n	8002700 <capsulaEscolhida+0x2c4>
		}else if(valor==4){
 80025ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025d2:	2b04      	cmp	r3, #4
 80025d4:	d102      	bne.n	80025dc <capsulaEscolhida+0x1a0>
			sairEscrever();
 80025d6:	f000 f9c3 	bl	8002960 <sairEscrever>
		break;
 80025da:	e091      	b.n	8002700 <capsulaEscolhida+0x2c4>
			valor = botoes();
 80025dc:	f7ff f8e2 	bl	80017a4 <botoes>
 80025e0:	4603      	mov	r3, r0
 80025e2:	73fb      	strb	r3, [r7, #15]
		break;
 80025e4:	e08c      	b.n	8002700 <capsulaEscolhida+0x2c4>
	case 4:
		limpar();
 80025e6:	f7fe fc55 	bl	8000e94 <limpar>
		escreve_string(0x83, capsula[5].nome);
 80025ea:	494a      	ldr	r1, [pc, #296]	; (8002714 <capsulaEscolhida+0x2d8>)
 80025ec:	2083      	movs	r0, #131	; 0x83
 80025ee:	f7fe fccb 	bl	8000f88 <escreve_string>
		confirmacao();
 80025f2:	f7ff ff19 	bl	8002428 <confirmacao>
		HAL_Delay(1000);
 80025f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025fa:	f000 fa5d 	bl	8002ab8 <HAL_Delay>

		limpar();
 80025fe:	f7fe fc49 	bl	8000e94 <limpar>
		HAL_Delay(300);
 8002602:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002606:	f000 fa57 	bl	8002ab8 <HAL_Delay>
		escreve_string(0x83, capsula[5].nome);
 800260a:	4942      	ldr	r1, [pc, #264]	; (8002714 <capsulaEscolhida+0x2d8>)
 800260c:	2083      	movs	r0, #131	; 0x83
 800260e:	f7fe fcbb 	bl	8000f88 <escreve_string>
		confirmacao();
 8002612:	f7ff ff09 	bl	8002428 <confirmacao>
		HAL_Delay(1000);
 8002616:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800261a:	f000 fa4d 	bl	8002ab8 <HAL_Delay>

		limpar();
 800261e:	f7fe fc39 	bl	8000e94 <limpar>
		HAL_Delay(300);
 8002622:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002626:	f000 fa47 	bl	8002ab8 <HAL_Delay>
		escreve_string(0x83, capsula[5].nome);
 800262a:	493a      	ldr	r1, [pc, #232]	; (8002714 <capsulaEscolhida+0x2d8>)
 800262c:	2083      	movs	r0, #131	; 0x83
 800262e:	f7fe fcab 	bl	8000f88 <escreve_string>
		confirmacao();
 8002632:	f7ff fef9 	bl	8002428 <confirmacao>


		valor = botoes();
 8002636:	f7ff f8b5 	bl	80017a4 <botoes>
 800263a:	4603      	mov	r3, r0
 800263c:	73fb      	strb	r3, [r7, #15]

		if(valor == 1){
 800263e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d102      	bne.n	800264c <capsulaEscolhida+0x210>
			chaQuente();
 8002646:	f7fe fa55 	bl	8000af4 <chaQuente>
		}else if(valor==4){
			sairEscrever();
		}else{
			valor = botoes();
		}
		break;
 800264a:	e059      	b.n	8002700 <capsulaEscolhida+0x2c4>
		}else if(valor==4){
 800264c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002650:	2b04      	cmp	r3, #4
 8002652:	d102      	bne.n	800265a <capsulaEscolhida+0x21e>
			sairEscrever();
 8002654:	f000 f984 	bl	8002960 <sairEscrever>
		break;
 8002658:	e052      	b.n	8002700 <capsulaEscolhida+0x2c4>
			valor = botoes();
 800265a:	f7ff f8a3 	bl	80017a4 <botoes>
 800265e:	4603      	mov	r3, r0
 8002660:	73fb      	strb	r3, [r7, #15]
		break;
 8002662:	e04d      	b.n	8002700 <capsulaEscolhida+0x2c4>
	case 5:
		limpar();
 8002664:	f7fe fc16 	bl	8000e94 <limpar>
		escreve_string(0x82, capsula[6].nome);
 8002668:	492b      	ldr	r1, [pc, #172]	; (8002718 <capsulaEscolhida+0x2dc>)
 800266a:	2082      	movs	r0, #130	; 0x82
 800266c:	f7fe fc8c 	bl	8000f88 <escreve_string>
		confirmacao();
 8002670:	f7ff feda 	bl	8002428 <confirmacao>
		HAL_Delay(1000);
 8002674:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002678:	f000 fa1e 	bl	8002ab8 <HAL_Delay>

		limpar();
 800267c:	f7fe fc0a 	bl	8000e94 <limpar>
		HAL_Delay(300);
 8002680:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002684:	f000 fa18 	bl	8002ab8 <HAL_Delay>
		escreve_string(0x82, capsula[6].nome);
 8002688:	4923      	ldr	r1, [pc, #140]	; (8002718 <capsulaEscolhida+0x2dc>)
 800268a:	2082      	movs	r0, #130	; 0x82
 800268c:	f7fe fc7c 	bl	8000f88 <escreve_string>
		confirmacao();
 8002690:	f7ff feca 	bl	8002428 <confirmacao>
		HAL_Delay(1000);
 8002694:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002698:	f000 fa0e 	bl	8002ab8 <HAL_Delay>

		limpar();
 800269c:	f7fe fbfa 	bl	8000e94 <limpar>
		HAL_Delay(300);
 80026a0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80026a4:	f000 fa08 	bl	8002ab8 <HAL_Delay>
		escreve_string(0x82, capsula[6].nome);
 80026a8:	491b      	ldr	r1, [pc, #108]	; (8002718 <capsulaEscolhida+0x2dc>)
 80026aa:	2082      	movs	r0, #130	; 0x82
 80026ac:	f7fe fc6c 	bl	8000f88 <escreve_string>
		confirmacao();
 80026b0:	f7ff feba 	bl	8002428 <confirmacao>


		valor = botoes();
 80026b4:	f7ff f876 	bl	80017a4 <botoes>
 80026b8:	4603      	mov	r3, r0
 80026ba:	73fb      	strb	r3, [r7, #15]

		if(valor == 1){
 80026bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d102      	bne.n	80026ca <capsulaEscolhida+0x28e>
			refrigerante();
 80026c4:	f7fe fa7c 	bl	8000bc0 <refrigerante>
		}else if(valor==4){
			sairEscrever();
		}else{
			valor = botoes();
		}
		break;
 80026c8:	e01a      	b.n	8002700 <capsulaEscolhida+0x2c4>
		}else if(valor==4){
 80026ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ce:	2b04      	cmp	r3, #4
 80026d0:	d102      	bne.n	80026d8 <capsulaEscolhida+0x29c>
			sairEscrever();
 80026d2:	f000 f945 	bl	8002960 <sairEscrever>
		break;
 80026d6:	e013      	b.n	8002700 <capsulaEscolhida+0x2c4>
			valor = botoes();
 80026d8:	f7ff f864 	bl	80017a4 <botoes>
 80026dc:	4603      	mov	r3, r0
 80026de:	73fb      	strb	r3, [r7, #15]
		break;
 80026e0:	e00e      	b.n	8002700 <capsulaEscolhida+0x2c4>
	default:
		limpar();
 80026e2:	f7fe fbd7 	bl	8000e94 <limpar>
		escreve_string(0x80, "Capsula vazia");
 80026e6:	490d      	ldr	r1, [pc, #52]	; (800271c <capsulaEscolhida+0x2e0>)
 80026e8:	2080      	movs	r0, #128	; 0x80
 80026ea:	f7fe fc4d 	bl	8000f88 <escreve_string>
		HAL_Delay(5000);
 80026ee:	f241 3088 	movw	r0, #5000	; 0x1388
 80026f2:	f000 f9e1 	bl	8002ab8 <HAL_Delay>
		limpar();
 80026f6:	f7fe fbcd 	bl	8000e94 <limpar>
		relogio();
 80026fa:	f000 f89f 	bl	800283c <relogio>
		break;
 80026fe:	bf00      	nop
	}
}
 8002700:	bf00      	nop
 8002702:	3710      	adds	r7, #16
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	200002bc 	.word	0x200002bc
 800270c:	2000031c 	.word	0x2000031c
 8002710:	2000033c 	.word	0x2000033c
 8002714:	2000035c 	.word	0x2000035c
 8002718:	2000037c 	.word	0x2000037c
 800271c:	08005718 	.word	0x08005718

08002720 <filtroSaturado>:

void filtroSaturado(void){
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
	limpar();
 8002724:	f7fe fbb6 	bl	8000e94 <limpar>
	escreve_string(0x80, "Filtro saturado");
 8002728:	4919      	ldr	r1, [pc, #100]	; (8002790 <filtroSaturado+0x70>)
 800272a:	2080      	movs	r0, #128	; 0x80
 800272c:	f7fe fc2c 	bl	8000f88 <escreve_string>
	HAL_Delay(1000);
 8002730:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002734:	f000 f9c0 	bl	8002ab8 <HAL_Delay>

	limpar();
 8002738:	f7fe fbac 	bl	8000e94 <limpar>
	HAL_Delay(300);
 800273c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002740:	f000 f9ba 	bl	8002ab8 <HAL_Delay>
	escreve_string(0x80, "Filtro saturado");
 8002744:	4912      	ldr	r1, [pc, #72]	; (8002790 <filtroSaturado+0x70>)
 8002746:	2080      	movs	r0, #128	; 0x80
 8002748:	f7fe fc1e 	bl	8000f88 <escreve_string>
	HAL_Delay(1000);
 800274c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002750:	f000 f9b2 	bl	8002ab8 <HAL_Delay>

	limpar();
 8002754:	f7fe fb9e 	bl	8000e94 <limpar>
	HAL_Delay(300);
 8002758:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800275c:	f000 f9ac 	bl	8002ab8 <HAL_Delay>
	escreve_string(0x80, "Filtro saturado");
 8002760:	490b      	ldr	r1, [pc, #44]	; (8002790 <filtroSaturado+0x70>)
 8002762:	2080      	movs	r0, #128	; 0x80
 8002764:	f7fe fc10 	bl	8000f88 <escreve_string>
	HAL_Delay(1000);
 8002768:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800276c:	f000 f9a4 	bl	8002ab8 <HAL_Delay>

	limpar();
 8002770:	f7fe fb90 	bl	8000e94 <limpar>
	HAL_Delay(300);
 8002774:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002778:	f000 f99e 	bl	8002ab8 <HAL_Delay>
	escreve_string(0x80, "Filtro saturado");
 800277c:	4904      	ldr	r1, [pc, #16]	; (8002790 <filtroSaturado+0x70>)
 800277e:	2080      	movs	r0, #128	; 0x80
 8002780:	f7fe fc02 	bl	8000f88 <escreve_string>
	HAL_Delay(1000);
 8002784:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002788:	f000 f996 	bl	8002ab8 <HAL_Delay>
}
 800278c:	bf00      	nop
 800278e:	bd80      	pop	{r7, pc}
 8002790:	08005728 	.word	0x08005728

08002794 <CO2Saturado>:

void CO2Saturado(void){
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
	limpar();
 8002798:	f7fe fb7c 	bl	8000e94 <limpar>
	escreve_string(0x80, "CO2 vazio");
 800279c:	4919      	ldr	r1, [pc, #100]	; (8002804 <CO2Saturado+0x70>)
 800279e:	2080      	movs	r0, #128	; 0x80
 80027a0:	f7fe fbf2 	bl	8000f88 <escreve_string>
	HAL_Delay(1000);
 80027a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027a8:	f000 f986 	bl	8002ab8 <HAL_Delay>

	limpar();
 80027ac:	f7fe fb72 	bl	8000e94 <limpar>
	HAL_Delay(300);
 80027b0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80027b4:	f000 f980 	bl	8002ab8 <HAL_Delay>
	escreve_string(0x80, "CO2 vazio");
 80027b8:	4912      	ldr	r1, [pc, #72]	; (8002804 <CO2Saturado+0x70>)
 80027ba:	2080      	movs	r0, #128	; 0x80
 80027bc:	f7fe fbe4 	bl	8000f88 <escreve_string>
	HAL_Delay(1000);
 80027c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027c4:	f000 f978 	bl	8002ab8 <HAL_Delay>

	limpar();
 80027c8:	f7fe fb64 	bl	8000e94 <limpar>
	HAL_Delay(300);
 80027cc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80027d0:	f000 f972 	bl	8002ab8 <HAL_Delay>
	escreve_string(0x80, "CO2 vazio");
 80027d4:	490b      	ldr	r1, [pc, #44]	; (8002804 <CO2Saturado+0x70>)
 80027d6:	2080      	movs	r0, #128	; 0x80
 80027d8:	f7fe fbd6 	bl	8000f88 <escreve_string>
	HAL_Delay(1000);
 80027dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027e0:	f000 f96a 	bl	8002ab8 <HAL_Delay>

	limpar();
 80027e4:	f7fe fb56 	bl	8000e94 <limpar>
	HAL_Delay(300);
 80027e8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80027ec:	f000 f964 	bl	8002ab8 <HAL_Delay>
	escreve_string(0x80, "CO2 vazio");
 80027f0:	4904      	ldr	r1, [pc, #16]	; (8002804 <CO2Saturado+0x70>)
 80027f2:	2080      	movs	r0, #128	; 0x80
 80027f4:	f7fe fbc8 	bl	8000f88 <escreve_string>
	HAL_Delay(1000);
 80027f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027fc:	f000 f95c 	bl	8002ab8 <HAL_Delay>
}
 8002800:	bf00      	nop
 8002802:	bd80      	pop	{r7, pc}
 8002804:	08005738 	.word	0x08005738

08002808 <final>:

void final(void){
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
	limpar();
 800280c:	f7fe fb42 	bl	8000e94 <limpar>
	escreve_string(0x80, "Sua bebida esta");
 8002810:	4908      	ldr	r1, [pc, #32]	; (8002834 <final+0x2c>)
 8002812:	2080      	movs	r0, #128	; 0x80
 8002814:	f7fe fbb8 	bl	8000f88 <escreve_string>
	escreve_string(0xc5, "pronta!");
 8002818:	4907      	ldr	r1, [pc, #28]	; (8002838 <final+0x30>)
 800281a:	20c5      	movs	r0, #197	; 0xc5
 800281c:	f7fe fbb4 	bl	8000f88 <escreve_string>
	HAL_Delay(5000);
 8002820:	f241 3088 	movw	r0, #5000	; 0x1388
 8002824:	f000 f948 	bl	8002ab8 <HAL_Delay>
	limpar();
 8002828:	f7fe fb34 	bl	8000e94 <limpar>
	relogio();
 800282c:	f000 f806 	bl	800283c <relogio>
}
 8002830:	bf00      	nop
 8002832:	bd80      	pop	{r7, pc}
 8002834:	08005744 	.word	0x08005744
 8002838:	08005754 	.word	0x08005754

0800283c <relogio>:

void relogio(void){
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
	while (1){
		lerBits();
 8002840:	f7fe ffde 	bl	8001800 <lerBits>
		if(bn1 >= 1){
 8002844:	4b2e      	ldr	r3, [pc, #184]	; (8002900 <relogio+0xc4>)
 8002846:	f993 3000 	ldrsb.w	r3, [r3]
 800284a:	2b00      	cmp	r3, #0
 800284c:	dd06      	ble.n	800285c <relogio+0x20>
			capsulaEscolhida(bn1);
 800284e:	4b2c      	ldr	r3, [pc, #176]	; (8002900 <relogio+0xc4>)
 8002850:	f993 3000 	ldrsb.w	r3, [r3]
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff fdf1 	bl	800243c <capsulaEscolhida>
 800285a:	e7f1      	b.n	8002840 <relogio+0x4>
		}else{
			if(horas < 10){
 800285c:	4b29      	ldr	r3, [pc, #164]	; (8002904 <relogio+0xc8>)
 800285e:	f993 3000 	ldrsb.w	r3, [r3]
 8002862:	2b09      	cmp	r3, #9
 8002864:	dc0b      	bgt.n	800287e <relogio+0x42>
				escreve_string(0x84, "0");
 8002866:	4928      	ldr	r1, [pc, #160]	; (8002908 <relogio+0xcc>)
 8002868:	2084      	movs	r0, #132	; 0x84
 800286a:	f7fe fb8d 	bl	8000f88 <escreve_string>
				variaveis(0x85, horas);
 800286e:	4b25      	ldr	r3, [pc, #148]	; (8002904 <relogio+0xc8>)
 8002870:	f993 3000 	ldrsb.w	r3, [r3]
 8002874:	4619      	mov	r1, r3
 8002876:	2085      	movs	r0, #133	; 0x85
 8002878:	f7fe fc00 	bl	800107c <variaveis>
 800287c:	e006      	b.n	800288c <relogio+0x50>

			}else{
				variaveis(0x84, horas);
 800287e:	4b21      	ldr	r3, [pc, #132]	; (8002904 <relogio+0xc8>)
 8002880:	f993 3000 	ldrsb.w	r3, [r3]
 8002884:	4619      	mov	r1, r3
 8002886:	2084      	movs	r0, #132	; 0x84
 8002888:	f7fe fbf8 	bl	800107c <variaveis>
			}
			escreve_string(0x86, ":");
 800288c:	491f      	ldr	r1, [pc, #124]	; (800290c <relogio+0xd0>)
 800288e:	2086      	movs	r0, #134	; 0x86
 8002890:	f7fe fb7a 	bl	8000f88 <escreve_string>
			if(minutos < 10){
 8002894:	4b1e      	ldr	r3, [pc, #120]	; (8002910 <relogio+0xd4>)
 8002896:	f993 3000 	ldrsb.w	r3, [r3]
 800289a:	2b09      	cmp	r3, #9
 800289c:	dc0b      	bgt.n	80028b6 <relogio+0x7a>
				escreve_string(0x87, "0");
 800289e:	491a      	ldr	r1, [pc, #104]	; (8002908 <relogio+0xcc>)
 80028a0:	2087      	movs	r0, #135	; 0x87
 80028a2:	f7fe fb71 	bl	8000f88 <escreve_string>
				variaveis(0x88, minutos);
 80028a6:	4b1a      	ldr	r3, [pc, #104]	; (8002910 <relogio+0xd4>)
 80028a8:	f993 3000 	ldrsb.w	r3, [r3]
 80028ac:	4619      	mov	r1, r3
 80028ae:	2088      	movs	r0, #136	; 0x88
 80028b0:	f7fe fbe4 	bl	800107c <variaveis>
 80028b4:	e006      	b.n	80028c4 <relogio+0x88>
			}else{
				variaveis(0x87, minutos);
 80028b6:	4b16      	ldr	r3, [pc, #88]	; (8002910 <relogio+0xd4>)
 80028b8:	f993 3000 	ldrsb.w	r3, [r3]
 80028bc:	4619      	mov	r1, r3
 80028be:	2087      	movs	r0, #135	; 0x87
 80028c0:	f7fe fbdc 	bl	800107c <variaveis>
			}
			escreve_string(0x89, ":");
 80028c4:	4911      	ldr	r1, [pc, #68]	; (800290c <relogio+0xd0>)
 80028c6:	2089      	movs	r0, #137	; 0x89
 80028c8:	f7fe fb5e 	bl	8000f88 <escreve_string>
			if(segundos < 10){
 80028cc:	4b11      	ldr	r3, [pc, #68]	; (8002914 <relogio+0xd8>)
 80028ce:	f993 3000 	ldrsb.w	r3, [r3]
 80028d2:	2b09      	cmp	r3, #9
 80028d4:	dc0b      	bgt.n	80028ee <relogio+0xb2>
				escreve_string(0x8A, "0");
 80028d6:	490c      	ldr	r1, [pc, #48]	; (8002908 <relogio+0xcc>)
 80028d8:	208a      	movs	r0, #138	; 0x8a
 80028da:	f7fe fb55 	bl	8000f88 <escreve_string>
				variaveis(0x8B, segundos);
 80028de:	4b0d      	ldr	r3, [pc, #52]	; (8002914 <relogio+0xd8>)
 80028e0:	f993 3000 	ldrsb.w	r3, [r3]
 80028e4:	4619      	mov	r1, r3
 80028e6:	208b      	movs	r0, #139	; 0x8b
 80028e8:	f7fe fbc8 	bl	800107c <variaveis>
 80028ec:	e7a8      	b.n	8002840 <relogio+0x4>
			}else{
				variaveis(0x8A, segundos);
 80028ee:	4b09      	ldr	r3, [pc, #36]	; (8002914 <relogio+0xd8>)
 80028f0:	f993 3000 	ldrsb.w	r3, [r3]
 80028f4:	4619      	mov	r1, r3
 80028f6:	208a      	movs	r0, #138	; 0x8a
 80028f8:	f7fe fbc0 	bl	800107c <variaveis>
	while (1){
 80028fc:	e7a0      	b.n	8002840 <relogio+0x4>
 80028fe:	bf00      	nop
 8002900:	200002b1 	.word	0x200002b1
 8002904:	20000234 	.word	0x20000234
 8002908:	0800575c 	.word	0x0800575c
 800290c:	08005760 	.word	0x08005760
 8002910:	200003bc 	.word	0x200003bc
 8002914:	20000237 	.word	0x20000237

08002918 <aguagEscrita>:
			}
		}
	}
}
void aguagEscrita(void){
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
	limpar();
 800291c:	f7fe faba 	bl	8000e94 <limpar>
	escreve_string(0x80, "agua gelada  ");
 8002920:	4904      	ldr	r1, [pc, #16]	; (8002934 <aguagEscrita+0x1c>)
 8002922:	2080      	movs	r0, #128	; 0x80
 8002924:	f7fe fb30 	bl	8000f88 <escreve_string>
	escreve_string(0xc0, "Conf.| + - |Sair");
 8002928:	4903      	ldr	r1, [pc, #12]	; (8002938 <aguagEscrita+0x20>)
 800292a:	20c0      	movs	r0, #192	; 0xc0
 800292c:	f7fe fb2c 	bl	8000f88 <escreve_string>
}
 8002930:	bf00      	nop
 8002932:	bd80      	pop	{r7, pc}
 8002934:	08005764 	.word	0x08005764
 8002938:	080056e0 	.word	0x080056e0

0800293c <aguaqEscrita>:

void aguaqEscrita(void){
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
	limpar();
 8002940:	f7fe faa8 	bl	8000e94 <limpar>
	escreve_string(0x80, "agua quente   ");
 8002944:	4904      	ldr	r1, [pc, #16]	; (8002958 <aguaqEscrita+0x1c>)
 8002946:	2080      	movs	r0, #128	; 0x80
 8002948:	f7fe fb1e 	bl	8000f88 <escreve_string>
	escreve_string(0xc0, "Conf.| + - |Sair");
 800294c:	4903      	ldr	r1, [pc, #12]	; (800295c <aguaqEscrita+0x20>)
 800294e:	20c0      	movs	r0, #192	; 0xc0
 8002950:	f7fe fb1a 	bl	8000f88 <escreve_string>
	}
 8002954:	bf00      	nop
 8002956:	bd80      	pop	{r7, pc}
 8002958:	08005774 	.word	0x08005774
 800295c:	080056e0 	.word	0x080056e0

08002960 <sairEscrever>:

void sairEscrever(void){
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
	limpar();
 8002964:	f7fe fa96 	bl	8000e94 <limpar>
	escreve_string(0x80, "Retire a capsula");
 8002968:	4905      	ldr	r1, [pc, #20]	; (8002980 <sairEscrever+0x20>)
 800296a:	2080      	movs	r0, #128	; 0x80
 800296c:	f7fe fb0c 	bl	8000f88 <escreve_string>
	HAL_Delay(5000);
 8002970:	f241 3088 	movw	r0, #5000	; 0x1388
 8002974:	f000 f8a0 	bl	8002ab8 <HAL_Delay>
	limpar();
 8002978:	f7fe fa8c 	bl	8000e94 <limpar>
}
 800297c:	bf00      	nop
 800297e:	bd80      	pop	{r7, pc}
 8002980:	08005784 	.word	0x08005784

08002984 <aguanEscrita>:

void aguanEscrita(void){
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
	limpar();
 8002988:	f7fe fa84 	bl	8000e94 <limpar>
	escreve_string(0x80, "agua natural    ");
 800298c:	4904      	ldr	r1, [pc, #16]	; (80029a0 <aguanEscrita+0x1c>)
 800298e:	2080      	movs	r0, #128	; 0x80
 8002990:	f7fe fafa 	bl	8000f88 <escreve_string>
	escreve_string(0xc0, "Conf.| + - |Sair");
 8002994:	4903      	ldr	r1, [pc, #12]	; (80029a4 <aguanEscrita+0x20>)
 8002996:	20c0      	movs	r0, #192	; 0xc0
 8002998:	f7fe faf6 	bl	8000f88 <escreve_string>
}
 800299c:	bf00      	nop
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	08005798 	.word	0x08005798
 80029a4:	080056e0 	.word	0x080056e0

080029a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80029a8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80029aa:	e003      	b.n	80029b4 <LoopCopyDataInit>

080029ac <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80029ac:	4b0b      	ldr	r3, [pc, #44]	; (80029dc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80029ae:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80029b0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80029b2:	3104      	adds	r1, #4

080029b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80029b4:	480a      	ldr	r0, [pc, #40]	; (80029e0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80029b6:	4b0b      	ldr	r3, [pc, #44]	; (80029e4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80029b8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80029ba:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80029bc:	d3f6      	bcc.n	80029ac <CopyDataInit>
  ldr r2, =_sbss
 80029be:	4a0a      	ldr	r2, [pc, #40]	; (80029e8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80029c0:	e002      	b.n	80029c8 <LoopFillZerobss>

080029c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80029c2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80029c4:	f842 3b04 	str.w	r3, [r2], #4

080029c8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80029c8:	4b08      	ldr	r3, [pc, #32]	; (80029ec <LoopFillZerobss+0x24>)
  cmp r2, r3
 80029ca:	429a      	cmp	r2, r3
  bcc FillZerobss
 80029cc:	d3f9      	bcc.n	80029c2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80029ce:	f7ff fc95 	bl	80022fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029d2:	f002 fcd1 	bl	8005378 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029d6:	f7fe ff41 	bl	800185c <main>
  bx lr
 80029da:	4770      	bx	lr
  ldr r3, =_sidata
 80029dc:	08005908 	.word	0x08005908
  ldr r0, =_sdata
 80029e0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80029e4:	20000218 	.word	0x20000218
  ldr r2, =_sbss
 80029e8:	20000218 	.word	0x20000218
  ldr r3, = _ebss
 80029ec:	200004dc 	.word	0x200004dc

080029f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80029f0:	e7fe      	b.n	80029f0 <ADC1_2_IRQHandler>
	...

080029f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029f8:	4b08      	ldr	r3, [pc, #32]	; (8002a1c <HAL_Init+0x28>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a07      	ldr	r2, [pc, #28]	; (8002a1c <HAL_Init+0x28>)
 80029fe:	f043 0310 	orr.w	r3, r3, #16
 8002a02:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a04:	2003      	movs	r0, #3
 8002a06:	f000 fcf7 	bl	80033f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a0a:	2000      	movs	r0, #0
 8002a0c:	f000 f808 	bl	8002a20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a10:	f7ff fad4 	bl	8001fbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	40022000 	.word	0x40022000

08002a20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b082      	sub	sp, #8
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a28:	4b12      	ldr	r3, [pc, #72]	; (8002a74 <HAL_InitTick+0x54>)
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	4b12      	ldr	r3, [pc, #72]	; (8002a78 <HAL_InitTick+0x58>)
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	4619      	mov	r1, r3
 8002a32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a36:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f000 fd0f 	bl	8003462 <HAL_SYSTICK_Config>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e00e      	b.n	8002a6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2b0f      	cmp	r3, #15
 8002a52:	d80a      	bhi.n	8002a6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a54:	2200      	movs	r2, #0
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	f04f 30ff 	mov.w	r0, #4294967295
 8002a5c:	f000 fcd7 	bl	800340e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a60:	4a06      	ldr	r2, [pc, #24]	; (8002a7c <HAL_InitTick+0x5c>)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a66:	2300      	movs	r3, #0
 8002a68:	e000      	b.n	8002a6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3708      	adds	r7, #8
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	2000003c 	.word	0x2000003c
 8002a78:	20000044 	.word	0x20000044
 8002a7c:	20000040 	.word	0x20000040

08002a80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a84:	4b05      	ldr	r3, [pc, #20]	; (8002a9c <HAL_IncTick+0x1c>)
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	461a      	mov	r2, r3
 8002a8a:	4b05      	ldr	r3, [pc, #20]	; (8002aa0 <HAL_IncTick+0x20>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4413      	add	r3, r2
 8002a90:	4a03      	ldr	r2, [pc, #12]	; (8002aa0 <HAL_IncTick+0x20>)
 8002a92:	6013      	str	r3, [r2, #0]
}
 8002a94:	bf00      	nop
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bc80      	pop	{r7}
 8002a9a:	4770      	bx	lr
 8002a9c:	20000044 	.word	0x20000044
 8002aa0:	200004d8 	.word	0x200004d8

08002aa4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  return uwTick;
 8002aa8:	4b02      	ldr	r3, [pc, #8]	; (8002ab4 <HAL_GetTick+0x10>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bc80      	pop	{r7}
 8002ab2:	4770      	bx	lr
 8002ab4:	200004d8 	.word	0x200004d8

08002ab8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ac0:	f7ff fff0 	bl	8002aa4 <HAL_GetTick>
 8002ac4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad0:	d005      	beq.n	8002ade <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ad2:	4b09      	ldr	r3, [pc, #36]	; (8002af8 <HAL_Delay+0x40>)
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	4413      	add	r3, r2
 8002adc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ade:	bf00      	nop
 8002ae0:	f7ff ffe0 	bl	8002aa4 <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d8f7      	bhi.n	8002ae0 <HAL_Delay+0x28>
  {
  }
}
 8002af0:	bf00      	nop
 8002af2:	3710      	adds	r7, #16
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	20000044 	.word	0x20000044

08002afc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b04:	2300      	movs	r3, #0
 8002b06:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002b10:	2300      	movs	r3, #0
 8002b12:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e0be      	b.n	8002c9c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d109      	bne.n	8002b40 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f7ff fa70 	bl	8002020 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f000 faed 	bl	8003120 <ADC_ConversionStop_Disable>
 8002b46:	4603      	mov	r3, r0
 8002b48:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b4e:	f003 0310 	and.w	r3, r3, #16
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	f040 8099 	bne.w	8002c8a <HAL_ADC_Init+0x18e>
 8002b58:	7dfb      	ldrb	r3, [r7, #23]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f040 8095 	bne.w	8002c8a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b64:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002b68:	f023 0302 	bic.w	r3, r3, #2
 8002b6c:	f043 0202 	orr.w	r2, r3, #2
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b7c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	7b1b      	ldrb	r3, [r3, #12]
 8002b82:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002b84:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b94:	d003      	beq.n	8002b9e <HAL_ADC_Init+0xa2>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d102      	bne.n	8002ba4 <HAL_ADC_Init+0xa8>
 8002b9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ba2:	e000      	b.n	8002ba6 <HAL_ADC_Init+0xaa>
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	7d1b      	ldrb	r3, [r3, #20]
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d119      	bne.n	8002be8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	7b1b      	ldrb	r3, [r3, #12]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d109      	bne.n	8002bd0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	699b      	ldr	r3, [r3, #24]
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	035a      	lsls	r2, r3, #13
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bcc:	613b      	str	r3, [r7, #16]
 8002bce:	e00b      	b.n	8002be8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd4:	f043 0220 	orr.w	r2, r3, #32
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be0:	f043 0201 	orr.w	r2, r3, #1
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689a      	ldr	r2, [r3, #8]
 8002c02:	4b28      	ldr	r3, [pc, #160]	; (8002ca4 <HAL_ADC_Init+0x1a8>)
 8002c04:	4013      	ands	r3, r2
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	6812      	ldr	r2, [r2, #0]
 8002c0a:	68b9      	ldr	r1, [r7, #8]
 8002c0c:	430b      	orrs	r3, r1
 8002c0e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c18:	d003      	beq.n	8002c22 <HAL_ADC_Init+0x126>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d104      	bne.n	8002c2c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	3b01      	subs	r3, #1
 8002c28:	051b      	lsls	r3, r3, #20
 8002c2a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c32:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689a      	ldr	r2, [r3, #8]
 8002c46:	4b18      	ldr	r3, [pc, #96]	; (8002ca8 <HAL_ADC_Init+0x1ac>)
 8002c48:	4013      	ands	r3, r2
 8002c4a:	68ba      	ldr	r2, [r7, #8]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d10b      	bne.n	8002c68 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5a:	f023 0303 	bic.w	r3, r3, #3
 8002c5e:	f043 0201 	orr.w	r2, r3, #1
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c66:	e018      	b.n	8002c9a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c6c:	f023 0312 	bic.w	r3, r3, #18
 8002c70:	f043 0210 	orr.w	r2, r3, #16
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c7c:	f043 0201 	orr.w	r2, r3, #1
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002c88:	e007      	b.n	8002c9a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c8e:	f043 0210 	orr.w	r2, r3, #16
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002c9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3718      	adds	r7, #24
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	ffe1f7fd 	.word	0xffe1f7fd
 8002ca8:	ff1f0efe 	.word	0xff1f0efe

08002cac <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a64      	ldr	r2, [pc, #400]	; (8002e54 <HAL_ADC_Start_DMA+0x1a8>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d004      	beq.n	8002cd0 <HAL_ADC_Start_DMA+0x24>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a63      	ldr	r2, [pc, #396]	; (8002e58 <HAL_ADC_Start_DMA+0x1ac>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d106      	bne.n	8002cde <HAL_ADC_Start_DMA+0x32>
 8002cd0:	4b60      	ldr	r3, [pc, #384]	; (8002e54 <HAL_ADC_Start_DMA+0x1a8>)
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	f040 80b3 	bne.w	8002e44 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d101      	bne.n	8002cec <HAL_ADC_Start_DMA+0x40>
 8002ce8:	2302      	movs	r3, #2
 8002cea:	e0ae      	b.n	8002e4a <HAL_ADC_Start_DMA+0x19e>
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002cf4:	68f8      	ldr	r0, [r7, #12]
 8002cf6:	f000 f9c1 	bl	800307c <ADC_Enable>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002cfe:	7dfb      	ldrb	r3, [r7, #23]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f040 809a 	bne.w	8002e3a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d0a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d0e:	f023 0301 	bic.w	r3, r3, #1
 8002d12:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a4e      	ldr	r2, [pc, #312]	; (8002e58 <HAL_ADC_Start_DMA+0x1ac>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d105      	bne.n	8002d30 <HAL_ADC_Start_DMA+0x84>
 8002d24:	4b4b      	ldr	r3, [pc, #300]	; (8002e54 <HAL_ADC_Start_DMA+0x1a8>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d115      	bne.n	8002d5c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d34:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d026      	beq.n	8002d98 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d4e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d52:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d5a:	e01d      	b.n	8002d98 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d60:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a39      	ldr	r2, [pc, #228]	; (8002e54 <HAL_ADC_Start_DMA+0x1a8>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d004      	beq.n	8002d7c <HAL_ADC_Start_DMA+0xd0>
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a38      	ldr	r2, [pc, #224]	; (8002e58 <HAL_ADC_Start_DMA+0x1ac>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d10d      	bne.n	8002d98 <HAL_ADC_Start_DMA+0xec>
 8002d7c:	4b35      	ldr	r3, [pc, #212]	; (8002e54 <HAL_ADC_Start_DMA+0x1a8>)
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d007      	beq.n	8002d98 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d8c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d90:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d006      	beq.n	8002db2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da8:	f023 0206 	bic.w	r2, r3, #6
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	62da      	str	r2, [r3, #44]	; 0x2c
 8002db0:	e002      	b.n	8002db8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2200      	movs	r2, #0
 8002db6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6a1b      	ldr	r3, [r3, #32]
 8002dc4:	4a25      	ldr	r2, [pc, #148]	; (8002e5c <HAL_ADC_Start_DMA+0x1b0>)
 8002dc6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	4a24      	ldr	r2, [pc, #144]	; (8002e60 <HAL_ADC_Start_DMA+0x1b4>)
 8002dce:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	4a23      	ldr	r2, [pc, #140]	; (8002e64 <HAL_ADC_Start_DMA+0x1b8>)
 8002dd6:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f06f 0202 	mvn.w	r2, #2
 8002de0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	689a      	ldr	r2, [r3, #8]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002df0:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6a18      	ldr	r0, [r3, #32]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	334c      	adds	r3, #76	; 0x4c
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f000 fb95 	bl	8003530 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002e10:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002e14:	d108      	bne.n	8002e28 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002e24:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002e26:	e00f      	b.n	8002e48 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	689a      	ldr	r2, [r3, #8]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002e36:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002e38:	e006      	b.n	8002e48 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002e42:	e001      	b.n	8002e48 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002e48:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3718      	adds	r7, #24
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	40012400 	.word	0x40012400
 8002e58:	40012800 	.word	0x40012800
 8002e5c:	08003195 	.word	0x08003195
 8002e60:	08003211 	.word	0x08003211
 8002e64:	0800322d 	.word	0x0800322d

08002e68 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002e70:	bf00      	nop
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bc80      	pop	{r7}
 8002e78:	4770      	bx	lr

08002e7a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b083      	sub	sp, #12
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002e82:	bf00      	nop
 8002e84:	370c      	adds	r7, #12
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bc80      	pop	{r7}
 8002e8a:	4770      	bx	lr

08002e8c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002e8c:	b480      	push	{r7}
 8002e8e:	b085      	sub	sp, #20
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e96:	2300      	movs	r3, #0
 8002e98:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d101      	bne.n	8002eac <HAL_ADC_ConfigChannel+0x20>
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	e0dc      	b.n	8003066 <HAL_ADC_ConfigChannel+0x1da>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	2b06      	cmp	r3, #6
 8002eba:	d81c      	bhi.n	8002ef6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	685a      	ldr	r2, [r3, #4]
 8002ec6:	4613      	mov	r3, r2
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	4413      	add	r3, r2
 8002ecc:	3b05      	subs	r3, #5
 8002ece:	221f      	movs	r2, #31
 8002ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed4:	43db      	mvns	r3, r3
 8002ed6:	4019      	ands	r1, r3
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	6818      	ldr	r0, [r3, #0]
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685a      	ldr	r2, [r3, #4]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4413      	add	r3, r2
 8002ee6:	3b05      	subs	r3, #5
 8002ee8:	fa00 f203 	lsl.w	r2, r0, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	635a      	str	r2, [r3, #52]	; 0x34
 8002ef4:	e03c      	b.n	8002f70 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	2b0c      	cmp	r3, #12
 8002efc:	d81c      	bhi.n	8002f38 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685a      	ldr	r2, [r3, #4]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	4413      	add	r3, r2
 8002f0e:	3b23      	subs	r3, #35	; 0x23
 8002f10:	221f      	movs	r2, #31
 8002f12:	fa02 f303 	lsl.w	r3, r2, r3
 8002f16:	43db      	mvns	r3, r3
 8002f18:	4019      	ands	r1, r3
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	6818      	ldr	r0, [r3, #0]
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	685a      	ldr	r2, [r3, #4]
 8002f22:	4613      	mov	r3, r2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	4413      	add	r3, r2
 8002f28:	3b23      	subs	r3, #35	; 0x23
 8002f2a:	fa00 f203 	lsl.w	r2, r0, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	631a      	str	r2, [r3, #48]	; 0x30
 8002f36:	e01b      	b.n	8002f70 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685a      	ldr	r2, [r3, #4]
 8002f42:	4613      	mov	r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	4413      	add	r3, r2
 8002f48:	3b41      	subs	r3, #65	; 0x41
 8002f4a:	221f      	movs	r2, #31
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	43db      	mvns	r3, r3
 8002f52:	4019      	ands	r1, r3
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	6818      	ldr	r0, [r3, #0]
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685a      	ldr	r2, [r3, #4]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	4413      	add	r3, r2
 8002f62:	3b41      	subs	r3, #65	; 0x41
 8002f64:	fa00 f203 	lsl.w	r2, r0, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2b09      	cmp	r3, #9
 8002f76:	d91c      	bls.n	8002fb2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	68d9      	ldr	r1, [r3, #12]
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	4613      	mov	r3, r2
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	4413      	add	r3, r2
 8002f88:	3b1e      	subs	r3, #30
 8002f8a:	2207      	movs	r2, #7
 8002f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f90:	43db      	mvns	r3, r3
 8002f92:	4019      	ands	r1, r3
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	6898      	ldr	r0, [r3, #8]
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	005b      	lsls	r3, r3, #1
 8002fa0:	4413      	add	r3, r2
 8002fa2:	3b1e      	subs	r3, #30
 8002fa4:	fa00 f203 	lsl.w	r2, r0, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	430a      	orrs	r2, r1
 8002fae:	60da      	str	r2, [r3, #12]
 8002fb0:	e019      	b.n	8002fe6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	6919      	ldr	r1, [r3, #16]
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	4413      	add	r3, r2
 8002fc2:	2207      	movs	r2, #7
 8002fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc8:	43db      	mvns	r3, r3
 8002fca:	4019      	ands	r1, r3
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	6898      	ldr	r0, [r3, #8]
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	4413      	add	r3, r2
 8002fda:	fa00 f203 	lsl.w	r2, r0, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	430a      	orrs	r2, r1
 8002fe4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2b10      	cmp	r3, #16
 8002fec:	d003      	beq.n	8002ff6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ff2:	2b11      	cmp	r3, #17
 8002ff4:	d132      	bne.n	800305c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a1d      	ldr	r2, [pc, #116]	; (8003070 <HAL_ADC_ConfigChannel+0x1e4>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d125      	bne.n	800304c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d126      	bne.n	800305c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	689a      	ldr	r2, [r3, #8]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800301c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	2b10      	cmp	r3, #16
 8003024:	d11a      	bne.n	800305c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003026:	4b13      	ldr	r3, [pc, #76]	; (8003074 <HAL_ADC_ConfigChannel+0x1e8>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a13      	ldr	r2, [pc, #76]	; (8003078 <HAL_ADC_ConfigChannel+0x1ec>)
 800302c:	fba2 2303 	umull	r2, r3, r2, r3
 8003030:	0c9a      	lsrs	r2, r3, #18
 8003032:	4613      	mov	r3, r2
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	4413      	add	r3, r2
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800303c:	e002      	b.n	8003044 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	3b01      	subs	r3, #1
 8003042:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1f9      	bne.n	800303e <HAL_ADC_ConfigChannel+0x1b2>
 800304a:	e007      	b.n	800305c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003050:	f043 0220 	orr.w	r2, r3, #32
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003064:	7bfb      	ldrb	r3, [r7, #15]
}
 8003066:	4618      	mov	r0, r3
 8003068:	3714      	adds	r7, #20
 800306a:	46bd      	mov	sp, r7
 800306c:	bc80      	pop	{r7}
 800306e:	4770      	bx	lr
 8003070:	40012400 	.word	0x40012400
 8003074:	2000003c 	.word	0x2000003c
 8003078:	431bde83 	.word	0x431bde83

0800307c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003084:	2300      	movs	r3, #0
 8003086:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003088:	2300      	movs	r3, #0
 800308a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b01      	cmp	r3, #1
 8003098:	d039      	beq.n	800310e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f042 0201 	orr.w	r2, r2, #1
 80030a8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80030aa:	4b1b      	ldr	r3, [pc, #108]	; (8003118 <ADC_Enable+0x9c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a1b      	ldr	r2, [pc, #108]	; (800311c <ADC_Enable+0xa0>)
 80030b0:	fba2 2303 	umull	r2, r3, r2, r3
 80030b4:	0c9b      	lsrs	r3, r3, #18
 80030b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80030b8:	e002      	b.n	80030c0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	3b01      	subs	r3, #1
 80030be:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d1f9      	bne.n	80030ba <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80030c6:	f7ff fced 	bl	8002aa4 <HAL_GetTick>
 80030ca:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80030cc:	e018      	b.n	8003100 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030ce:	f7ff fce9 	bl	8002aa4 <HAL_GetTick>
 80030d2:	4602      	mov	r2, r0
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	2b02      	cmp	r3, #2
 80030da:	d911      	bls.n	8003100 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e0:	f043 0210 	orr.w	r2, r3, #16
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ec:	f043 0201 	orr.w	r2, r3, #1
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e007      	b.n	8003110 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b01      	cmp	r3, #1
 800310c:	d1df      	bne.n	80030ce <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3710      	adds	r7, #16
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	2000003c 	.word	0x2000003c
 800311c:	431bde83 	.word	0x431bde83

08003120 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003128:	2300      	movs	r3, #0
 800312a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	2b01      	cmp	r3, #1
 8003138:	d127      	bne.n	800318a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689a      	ldr	r2, [r3, #8]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f022 0201 	bic.w	r2, r2, #1
 8003148:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800314a:	f7ff fcab 	bl	8002aa4 <HAL_GetTick>
 800314e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003150:	e014      	b.n	800317c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003152:	f7ff fca7 	bl	8002aa4 <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d90d      	bls.n	800317c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003164:	f043 0210 	orr.w	r2, r3, #16
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003170:	f043 0201 	orr.w	r2, r3, #1
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e007      	b.n	800318c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f003 0301 	and.w	r3, r3, #1
 8003186:	2b01      	cmp	r3, #1
 8003188:	d0e3      	beq.n	8003152 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a0:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d127      	bne.n	80031fe <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80031c4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80031c8:	d115      	bne.n	80031f6 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d111      	bne.n	80031f6 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d105      	bne.n	80031f6 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ee:	f043 0201 	orr.w	r2, r3, #1
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031f6:	68f8      	ldr	r0, [r7, #12]
 80031f8:	f7fe fecc 	bl	8001f94 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80031fc:	e004      	b.n	8003208 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6a1b      	ldr	r3, [r3, #32]
 8003202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	4798      	blx	r3
}
 8003208:	bf00      	nop
 800320a:	3710      	adds	r7, #16
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}

08003210 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800321e:	68f8      	ldr	r0, [r7, #12]
 8003220:	f7ff fe22 	bl	8002e68 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003224:	bf00      	nop
 8003226:	3710      	adds	r7, #16
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003238:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324a:	f043 0204 	orr.w	r2, r3, #4
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003252:	68f8      	ldr	r0, [r7, #12]
 8003254:	f7ff fe11 	bl	8002e7a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003258:	bf00      	nop
 800325a:	3710      	adds	r7, #16
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f003 0307 	and.w	r3, r3, #7
 800326e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003270:	4b0c      	ldr	r3, [pc, #48]	; (80032a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003276:	68ba      	ldr	r2, [r7, #8]
 8003278:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800327c:	4013      	ands	r3, r2
 800327e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003288:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800328c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003290:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003292:	4a04      	ldr	r2, [pc, #16]	; (80032a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	60d3      	str	r3, [r2, #12]
}
 8003298:	bf00      	nop
 800329a:	3714      	adds	r7, #20
 800329c:	46bd      	mov	sp, r7
 800329e:	bc80      	pop	{r7}
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	e000ed00 	.word	0xe000ed00

080032a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032ac:	4b04      	ldr	r3, [pc, #16]	; (80032c0 <__NVIC_GetPriorityGrouping+0x18>)
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	0a1b      	lsrs	r3, r3, #8
 80032b2:	f003 0307 	and.w	r3, r3, #7
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bc80      	pop	{r7}
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	e000ed00 	.word	0xe000ed00

080032c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	4603      	mov	r3, r0
 80032cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	db0b      	blt.n	80032ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032d6:	79fb      	ldrb	r3, [r7, #7]
 80032d8:	f003 021f 	and.w	r2, r3, #31
 80032dc:	4906      	ldr	r1, [pc, #24]	; (80032f8 <__NVIC_EnableIRQ+0x34>)
 80032de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e2:	095b      	lsrs	r3, r3, #5
 80032e4:	2001      	movs	r0, #1
 80032e6:	fa00 f202 	lsl.w	r2, r0, r2
 80032ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032ee:	bf00      	nop
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr
 80032f8:	e000e100 	.word	0xe000e100

080032fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	4603      	mov	r3, r0
 8003304:	6039      	str	r1, [r7, #0]
 8003306:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330c:	2b00      	cmp	r3, #0
 800330e:	db0a      	blt.n	8003326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	b2da      	uxtb	r2, r3
 8003314:	490c      	ldr	r1, [pc, #48]	; (8003348 <__NVIC_SetPriority+0x4c>)
 8003316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331a:	0112      	lsls	r2, r2, #4
 800331c:	b2d2      	uxtb	r2, r2
 800331e:	440b      	add	r3, r1
 8003320:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003324:	e00a      	b.n	800333c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	b2da      	uxtb	r2, r3
 800332a:	4908      	ldr	r1, [pc, #32]	; (800334c <__NVIC_SetPriority+0x50>)
 800332c:	79fb      	ldrb	r3, [r7, #7]
 800332e:	f003 030f 	and.w	r3, r3, #15
 8003332:	3b04      	subs	r3, #4
 8003334:	0112      	lsls	r2, r2, #4
 8003336:	b2d2      	uxtb	r2, r2
 8003338:	440b      	add	r3, r1
 800333a:	761a      	strb	r2, [r3, #24]
}
 800333c:	bf00      	nop
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	e000e100 	.word	0xe000e100
 800334c:	e000ed00 	.word	0xe000ed00

08003350 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003350:	b480      	push	{r7}
 8003352:	b089      	sub	sp, #36	; 0x24
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f003 0307 	and.w	r3, r3, #7
 8003362:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	f1c3 0307 	rsb	r3, r3, #7
 800336a:	2b04      	cmp	r3, #4
 800336c:	bf28      	it	cs
 800336e:	2304      	movcs	r3, #4
 8003370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	3304      	adds	r3, #4
 8003376:	2b06      	cmp	r3, #6
 8003378:	d902      	bls.n	8003380 <NVIC_EncodePriority+0x30>
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	3b03      	subs	r3, #3
 800337e:	e000      	b.n	8003382 <NVIC_EncodePriority+0x32>
 8003380:	2300      	movs	r3, #0
 8003382:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003384:	f04f 32ff 	mov.w	r2, #4294967295
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	43da      	mvns	r2, r3
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	401a      	ands	r2, r3
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003398:	f04f 31ff 	mov.w	r1, #4294967295
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	fa01 f303 	lsl.w	r3, r1, r3
 80033a2:	43d9      	mvns	r1, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033a8:	4313      	orrs	r3, r2
         );
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3724      	adds	r7, #36	; 0x24
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bc80      	pop	{r7}
 80033b2:	4770      	bx	lr

080033b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	3b01      	subs	r3, #1
 80033c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033c4:	d301      	bcc.n	80033ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033c6:	2301      	movs	r3, #1
 80033c8:	e00f      	b.n	80033ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033ca:	4a0a      	ldr	r2, [pc, #40]	; (80033f4 <SysTick_Config+0x40>)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	3b01      	subs	r3, #1
 80033d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033d2:	210f      	movs	r1, #15
 80033d4:	f04f 30ff 	mov.w	r0, #4294967295
 80033d8:	f7ff ff90 	bl	80032fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033dc:	4b05      	ldr	r3, [pc, #20]	; (80033f4 <SysTick_Config+0x40>)
 80033de:	2200      	movs	r2, #0
 80033e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033e2:	4b04      	ldr	r3, [pc, #16]	; (80033f4 <SysTick_Config+0x40>)
 80033e4:	2207      	movs	r2, #7
 80033e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033e8:	2300      	movs	r3, #0
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3708      	adds	r7, #8
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	e000e010 	.word	0xe000e010

080033f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f7ff ff2d 	bl	8003260 <__NVIC_SetPriorityGrouping>
}
 8003406:	bf00      	nop
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800340e:	b580      	push	{r7, lr}
 8003410:	b086      	sub	sp, #24
 8003412:	af00      	add	r7, sp, #0
 8003414:	4603      	mov	r3, r0
 8003416:	60b9      	str	r1, [r7, #8]
 8003418:	607a      	str	r2, [r7, #4]
 800341a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800341c:	2300      	movs	r3, #0
 800341e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003420:	f7ff ff42 	bl	80032a8 <__NVIC_GetPriorityGrouping>
 8003424:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	68b9      	ldr	r1, [r7, #8]
 800342a:	6978      	ldr	r0, [r7, #20]
 800342c:	f7ff ff90 	bl	8003350 <NVIC_EncodePriority>
 8003430:	4602      	mov	r2, r0
 8003432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003436:	4611      	mov	r1, r2
 8003438:	4618      	mov	r0, r3
 800343a:	f7ff ff5f 	bl	80032fc <__NVIC_SetPriority>
}
 800343e:	bf00      	nop
 8003440:	3718      	adds	r7, #24
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}

08003446 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003446:	b580      	push	{r7, lr}
 8003448:	b082      	sub	sp, #8
 800344a:	af00      	add	r7, sp, #0
 800344c:	4603      	mov	r3, r0
 800344e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003454:	4618      	mov	r0, r3
 8003456:	f7ff ff35 	bl	80032c4 <__NVIC_EnableIRQ>
}
 800345a:	bf00      	nop
 800345c:	3708      	adds	r7, #8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}

08003462 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003462:	b580      	push	{r7, lr}
 8003464:	b082      	sub	sp, #8
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f7ff ffa2 	bl	80033b4 <SysTick_Config>
 8003470:	4603      	mov	r3, r0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3708      	adds	r7, #8
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
	...

0800347c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003484:	2300      	movs	r3, #0
 8003486:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e043      	b.n	800351a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	461a      	mov	r2, r3
 8003498:	4b22      	ldr	r3, [pc, #136]	; (8003524 <HAL_DMA_Init+0xa8>)
 800349a:	4413      	add	r3, r2
 800349c:	4a22      	ldr	r2, [pc, #136]	; (8003528 <HAL_DMA_Init+0xac>)
 800349e:	fba2 2303 	umull	r2, r3, r2, r3
 80034a2:	091b      	lsrs	r3, r3, #4
 80034a4:	009a      	lsls	r2, r3, #2
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a1f      	ldr	r2, [pc, #124]	; (800352c <HAL_DMA_Init+0xb0>)
 80034ae:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2202      	movs	r2, #2
 80034b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80034c6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80034ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80034d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	695b      	ldr	r3, [r3, #20]
 80034e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	69db      	ldr	r3, [r3, #28]
 80034f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80034f4:	68fa      	ldr	r2, [r7, #12]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3714      	adds	r7, #20
 800351e:	46bd      	mov	sp, r7
 8003520:	bc80      	pop	{r7}
 8003522:	4770      	bx	lr
 8003524:	bffdfff8 	.word	0xbffdfff8
 8003528:	cccccccd 	.word	0xcccccccd
 800352c:	40020000 	.word	0x40020000

08003530 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
 800353c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800353e:	2300      	movs	r3, #0
 8003540:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003548:	2b01      	cmp	r3, #1
 800354a:	d101      	bne.n	8003550 <HAL_DMA_Start_IT+0x20>
 800354c:	2302      	movs	r3, #2
 800354e:	e04a      	b.n	80035e6 <HAL_DMA_Start_IT+0xb6>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800355e:	2b01      	cmp	r3, #1
 8003560:	d13a      	bne.n	80035d8 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2202      	movs	r2, #2
 8003566:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f022 0201 	bic.w	r2, r2, #1
 800357e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	68b9      	ldr	r1, [r7, #8]
 8003586:	68f8      	ldr	r0, [r7, #12]
 8003588:	f000 f938 	bl	80037fc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003590:	2b00      	cmp	r3, #0
 8003592:	d008      	beq.n	80035a6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f042 020e 	orr.w	r2, r2, #14
 80035a2:	601a      	str	r2, [r3, #0]
 80035a4:	e00f      	b.n	80035c6 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0204 	bic.w	r2, r2, #4
 80035b4:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f042 020a 	orr.w	r2, r2, #10
 80035c4:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f042 0201 	orr.w	r2, r2, #1
 80035d4:	601a      	str	r2, [r3, #0]
 80035d6:	e005      	b.n	80035e4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80035e0:	2302      	movs	r3, #2
 80035e2:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80035e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3718      	adds	r7, #24
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
	...

080035f0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360c:	2204      	movs	r2, #4
 800360e:	409a      	lsls	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	4013      	ands	r3, r2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d04f      	beq.n	80036b8 <HAL_DMA_IRQHandler+0xc8>
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	f003 0304 	and.w	r3, r3, #4
 800361e:	2b00      	cmp	r3, #0
 8003620:	d04a      	beq.n	80036b8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0320 	and.w	r3, r3, #32
 800362c:	2b00      	cmp	r3, #0
 800362e:	d107      	bne.n	8003640 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f022 0204 	bic.w	r2, r2, #4
 800363e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a66      	ldr	r2, [pc, #408]	; (80037e0 <HAL_DMA_IRQHandler+0x1f0>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d029      	beq.n	800369e <HAL_DMA_IRQHandler+0xae>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a65      	ldr	r2, [pc, #404]	; (80037e4 <HAL_DMA_IRQHandler+0x1f4>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d022      	beq.n	800369a <HAL_DMA_IRQHandler+0xaa>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a63      	ldr	r2, [pc, #396]	; (80037e8 <HAL_DMA_IRQHandler+0x1f8>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d01a      	beq.n	8003694 <HAL_DMA_IRQHandler+0xa4>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a62      	ldr	r2, [pc, #392]	; (80037ec <HAL_DMA_IRQHandler+0x1fc>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d012      	beq.n	800368e <HAL_DMA_IRQHandler+0x9e>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a60      	ldr	r2, [pc, #384]	; (80037f0 <HAL_DMA_IRQHandler+0x200>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d00a      	beq.n	8003688 <HAL_DMA_IRQHandler+0x98>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a5f      	ldr	r2, [pc, #380]	; (80037f4 <HAL_DMA_IRQHandler+0x204>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d102      	bne.n	8003682 <HAL_DMA_IRQHandler+0x92>
 800367c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003680:	e00e      	b.n	80036a0 <HAL_DMA_IRQHandler+0xb0>
 8003682:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003686:	e00b      	b.n	80036a0 <HAL_DMA_IRQHandler+0xb0>
 8003688:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800368c:	e008      	b.n	80036a0 <HAL_DMA_IRQHandler+0xb0>
 800368e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003692:	e005      	b.n	80036a0 <HAL_DMA_IRQHandler+0xb0>
 8003694:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003698:	e002      	b.n	80036a0 <HAL_DMA_IRQHandler+0xb0>
 800369a:	2340      	movs	r3, #64	; 0x40
 800369c:	e000      	b.n	80036a0 <HAL_DMA_IRQHandler+0xb0>
 800369e:	2304      	movs	r3, #4
 80036a0:	4a55      	ldr	r2, [pc, #340]	; (80037f8 <HAL_DMA_IRQHandler+0x208>)
 80036a2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f000 8094 	beq.w	80037d6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80036b6:	e08e      	b.n	80037d6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036bc:	2202      	movs	r2, #2
 80036be:	409a      	lsls	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	4013      	ands	r3, r2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d056      	beq.n	8003776 <HAL_DMA_IRQHandler+0x186>
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	f003 0302 	and.w	r3, r3, #2
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d051      	beq.n	8003776 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0320 	and.w	r3, r3, #32
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d10b      	bne.n	80036f8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f022 020a 	bic.w	r2, r2, #10
 80036ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a38      	ldr	r2, [pc, #224]	; (80037e0 <HAL_DMA_IRQHandler+0x1f0>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d029      	beq.n	8003756 <HAL_DMA_IRQHandler+0x166>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a37      	ldr	r2, [pc, #220]	; (80037e4 <HAL_DMA_IRQHandler+0x1f4>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d022      	beq.n	8003752 <HAL_DMA_IRQHandler+0x162>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a35      	ldr	r2, [pc, #212]	; (80037e8 <HAL_DMA_IRQHandler+0x1f8>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d01a      	beq.n	800374c <HAL_DMA_IRQHandler+0x15c>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a34      	ldr	r2, [pc, #208]	; (80037ec <HAL_DMA_IRQHandler+0x1fc>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d012      	beq.n	8003746 <HAL_DMA_IRQHandler+0x156>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a32      	ldr	r2, [pc, #200]	; (80037f0 <HAL_DMA_IRQHandler+0x200>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d00a      	beq.n	8003740 <HAL_DMA_IRQHandler+0x150>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a31      	ldr	r2, [pc, #196]	; (80037f4 <HAL_DMA_IRQHandler+0x204>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d102      	bne.n	800373a <HAL_DMA_IRQHandler+0x14a>
 8003734:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003738:	e00e      	b.n	8003758 <HAL_DMA_IRQHandler+0x168>
 800373a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800373e:	e00b      	b.n	8003758 <HAL_DMA_IRQHandler+0x168>
 8003740:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003744:	e008      	b.n	8003758 <HAL_DMA_IRQHandler+0x168>
 8003746:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800374a:	e005      	b.n	8003758 <HAL_DMA_IRQHandler+0x168>
 800374c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003750:	e002      	b.n	8003758 <HAL_DMA_IRQHandler+0x168>
 8003752:	2320      	movs	r3, #32
 8003754:	e000      	b.n	8003758 <HAL_DMA_IRQHandler+0x168>
 8003756:	2302      	movs	r3, #2
 8003758:	4a27      	ldr	r2, [pc, #156]	; (80037f8 <HAL_DMA_IRQHandler+0x208>)
 800375a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003768:	2b00      	cmp	r3, #0
 800376a:	d034      	beq.n	80037d6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003774:	e02f      	b.n	80037d6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377a:	2208      	movs	r2, #8
 800377c:	409a      	lsls	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	4013      	ands	r3, r2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d028      	beq.n	80037d8 <HAL_DMA_IRQHandler+0x1e8>
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	f003 0308 	and.w	r3, r3, #8
 800378c:	2b00      	cmp	r3, #0
 800378e:	d023      	beq.n	80037d8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f022 020e 	bic.w	r2, r2, #14
 800379e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037a8:	2101      	movs	r1, #1
 80037aa:	fa01 f202 	lsl.w	r2, r1, r2
 80037ae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2201      	movs	r2, #1
 80037ba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d004      	beq.n	80037d8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	4798      	blx	r3
    }
  }
  return;
 80037d6:	bf00      	nop
 80037d8:	bf00      	nop
}
 80037da:	3710      	adds	r7, #16
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	40020008 	.word	0x40020008
 80037e4:	4002001c 	.word	0x4002001c
 80037e8:	40020030 	.word	0x40020030
 80037ec:	40020044 	.word	0x40020044
 80037f0:	40020058 	.word	0x40020058
 80037f4:	4002006c 	.word	0x4002006c
 80037f8:	40020000 	.word	0x40020000

080037fc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	607a      	str	r2, [r7, #4]
 8003808:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003812:	2101      	movs	r1, #1
 8003814:	fa01 f202 	lsl.w	r2, r1, r2
 8003818:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	683a      	ldr	r2, [r7, #0]
 8003820:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	2b10      	cmp	r3, #16
 8003828:	d108      	bne.n	800383c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68ba      	ldr	r2, [r7, #8]
 8003838:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800383a:	e007      	b.n	800384c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68ba      	ldr	r2, [r7, #8]
 8003842:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	60da      	str	r2, [r3, #12]
}
 800384c:	bf00      	nop
 800384e:	3714      	adds	r7, #20
 8003850:	46bd      	mov	sp, r7
 8003852:	bc80      	pop	{r7}
 8003854:	4770      	bx	lr
	...

08003858 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003858:	b480      	push	{r7}
 800385a:	b08b      	sub	sp, #44	; 0x2c
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003862:	2300      	movs	r3, #0
 8003864:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003866:	2300      	movs	r3, #0
 8003868:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800386a:	e127      	b.n	8003abc <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800386c:	2201      	movs	r2, #1
 800386e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	69fa      	ldr	r2, [r7, #28]
 800387c:	4013      	ands	r3, r2
 800387e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	429a      	cmp	r2, r3
 8003886:	f040 8116 	bne.w	8003ab6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	2b12      	cmp	r3, #18
 8003890:	d034      	beq.n	80038fc <HAL_GPIO_Init+0xa4>
 8003892:	2b12      	cmp	r3, #18
 8003894:	d80d      	bhi.n	80038b2 <HAL_GPIO_Init+0x5a>
 8003896:	2b02      	cmp	r3, #2
 8003898:	d02b      	beq.n	80038f2 <HAL_GPIO_Init+0x9a>
 800389a:	2b02      	cmp	r3, #2
 800389c:	d804      	bhi.n	80038a8 <HAL_GPIO_Init+0x50>
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d031      	beq.n	8003906 <HAL_GPIO_Init+0xae>
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d01c      	beq.n	80038e0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80038a6:	e048      	b.n	800393a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80038a8:	2b03      	cmp	r3, #3
 80038aa:	d043      	beq.n	8003934 <HAL_GPIO_Init+0xdc>
 80038ac:	2b11      	cmp	r3, #17
 80038ae:	d01b      	beq.n	80038e8 <HAL_GPIO_Init+0x90>
          break;
 80038b0:	e043      	b.n	800393a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80038b2:	4a89      	ldr	r2, [pc, #548]	; (8003ad8 <HAL_GPIO_Init+0x280>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d026      	beq.n	8003906 <HAL_GPIO_Init+0xae>
 80038b8:	4a87      	ldr	r2, [pc, #540]	; (8003ad8 <HAL_GPIO_Init+0x280>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d806      	bhi.n	80038cc <HAL_GPIO_Init+0x74>
 80038be:	4a87      	ldr	r2, [pc, #540]	; (8003adc <HAL_GPIO_Init+0x284>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d020      	beq.n	8003906 <HAL_GPIO_Init+0xae>
 80038c4:	4a86      	ldr	r2, [pc, #536]	; (8003ae0 <HAL_GPIO_Init+0x288>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d01d      	beq.n	8003906 <HAL_GPIO_Init+0xae>
          break;
 80038ca:	e036      	b.n	800393a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80038cc:	4a85      	ldr	r2, [pc, #532]	; (8003ae4 <HAL_GPIO_Init+0x28c>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d019      	beq.n	8003906 <HAL_GPIO_Init+0xae>
 80038d2:	4a85      	ldr	r2, [pc, #532]	; (8003ae8 <HAL_GPIO_Init+0x290>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d016      	beq.n	8003906 <HAL_GPIO_Init+0xae>
 80038d8:	4a84      	ldr	r2, [pc, #528]	; (8003aec <HAL_GPIO_Init+0x294>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d013      	beq.n	8003906 <HAL_GPIO_Init+0xae>
          break;
 80038de:	e02c      	b.n	800393a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	623b      	str	r3, [r7, #32]
          break;
 80038e6:	e028      	b.n	800393a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	3304      	adds	r3, #4
 80038ee:	623b      	str	r3, [r7, #32]
          break;
 80038f0:	e023      	b.n	800393a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	3308      	adds	r3, #8
 80038f8:	623b      	str	r3, [r7, #32]
          break;
 80038fa:	e01e      	b.n	800393a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	330c      	adds	r3, #12
 8003902:	623b      	str	r3, [r7, #32]
          break;
 8003904:	e019      	b.n	800393a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d102      	bne.n	8003914 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800390e:	2304      	movs	r3, #4
 8003910:	623b      	str	r3, [r7, #32]
          break;
 8003912:	e012      	b.n	800393a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	2b01      	cmp	r3, #1
 800391a:	d105      	bne.n	8003928 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800391c:	2308      	movs	r3, #8
 800391e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	69fa      	ldr	r2, [r7, #28]
 8003924:	611a      	str	r2, [r3, #16]
          break;
 8003926:	e008      	b.n	800393a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003928:	2308      	movs	r3, #8
 800392a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	69fa      	ldr	r2, [r7, #28]
 8003930:	615a      	str	r2, [r3, #20]
          break;
 8003932:	e002      	b.n	800393a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003934:	2300      	movs	r3, #0
 8003936:	623b      	str	r3, [r7, #32]
          break;
 8003938:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	2bff      	cmp	r3, #255	; 0xff
 800393e:	d801      	bhi.n	8003944 <HAL_GPIO_Init+0xec>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	e001      	b.n	8003948 <HAL_GPIO_Init+0xf0>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	3304      	adds	r3, #4
 8003948:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	2bff      	cmp	r3, #255	; 0xff
 800394e:	d802      	bhi.n	8003956 <HAL_GPIO_Init+0xfe>
 8003950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	e002      	b.n	800395c <HAL_GPIO_Init+0x104>
 8003956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003958:	3b08      	subs	r3, #8
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	210f      	movs	r1, #15
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	fa01 f303 	lsl.w	r3, r1, r3
 800396a:	43db      	mvns	r3, r3
 800396c:	401a      	ands	r2, r3
 800396e:	6a39      	ldr	r1, [r7, #32]
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	fa01 f303 	lsl.w	r3, r1, r3
 8003976:	431a      	orrs	r2, r3
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003984:	2b00      	cmp	r3, #0
 8003986:	f000 8096 	beq.w	8003ab6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800398a:	4b59      	ldr	r3, [pc, #356]	; (8003af0 <HAL_GPIO_Init+0x298>)
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	4a58      	ldr	r2, [pc, #352]	; (8003af0 <HAL_GPIO_Init+0x298>)
 8003990:	f043 0301 	orr.w	r3, r3, #1
 8003994:	6193      	str	r3, [r2, #24]
 8003996:	4b56      	ldr	r3, [pc, #344]	; (8003af0 <HAL_GPIO_Init+0x298>)
 8003998:	699b      	ldr	r3, [r3, #24]
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	60bb      	str	r3, [r7, #8]
 80039a0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80039a2:	4a54      	ldr	r2, [pc, #336]	; (8003af4 <HAL_GPIO_Init+0x29c>)
 80039a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a6:	089b      	lsrs	r3, r3, #2
 80039a8:	3302      	adds	r3, #2
 80039aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039ae:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80039b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b2:	f003 0303 	and.w	r3, r3, #3
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	220f      	movs	r2, #15
 80039ba:	fa02 f303 	lsl.w	r3, r2, r3
 80039be:	43db      	mvns	r3, r3
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	4013      	ands	r3, r2
 80039c4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a4b      	ldr	r2, [pc, #300]	; (8003af8 <HAL_GPIO_Init+0x2a0>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d013      	beq.n	80039f6 <HAL_GPIO_Init+0x19e>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a4a      	ldr	r2, [pc, #296]	; (8003afc <HAL_GPIO_Init+0x2a4>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d00d      	beq.n	80039f2 <HAL_GPIO_Init+0x19a>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a49      	ldr	r2, [pc, #292]	; (8003b00 <HAL_GPIO_Init+0x2a8>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d007      	beq.n	80039ee <HAL_GPIO_Init+0x196>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a48      	ldr	r2, [pc, #288]	; (8003b04 <HAL_GPIO_Init+0x2ac>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d101      	bne.n	80039ea <HAL_GPIO_Init+0x192>
 80039e6:	2303      	movs	r3, #3
 80039e8:	e006      	b.n	80039f8 <HAL_GPIO_Init+0x1a0>
 80039ea:	2304      	movs	r3, #4
 80039ec:	e004      	b.n	80039f8 <HAL_GPIO_Init+0x1a0>
 80039ee:	2302      	movs	r3, #2
 80039f0:	e002      	b.n	80039f8 <HAL_GPIO_Init+0x1a0>
 80039f2:	2301      	movs	r3, #1
 80039f4:	e000      	b.n	80039f8 <HAL_GPIO_Init+0x1a0>
 80039f6:	2300      	movs	r3, #0
 80039f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039fa:	f002 0203 	and.w	r2, r2, #3
 80039fe:	0092      	lsls	r2, r2, #2
 8003a00:	4093      	lsls	r3, r2
 8003a02:	68fa      	ldr	r2, [r7, #12]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003a08:	493a      	ldr	r1, [pc, #232]	; (8003af4 <HAL_GPIO_Init+0x29c>)
 8003a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0c:	089b      	lsrs	r3, r3, #2
 8003a0e:	3302      	adds	r3, #2
 8003a10:	68fa      	ldr	r2, [r7, #12]
 8003a12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d006      	beq.n	8003a30 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003a22:	4b39      	ldr	r3, [pc, #228]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	4938      	ldr	r1, [pc, #224]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	600b      	str	r3, [r1, #0]
 8003a2e:	e006      	b.n	8003a3e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003a30:	4b35      	ldr	r3, [pc, #212]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	43db      	mvns	r3, r3
 8003a38:	4933      	ldr	r1, [pc, #204]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d006      	beq.n	8003a58 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003a4a:	4b2f      	ldr	r3, [pc, #188]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003a4c:	685a      	ldr	r2, [r3, #4]
 8003a4e:	492e      	ldr	r1, [pc, #184]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	604b      	str	r3, [r1, #4]
 8003a56:	e006      	b.n	8003a66 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003a58:	4b2b      	ldr	r3, [pc, #172]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003a5a:	685a      	ldr	r2, [r3, #4]
 8003a5c:	69bb      	ldr	r3, [r7, #24]
 8003a5e:	43db      	mvns	r3, r3
 8003a60:	4929      	ldr	r1, [pc, #164]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003a62:	4013      	ands	r3, r2
 8003a64:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d006      	beq.n	8003a80 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003a72:	4b25      	ldr	r3, [pc, #148]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003a74:	689a      	ldr	r2, [r3, #8]
 8003a76:	4924      	ldr	r1, [pc, #144]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	608b      	str	r3, [r1, #8]
 8003a7e:	e006      	b.n	8003a8e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003a80:	4b21      	ldr	r3, [pc, #132]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003a82:	689a      	ldr	r2, [r3, #8]
 8003a84:	69bb      	ldr	r3, [r7, #24]
 8003a86:	43db      	mvns	r3, r3
 8003a88:	491f      	ldr	r1, [pc, #124]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d006      	beq.n	8003aa8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003a9a:	4b1b      	ldr	r3, [pc, #108]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003a9c:	68da      	ldr	r2, [r3, #12]
 8003a9e:	491a      	ldr	r1, [pc, #104]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	60cb      	str	r3, [r1, #12]
 8003aa6:	e006      	b.n	8003ab6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003aa8:	4b17      	ldr	r3, [pc, #92]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003aaa:	68da      	ldr	r2, [r3, #12]
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	43db      	mvns	r3, r3
 8003ab0:	4915      	ldr	r1, [pc, #84]	; (8003b08 <HAL_GPIO_Init+0x2b0>)
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab8:	3301      	adds	r3, #1
 8003aba:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	f47f aed0 	bne.w	800386c <HAL_GPIO_Init+0x14>
  }
}
 8003acc:	bf00      	nop
 8003ace:	372c      	adds	r7, #44	; 0x2c
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bc80      	pop	{r7}
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	10210000 	.word	0x10210000
 8003adc:	10110000 	.word	0x10110000
 8003ae0:	10120000 	.word	0x10120000
 8003ae4:	10310000 	.word	0x10310000
 8003ae8:	10320000 	.word	0x10320000
 8003aec:	10220000 	.word	0x10220000
 8003af0:	40021000 	.word	0x40021000
 8003af4:	40010000 	.word	0x40010000
 8003af8:	40010800 	.word	0x40010800
 8003afc:	40010c00 	.word	0x40010c00
 8003b00:	40011000 	.word	0x40011000
 8003b04:	40011400 	.word	0x40011400
 8003b08:	40010400 	.word	0x40010400

08003b0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b085      	sub	sp, #20
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	460b      	mov	r3, r1
 8003b16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	689a      	ldr	r2, [r3, #8]
 8003b1c:	887b      	ldrh	r3, [r7, #2]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d002      	beq.n	8003b2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b24:	2301      	movs	r3, #1
 8003b26:	73fb      	strb	r3, [r7, #15]
 8003b28:	e001      	b.n	8003b2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3714      	adds	r7, #20
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bc80      	pop	{r7}
 8003b38:	4770      	bx	lr

08003b3a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b3a:	b480      	push	{r7}
 8003b3c:	b083      	sub	sp, #12
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	6078      	str	r0, [r7, #4]
 8003b42:	460b      	mov	r3, r1
 8003b44:	807b      	strh	r3, [r7, #2]
 8003b46:	4613      	mov	r3, r2
 8003b48:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b4a:	787b      	ldrb	r3, [r7, #1]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d003      	beq.n	8003b58 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b50:	887a      	ldrh	r2, [r7, #2]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003b56:	e003      	b.n	8003b60 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003b58:	887b      	ldrh	r3, [r7, #2]
 8003b5a:	041a      	lsls	r2, r3, #16
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	611a      	str	r2, [r3, #16]
}
 8003b60:	bf00      	nop
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bc80      	pop	{r7}
 8003b68:	4770      	bx	lr

08003b6a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b6a:	b480      	push	{r7}
 8003b6c:	b085      	sub	sp, #20
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
 8003b72:	460b      	mov	r3, r1
 8003b74:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b7c:	887a      	ldrh	r2, [r7, #2]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	4013      	ands	r3, r2
 8003b82:	041a      	lsls	r2, r3, #16
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	43d9      	mvns	r1, r3
 8003b88:	887b      	ldrh	r3, [r7, #2]
 8003b8a:	400b      	ands	r3, r1
 8003b8c:	431a      	orrs	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	611a      	str	r2, [r3, #16]
}
 8003b92:	bf00      	nop
 8003b94:	3714      	adds	r7, #20
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bc80      	pop	{r7}
 8003b9a:	4770      	bx	lr

08003b9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b086      	sub	sp, #24
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d101      	bne.n	8003bae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e26c      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f000 8087 	beq.w	8003cca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003bbc:	4b92      	ldr	r3, [pc, #584]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f003 030c 	and.w	r3, r3, #12
 8003bc4:	2b04      	cmp	r3, #4
 8003bc6:	d00c      	beq.n	8003be2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003bc8:	4b8f      	ldr	r3, [pc, #572]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f003 030c 	and.w	r3, r3, #12
 8003bd0:	2b08      	cmp	r3, #8
 8003bd2:	d112      	bne.n	8003bfa <HAL_RCC_OscConfig+0x5e>
 8003bd4:	4b8c      	ldr	r3, [pc, #560]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003be0:	d10b      	bne.n	8003bfa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003be2:	4b89      	ldr	r3, [pc, #548]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d06c      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x12c>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d168      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e246      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c02:	d106      	bne.n	8003c12 <HAL_RCC_OscConfig+0x76>
 8003c04:	4b80      	ldr	r3, [pc, #512]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a7f      	ldr	r2, [pc, #508]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c0e:	6013      	str	r3, [r2, #0]
 8003c10:	e02e      	b.n	8003c70 <HAL_RCC_OscConfig+0xd4>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10c      	bne.n	8003c34 <HAL_RCC_OscConfig+0x98>
 8003c1a:	4b7b      	ldr	r3, [pc, #492]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a7a      	ldr	r2, [pc, #488]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c24:	6013      	str	r3, [r2, #0]
 8003c26:	4b78      	ldr	r3, [pc, #480]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a77      	ldr	r2, [pc, #476]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c30:	6013      	str	r3, [r2, #0]
 8003c32:	e01d      	b.n	8003c70 <HAL_RCC_OscConfig+0xd4>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c3c:	d10c      	bne.n	8003c58 <HAL_RCC_OscConfig+0xbc>
 8003c3e:	4b72      	ldr	r3, [pc, #456]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a71      	ldr	r2, [pc, #452]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c48:	6013      	str	r3, [r2, #0]
 8003c4a:	4b6f      	ldr	r3, [pc, #444]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a6e      	ldr	r2, [pc, #440]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c54:	6013      	str	r3, [r2, #0]
 8003c56:	e00b      	b.n	8003c70 <HAL_RCC_OscConfig+0xd4>
 8003c58:	4b6b      	ldr	r3, [pc, #428]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a6a      	ldr	r2, [pc, #424]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c62:	6013      	str	r3, [r2, #0]
 8003c64:	4b68      	ldr	r3, [pc, #416]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a67      	ldr	r2, [pc, #412]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c6e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d013      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c78:	f7fe ff14 	bl	8002aa4 <HAL_GetTick>
 8003c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c7e:	e008      	b.n	8003c92 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c80:	f7fe ff10 	bl	8002aa4 <HAL_GetTick>
 8003c84:	4602      	mov	r2, r0
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	2b64      	cmp	r3, #100	; 0x64
 8003c8c:	d901      	bls.n	8003c92 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e1fa      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c92:	4b5d      	ldr	r3, [pc, #372]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d0f0      	beq.n	8003c80 <HAL_RCC_OscConfig+0xe4>
 8003c9e:	e014      	b.n	8003cca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca0:	f7fe ff00 	bl	8002aa4 <HAL_GetTick>
 8003ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ca6:	e008      	b.n	8003cba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ca8:	f7fe fefc 	bl	8002aa4 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	2b64      	cmp	r3, #100	; 0x64
 8003cb4:	d901      	bls.n	8003cba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e1e6      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cba:	4b53      	ldr	r3, [pc, #332]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1f0      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x10c>
 8003cc6:	e000      	b.n	8003cca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d063      	beq.n	8003d9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cd6:	4b4c      	ldr	r3, [pc, #304]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	f003 030c 	and.w	r3, r3, #12
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00b      	beq.n	8003cfa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ce2:	4b49      	ldr	r3, [pc, #292]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f003 030c 	and.w	r3, r3, #12
 8003cea:	2b08      	cmp	r3, #8
 8003cec:	d11c      	bne.n	8003d28 <HAL_RCC_OscConfig+0x18c>
 8003cee:	4b46      	ldr	r3, [pc, #280]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d116      	bne.n	8003d28 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cfa:	4b43      	ldr	r3, [pc, #268]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0302 	and.w	r3, r3, #2
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d005      	beq.n	8003d12 <HAL_RCC_OscConfig+0x176>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d001      	beq.n	8003d12 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e1ba      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d12:	4b3d      	ldr	r3, [pc, #244]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	00db      	lsls	r3, r3, #3
 8003d20:	4939      	ldr	r1, [pc, #228]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d26:	e03a      	b.n	8003d9e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	691b      	ldr	r3, [r3, #16]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d020      	beq.n	8003d72 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d30:	4b36      	ldr	r3, [pc, #216]	; (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003d32:	2201      	movs	r2, #1
 8003d34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d36:	f7fe feb5 	bl	8002aa4 <HAL_GetTick>
 8003d3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d3c:	e008      	b.n	8003d50 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d3e:	f7fe feb1 	bl	8002aa4 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	2b02      	cmp	r3, #2
 8003d4a:	d901      	bls.n	8003d50 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e19b      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d50:	4b2d      	ldr	r3, [pc, #180]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d0f0      	beq.n	8003d3e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d5c:	4b2a      	ldr	r3, [pc, #168]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	695b      	ldr	r3, [r3, #20]
 8003d68:	00db      	lsls	r3, r3, #3
 8003d6a:	4927      	ldr	r1, [pc, #156]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	600b      	str	r3, [r1, #0]
 8003d70:	e015      	b.n	8003d9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d72:	4b26      	ldr	r3, [pc, #152]	; (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d78:	f7fe fe94 	bl	8002aa4 <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d80:	f7fe fe90 	bl	8002aa4 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e17a      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d92:	4b1d      	ldr	r3, [pc, #116]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0302 	and.w	r3, r3, #2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1f0      	bne.n	8003d80 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0308 	and.w	r3, r3, #8
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d03a      	beq.n	8003e20 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d019      	beq.n	8003de6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003db2:	4b17      	ldr	r3, [pc, #92]	; (8003e10 <HAL_RCC_OscConfig+0x274>)
 8003db4:	2201      	movs	r2, #1
 8003db6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003db8:	f7fe fe74 	bl	8002aa4 <HAL_GetTick>
 8003dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dbe:	e008      	b.n	8003dd2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dc0:	f7fe fe70 	bl	8002aa4 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e15a      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dd2:	4b0d      	ldr	r3, [pc, #52]	; (8003e08 <HAL_RCC_OscConfig+0x26c>)
 8003dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd6:	f003 0302 	and.w	r3, r3, #2
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d0f0      	beq.n	8003dc0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003dde:	2001      	movs	r0, #1
 8003de0:	f000 faa8 	bl	8004334 <RCC_Delay>
 8003de4:	e01c      	b.n	8003e20 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003de6:	4b0a      	ldr	r3, [pc, #40]	; (8003e10 <HAL_RCC_OscConfig+0x274>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dec:	f7fe fe5a 	bl	8002aa4 <HAL_GetTick>
 8003df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003df2:	e00f      	b.n	8003e14 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003df4:	f7fe fe56 	bl	8002aa4 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d908      	bls.n	8003e14 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e140      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
 8003e06:	bf00      	nop
 8003e08:	40021000 	.word	0x40021000
 8003e0c:	42420000 	.word	0x42420000
 8003e10:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e14:	4b9e      	ldr	r3, [pc, #632]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e18:	f003 0302 	and.w	r3, r3, #2
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d1e9      	bne.n	8003df4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0304 	and.w	r3, r3, #4
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f000 80a6 	beq.w	8003f7a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e32:	4b97      	ldr	r3, [pc, #604]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003e34:	69db      	ldr	r3, [r3, #28]
 8003e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10d      	bne.n	8003e5a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e3e:	4b94      	ldr	r3, [pc, #592]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003e40:	69db      	ldr	r3, [r3, #28]
 8003e42:	4a93      	ldr	r2, [pc, #588]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003e44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e48:	61d3      	str	r3, [r2, #28]
 8003e4a:	4b91      	ldr	r3, [pc, #580]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003e4c:	69db      	ldr	r3, [r3, #28]
 8003e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e52:	60bb      	str	r3, [r7, #8]
 8003e54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e56:	2301      	movs	r3, #1
 8003e58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e5a:	4b8e      	ldr	r3, [pc, #568]	; (8004094 <HAL_RCC_OscConfig+0x4f8>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d118      	bne.n	8003e98 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e66:	4b8b      	ldr	r3, [pc, #556]	; (8004094 <HAL_RCC_OscConfig+0x4f8>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a8a      	ldr	r2, [pc, #552]	; (8004094 <HAL_RCC_OscConfig+0x4f8>)
 8003e6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e72:	f7fe fe17 	bl	8002aa4 <HAL_GetTick>
 8003e76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e78:	e008      	b.n	8003e8c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e7a:	f7fe fe13 	bl	8002aa4 <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	2b64      	cmp	r3, #100	; 0x64
 8003e86:	d901      	bls.n	8003e8c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e0fd      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e8c:	4b81      	ldr	r3, [pc, #516]	; (8004094 <HAL_RCC_OscConfig+0x4f8>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d0f0      	beq.n	8003e7a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d106      	bne.n	8003eae <HAL_RCC_OscConfig+0x312>
 8003ea0:	4b7b      	ldr	r3, [pc, #492]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003ea2:	6a1b      	ldr	r3, [r3, #32]
 8003ea4:	4a7a      	ldr	r2, [pc, #488]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003ea6:	f043 0301 	orr.w	r3, r3, #1
 8003eaa:	6213      	str	r3, [r2, #32]
 8003eac:	e02d      	b.n	8003f0a <HAL_RCC_OscConfig+0x36e>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d10c      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x334>
 8003eb6:	4b76      	ldr	r3, [pc, #472]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003eb8:	6a1b      	ldr	r3, [r3, #32]
 8003eba:	4a75      	ldr	r2, [pc, #468]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003ebc:	f023 0301 	bic.w	r3, r3, #1
 8003ec0:	6213      	str	r3, [r2, #32]
 8003ec2:	4b73      	ldr	r3, [pc, #460]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003ec4:	6a1b      	ldr	r3, [r3, #32]
 8003ec6:	4a72      	ldr	r2, [pc, #456]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003ec8:	f023 0304 	bic.w	r3, r3, #4
 8003ecc:	6213      	str	r3, [r2, #32]
 8003ece:	e01c      	b.n	8003f0a <HAL_RCC_OscConfig+0x36e>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	2b05      	cmp	r3, #5
 8003ed6:	d10c      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x356>
 8003ed8:	4b6d      	ldr	r3, [pc, #436]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003eda:	6a1b      	ldr	r3, [r3, #32]
 8003edc:	4a6c      	ldr	r2, [pc, #432]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003ede:	f043 0304 	orr.w	r3, r3, #4
 8003ee2:	6213      	str	r3, [r2, #32]
 8003ee4:	4b6a      	ldr	r3, [pc, #424]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003ee6:	6a1b      	ldr	r3, [r3, #32]
 8003ee8:	4a69      	ldr	r2, [pc, #420]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003eea:	f043 0301 	orr.w	r3, r3, #1
 8003eee:	6213      	str	r3, [r2, #32]
 8003ef0:	e00b      	b.n	8003f0a <HAL_RCC_OscConfig+0x36e>
 8003ef2:	4b67      	ldr	r3, [pc, #412]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003ef4:	6a1b      	ldr	r3, [r3, #32]
 8003ef6:	4a66      	ldr	r2, [pc, #408]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003ef8:	f023 0301 	bic.w	r3, r3, #1
 8003efc:	6213      	str	r3, [r2, #32]
 8003efe:	4b64      	ldr	r3, [pc, #400]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003f00:	6a1b      	ldr	r3, [r3, #32]
 8003f02:	4a63      	ldr	r2, [pc, #396]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003f04:	f023 0304 	bic.w	r3, r3, #4
 8003f08:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d015      	beq.n	8003f3e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f12:	f7fe fdc7 	bl	8002aa4 <HAL_GetTick>
 8003f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f18:	e00a      	b.n	8003f30 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f1a:	f7fe fdc3 	bl	8002aa4 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d901      	bls.n	8003f30 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e0ab      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f30:	4b57      	ldr	r3, [pc, #348]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003f32:	6a1b      	ldr	r3, [r3, #32]
 8003f34:	f003 0302 	and.w	r3, r3, #2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d0ee      	beq.n	8003f1a <HAL_RCC_OscConfig+0x37e>
 8003f3c:	e014      	b.n	8003f68 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f3e:	f7fe fdb1 	bl	8002aa4 <HAL_GetTick>
 8003f42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f44:	e00a      	b.n	8003f5c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f46:	f7fe fdad 	bl	8002aa4 <HAL_GetTick>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d901      	bls.n	8003f5c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	e095      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f5c:	4b4c      	ldr	r3, [pc, #304]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003f5e:	6a1b      	ldr	r3, [r3, #32]
 8003f60:	f003 0302 	and.w	r3, r3, #2
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d1ee      	bne.n	8003f46 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f68:	7dfb      	ldrb	r3, [r7, #23]
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d105      	bne.n	8003f7a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f6e:	4b48      	ldr	r3, [pc, #288]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003f70:	69db      	ldr	r3, [r3, #28]
 8003f72:	4a47      	ldr	r2, [pc, #284]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003f74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f78:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	69db      	ldr	r3, [r3, #28]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	f000 8081 	beq.w	8004086 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f84:	4b42      	ldr	r3, [pc, #264]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f003 030c 	and.w	r3, r3, #12
 8003f8c:	2b08      	cmp	r3, #8
 8003f8e:	d061      	beq.n	8004054 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	69db      	ldr	r3, [r3, #28]
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d146      	bne.n	8004026 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f98:	4b3f      	ldr	r3, [pc, #252]	; (8004098 <HAL_RCC_OscConfig+0x4fc>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f9e:	f7fe fd81 	bl	8002aa4 <HAL_GetTick>
 8003fa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fa4:	e008      	b.n	8003fb8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa6:	f7fe fd7d 	bl	8002aa4 <HAL_GetTick>
 8003faa:	4602      	mov	r2, r0
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d901      	bls.n	8003fb8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e067      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fb8:	4b35      	ldr	r3, [pc, #212]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d1f0      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a1b      	ldr	r3, [r3, #32]
 8003fc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fcc:	d108      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003fce:	4b30      	ldr	r3, [pc, #192]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	492d      	ldr	r1, [pc, #180]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fe0:	4b2b      	ldr	r3, [pc, #172]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a19      	ldr	r1, [r3, #32]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff0:	430b      	orrs	r3, r1
 8003ff2:	4927      	ldr	r1, [pc, #156]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ff8:	4b27      	ldr	r3, [pc, #156]	; (8004098 <HAL_RCC_OscConfig+0x4fc>)
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ffe:	f7fe fd51 	bl	8002aa4 <HAL_GetTick>
 8004002:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004004:	e008      	b.n	8004018 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004006:	f7fe fd4d 	bl	8002aa4 <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	2b02      	cmp	r3, #2
 8004012:	d901      	bls.n	8004018 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e037      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004018:	4b1d      	ldr	r3, [pc, #116]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004020:	2b00      	cmp	r3, #0
 8004022:	d0f0      	beq.n	8004006 <HAL_RCC_OscConfig+0x46a>
 8004024:	e02f      	b.n	8004086 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004026:	4b1c      	ldr	r3, [pc, #112]	; (8004098 <HAL_RCC_OscConfig+0x4fc>)
 8004028:	2200      	movs	r2, #0
 800402a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800402c:	f7fe fd3a 	bl	8002aa4 <HAL_GetTick>
 8004030:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004032:	e008      	b.n	8004046 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004034:	f7fe fd36 	bl	8002aa4 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b02      	cmp	r3, #2
 8004040:	d901      	bls.n	8004046 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e020      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004046:	4b12      	ldr	r3, [pc, #72]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1f0      	bne.n	8004034 <HAL_RCC_OscConfig+0x498>
 8004052:	e018      	b.n	8004086 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	69db      	ldr	r3, [r3, #28]
 8004058:	2b01      	cmp	r3, #1
 800405a:	d101      	bne.n	8004060 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e013      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004060:	4b0b      	ldr	r3, [pc, #44]	; (8004090 <HAL_RCC_OscConfig+0x4f4>)
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a1b      	ldr	r3, [r3, #32]
 8004070:	429a      	cmp	r2, r3
 8004072:	d106      	bne.n	8004082 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800407e:	429a      	cmp	r2, r3
 8004080:	d001      	beq.n	8004086 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e000      	b.n	8004088 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004086:	2300      	movs	r3, #0
}
 8004088:	4618      	mov	r0, r3
 800408a:	3718      	adds	r7, #24
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	40021000 	.word	0x40021000
 8004094:	40007000 	.word	0x40007000
 8004098:	42420060 	.word	0x42420060

0800409c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d101      	bne.n	80040b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e0d0      	b.n	8004252 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040b0:	4b6a      	ldr	r3, [pc, #424]	; (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0307 	and.w	r3, r3, #7
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d910      	bls.n	80040e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040be:	4b67      	ldr	r3, [pc, #412]	; (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f023 0207 	bic.w	r2, r3, #7
 80040c6:	4965      	ldr	r1, [pc, #404]	; (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	4313      	orrs	r3, r2
 80040cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040ce:	4b63      	ldr	r3, [pc, #396]	; (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0307 	and.w	r3, r3, #7
 80040d6:	683a      	ldr	r2, [r7, #0]
 80040d8:	429a      	cmp	r2, r3
 80040da:	d001      	beq.n	80040e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e0b8      	b.n	8004252 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d020      	beq.n	800412e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0304 	and.w	r3, r3, #4
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d005      	beq.n	8004104 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040f8:	4b59      	ldr	r3, [pc, #356]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	4a58      	ldr	r2, [pc, #352]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 80040fe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004102:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0308 	and.w	r3, r3, #8
 800410c:	2b00      	cmp	r3, #0
 800410e:	d005      	beq.n	800411c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004110:	4b53      	ldr	r3, [pc, #332]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	4a52      	ldr	r2, [pc, #328]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004116:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800411a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800411c:	4b50      	ldr	r3, [pc, #320]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	494d      	ldr	r1, [pc, #308]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 800412a:	4313      	orrs	r3, r2
 800412c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	2b00      	cmp	r3, #0
 8004138:	d040      	beq.n	80041bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	2b01      	cmp	r3, #1
 8004140:	d107      	bne.n	8004152 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004142:	4b47      	ldr	r3, [pc, #284]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d115      	bne.n	800417a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e07f      	b.n	8004252 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	2b02      	cmp	r3, #2
 8004158:	d107      	bne.n	800416a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800415a:	4b41      	ldr	r3, [pc, #260]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d109      	bne.n	800417a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e073      	b.n	8004252 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800416a:	4b3d      	ldr	r3, [pc, #244]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0302 	and.w	r3, r3, #2
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e06b      	b.n	8004252 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800417a:	4b39      	ldr	r3, [pc, #228]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f023 0203 	bic.w	r2, r3, #3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	4936      	ldr	r1, [pc, #216]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004188:	4313      	orrs	r3, r2
 800418a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800418c:	f7fe fc8a 	bl	8002aa4 <HAL_GetTick>
 8004190:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004192:	e00a      	b.n	80041aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004194:	f7fe fc86 	bl	8002aa4 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	f241 3288 	movw	r2, #5000	; 0x1388
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d901      	bls.n	80041aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e053      	b.n	8004252 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041aa:	4b2d      	ldr	r3, [pc, #180]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f003 020c 	and.w	r2, r3, #12
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d1eb      	bne.n	8004194 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041bc:	4b27      	ldr	r3, [pc, #156]	; (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0307 	and.w	r3, r3, #7
 80041c4:	683a      	ldr	r2, [r7, #0]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d210      	bcs.n	80041ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ca:	4b24      	ldr	r3, [pc, #144]	; (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f023 0207 	bic.w	r2, r3, #7
 80041d2:	4922      	ldr	r1, [pc, #136]	; (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041da:	4b20      	ldr	r3, [pc, #128]	; (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0307 	and.w	r3, r3, #7
 80041e2:	683a      	ldr	r2, [r7, #0]
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d001      	beq.n	80041ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e032      	b.n	8004252 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0304 	and.w	r3, r3, #4
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d008      	beq.n	800420a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041f8:	4b19      	ldr	r3, [pc, #100]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	4916      	ldr	r1, [pc, #88]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004206:	4313      	orrs	r3, r2
 8004208:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0308 	and.w	r3, r3, #8
 8004212:	2b00      	cmp	r3, #0
 8004214:	d009      	beq.n	800422a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004216:	4b12      	ldr	r3, [pc, #72]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	691b      	ldr	r3, [r3, #16]
 8004222:	00db      	lsls	r3, r3, #3
 8004224:	490e      	ldr	r1, [pc, #56]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004226:	4313      	orrs	r3, r2
 8004228:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800422a:	f000 f821 	bl	8004270 <HAL_RCC_GetSysClockFreq>
 800422e:	4601      	mov	r1, r0
 8004230:	4b0b      	ldr	r3, [pc, #44]	; (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	091b      	lsrs	r3, r3, #4
 8004236:	f003 030f 	and.w	r3, r3, #15
 800423a:	4a0a      	ldr	r2, [pc, #40]	; (8004264 <HAL_RCC_ClockConfig+0x1c8>)
 800423c:	5cd3      	ldrb	r3, [r2, r3]
 800423e:	fa21 f303 	lsr.w	r3, r1, r3
 8004242:	4a09      	ldr	r2, [pc, #36]	; (8004268 <HAL_RCC_ClockConfig+0x1cc>)
 8004244:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004246:	4b09      	ldr	r3, [pc, #36]	; (800426c <HAL_RCC_ClockConfig+0x1d0>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4618      	mov	r0, r3
 800424c:	f7fe fbe8 	bl	8002a20 <HAL_InitTick>

  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	40022000 	.word	0x40022000
 8004260:	40021000 	.word	0x40021000
 8004264:	080057c0 	.word	0x080057c0
 8004268:	2000003c 	.word	0x2000003c
 800426c:	20000040 	.word	0x20000040

08004270 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004270:	b490      	push	{r4, r7}
 8004272:	b08a      	sub	sp, #40	; 0x28
 8004274:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004276:	4b2a      	ldr	r3, [pc, #168]	; (8004320 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004278:	1d3c      	adds	r4, r7, #4
 800427a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800427c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004280:	4b28      	ldr	r3, [pc, #160]	; (8004324 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004282:	881b      	ldrh	r3, [r3, #0]
 8004284:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004286:	2300      	movs	r3, #0
 8004288:	61fb      	str	r3, [r7, #28]
 800428a:	2300      	movs	r3, #0
 800428c:	61bb      	str	r3, [r7, #24]
 800428e:	2300      	movs	r3, #0
 8004290:	627b      	str	r3, [r7, #36]	; 0x24
 8004292:	2300      	movs	r3, #0
 8004294:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004296:	2300      	movs	r3, #0
 8004298:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800429a:	4b23      	ldr	r3, [pc, #140]	; (8004328 <HAL_RCC_GetSysClockFreq+0xb8>)
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	f003 030c 	and.w	r3, r3, #12
 80042a6:	2b04      	cmp	r3, #4
 80042a8:	d002      	beq.n	80042b0 <HAL_RCC_GetSysClockFreq+0x40>
 80042aa:	2b08      	cmp	r3, #8
 80042ac:	d003      	beq.n	80042b6 <HAL_RCC_GetSysClockFreq+0x46>
 80042ae:	e02d      	b.n	800430c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042b0:	4b1e      	ldr	r3, [pc, #120]	; (800432c <HAL_RCC_GetSysClockFreq+0xbc>)
 80042b2:	623b      	str	r3, [r7, #32]
      break;
 80042b4:	e02d      	b.n	8004312 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80042b6:	69fb      	ldr	r3, [r7, #28]
 80042b8:	0c9b      	lsrs	r3, r3, #18
 80042ba:	f003 030f 	and.w	r3, r3, #15
 80042be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80042c2:	4413      	add	r3, r2
 80042c4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80042c8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d013      	beq.n	80042fc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042d4:	4b14      	ldr	r3, [pc, #80]	; (8004328 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	0c5b      	lsrs	r3, r3, #17
 80042da:	f003 0301 	and.w	r3, r3, #1
 80042de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80042e2:	4413      	add	r3, r2
 80042e4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80042e8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	4a0f      	ldr	r2, [pc, #60]	; (800432c <HAL_RCC_GetSysClockFreq+0xbc>)
 80042ee:	fb02 f203 	mul.w	r2, r2, r3
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042f8:	627b      	str	r3, [r7, #36]	; 0x24
 80042fa:	e004      	b.n	8004306 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	4a0c      	ldr	r2, [pc, #48]	; (8004330 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004300:	fb02 f303 	mul.w	r3, r2, r3
 8004304:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004308:	623b      	str	r3, [r7, #32]
      break;
 800430a:	e002      	b.n	8004312 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800430c:	4b07      	ldr	r3, [pc, #28]	; (800432c <HAL_RCC_GetSysClockFreq+0xbc>)
 800430e:	623b      	str	r3, [r7, #32]
      break;
 8004310:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004312:	6a3b      	ldr	r3, [r7, #32]
}
 8004314:	4618      	mov	r0, r3
 8004316:	3728      	adds	r7, #40	; 0x28
 8004318:	46bd      	mov	sp, r7
 800431a:	bc90      	pop	{r4, r7}
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	080057ac 	.word	0x080057ac
 8004324:	080057bc 	.word	0x080057bc
 8004328:	40021000 	.word	0x40021000
 800432c:	007a1200 	.word	0x007a1200
 8004330:	003d0900 	.word	0x003d0900

08004334 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004334:	b480      	push	{r7}
 8004336:	b085      	sub	sp, #20
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800433c:	4b0a      	ldr	r3, [pc, #40]	; (8004368 <RCC_Delay+0x34>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a0a      	ldr	r2, [pc, #40]	; (800436c <RCC_Delay+0x38>)
 8004342:	fba2 2303 	umull	r2, r3, r2, r3
 8004346:	0a5b      	lsrs	r3, r3, #9
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	fb02 f303 	mul.w	r3, r2, r3
 800434e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004350:	bf00      	nop
  }
  while (Delay --);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	1e5a      	subs	r2, r3, #1
 8004356:	60fa      	str	r2, [r7, #12]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1f9      	bne.n	8004350 <RCC_Delay+0x1c>
}
 800435c:	bf00      	nop
 800435e:	3714      	adds	r7, #20
 8004360:	46bd      	mov	sp, r7
 8004362:	bc80      	pop	{r7}
 8004364:	4770      	bx	lr
 8004366:	bf00      	nop
 8004368:	2000003c 	.word	0x2000003c
 800436c:	10624dd3 	.word	0x10624dd3

08004370 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b086      	sub	sp, #24
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004378:	2300      	movs	r3, #0
 800437a:	613b      	str	r3, [r7, #16]
 800437c:	2300      	movs	r3, #0
 800437e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0301 	and.w	r3, r3, #1
 8004388:	2b00      	cmp	r3, #0
 800438a:	d07d      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800438c:	2300      	movs	r3, #0
 800438e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004390:	4b4f      	ldr	r3, [pc, #316]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004392:	69db      	ldr	r3, [r3, #28]
 8004394:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d10d      	bne.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800439c:	4b4c      	ldr	r3, [pc, #304]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800439e:	69db      	ldr	r3, [r3, #28]
 80043a0:	4a4b      	ldr	r2, [pc, #300]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043a6:	61d3      	str	r3, [r2, #28]
 80043a8:	4b49      	ldr	r3, [pc, #292]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043aa:	69db      	ldr	r3, [r3, #28]
 80043ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043b0:	60bb      	str	r3, [r7, #8]
 80043b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043b4:	2301      	movs	r3, #1
 80043b6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043b8:	4b46      	ldr	r3, [pc, #280]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d118      	bne.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043c4:	4b43      	ldr	r3, [pc, #268]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a42      	ldr	r2, [pc, #264]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043d0:	f7fe fb68 	bl	8002aa4 <HAL_GetTick>
 80043d4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043d6:	e008      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043d8:	f7fe fb64 	bl	8002aa4 <HAL_GetTick>
 80043dc:	4602      	mov	r2, r0
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	2b64      	cmp	r3, #100	; 0x64
 80043e4:	d901      	bls.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e06d      	b.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043ea:	4b3a      	ldr	r3, [pc, #232]	; (80044d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d0f0      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043f6:	4b36      	ldr	r3, [pc, #216]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043f8:	6a1b      	ldr	r3, [r3, #32]
 80043fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043fe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d02e      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800440e:	68fa      	ldr	r2, [r7, #12]
 8004410:	429a      	cmp	r2, r3
 8004412:	d027      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004414:	4b2e      	ldr	r3, [pc, #184]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004416:	6a1b      	ldr	r3, [r3, #32]
 8004418:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800441c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800441e:	4b2e      	ldr	r3, [pc, #184]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004420:	2201      	movs	r2, #1
 8004422:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004424:	4b2c      	ldr	r3, [pc, #176]	; (80044d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004426:	2200      	movs	r2, #0
 8004428:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800442a:	4a29      	ldr	r2, [pc, #164]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d014      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800443a:	f7fe fb33 	bl	8002aa4 <HAL_GetTick>
 800443e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004440:	e00a      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004442:	f7fe fb2f 	bl	8002aa4 <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004450:	4293      	cmp	r3, r2
 8004452:	d901      	bls.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	e036      	b.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004458:	4b1d      	ldr	r3, [pc, #116]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800445a:	6a1b      	ldr	r3, [r3, #32]
 800445c:	f003 0302 	and.w	r3, r3, #2
 8004460:	2b00      	cmp	r3, #0
 8004462:	d0ee      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004464:	4b1a      	ldr	r3, [pc, #104]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004466:	6a1b      	ldr	r3, [r3, #32]
 8004468:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	4917      	ldr	r1, [pc, #92]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004472:	4313      	orrs	r3, r2
 8004474:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004476:	7dfb      	ldrb	r3, [r7, #23]
 8004478:	2b01      	cmp	r3, #1
 800447a:	d105      	bne.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800447c:	4b14      	ldr	r3, [pc, #80]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800447e:	69db      	ldr	r3, [r3, #28]
 8004480:	4a13      	ldr	r2, [pc, #76]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004482:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004486:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0302 	and.w	r3, r3, #2
 8004490:	2b00      	cmp	r3, #0
 8004492:	d008      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004494:	4b0e      	ldr	r3, [pc, #56]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	490b      	ldr	r1, [pc, #44]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0310 	and.w	r3, r3, #16
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d008      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044b2:	4b07      	ldr	r3, [pc, #28]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	4904      	ldr	r1, [pc, #16]	; (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3718      	adds	r7, #24
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	40021000 	.word	0x40021000
 80044d4:	40007000 	.word	0x40007000
 80044d8:	42420440 	.word	0x42420440

080044dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d101      	bne.n	80044ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e041      	b.n	8004572 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d106      	bne.n	8004508 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f7fd fe10 	bl	8002128 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2202      	movs	r2, #2
 800450c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	3304      	adds	r3, #4
 8004518:	4619      	mov	r1, r3
 800451a:	4610      	mov	r0, r2
 800451c:	f000 fc14 	bl	8004d48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
	...

0800457c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800457c:	b480      	push	{r7}
 800457e:	b085      	sub	sp, #20
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800458a:	b2db      	uxtb	r3, r3
 800458c:	2b01      	cmp	r3, #1
 800458e:	d001      	beq.n	8004594 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e03a      	b.n	800460a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2202      	movs	r2, #2
 8004598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68da      	ldr	r2, [r3, #12]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f042 0201 	orr.w	r2, r2, #1
 80045aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a18      	ldr	r2, [pc, #96]	; (8004614 <HAL_TIM_Base_Start_IT+0x98>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d00e      	beq.n	80045d4 <HAL_TIM_Base_Start_IT+0x58>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045be:	d009      	beq.n	80045d4 <HAL_TIM_Base_Start_IT+0x58>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a14      	ldr	r2, [pc, #80]	; (8004618 <HAL_TIM_Base_Start_IT+0x9c>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d004      	beq.n	80045d4 <HAL_TIM_Base_Start_IT+0x58>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a13      	ldr	r2, [pc, #76]	; (800461c <HAL_TIM_Base_Start_IT+0xa0>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d111      	bne.n	80045f8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	f003 0307 	and.w	r3, r3, #7
 80045de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2b06      	cmp	r3, #6
 80045e4:	d010      	beq.n	8004608 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f042 0201 	orr.w	r2, r2, #1
 80045f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045f6:	e007      	b.n	8004608 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f042 0201 	orr.w	r2, r2, #1
 8004606:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3714      	adds	r7, #20
 800460e:	46bd      	mov	sp, r7
 8004610:	bc80      	pop	{r7}
 8004612:	4770      	bx	lr
 8004614:	40012c00 	.word	0x40012c00
 8004618:	40000400 	.word	0x40000400
 800461c:	40000800 	.word	0x40000800

08004620 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d101      	bne.n	8004632 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e041      	b.n	80046b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d106      	bne.n	800464c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f7fd fd52 	bl	80020f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2202      	movs	r2, #2
 8004650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	3304      	adds	r3, #4
 800465c:	4619      	mov	r1, r3
 800465e:	4610      	mov	r0, r2
 8004660:	f000 fb72 	bl	8004d48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
	...

080046c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d109      	bne.n	80046e4 <HAL_TIM_PWM_Start+0x24>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	2b01      	cmp	r3, #1
 80046da:	bf14      	ite	ne
 80046dc:	2301      	movne	r3, #1
 80046de:	2300      	moveq	r3, #0
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	e022      	b.n	800472a <HAL_TIM_PWM_Start+0x6a>
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	2b04      	cmp	r3, #4
 80046e8:	d109      	bne.n	80046fe <HAL_TIM_PWM_Start+0x3e>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	bf14      	ite	ne
 80046f6:	2301      	movne	r3, #1
 80046f8:	2300      	moveq	r3, #0
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	e015      	b.n	800472a <HAL_TIM_PWM_Start+0x6a>
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	2b08      	cmp	r3, #8
 8004702:	d109      	bne.n	8004718 <HAL_TIM_PWM_Start+0x58>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b01      	cmp	r3, #1
 800470e:	bf14      	ite	ne
 8004710:	2301      	movne	r3, #1
 8004712:	2300      	moveq	r3, #0
 8004714:	b2db      	uxtb	r3, r3
 8004716:	e008      	b.n	800472a <HAL_TIM_PWM_Start+0x6a>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800471e:	b2db      	uxtb	r3, r3
 8004720:	2b01      	cmp	r3, #1
 8004722:	bf14      	ite	ne
 8004724:	2301      	movne	r3, #1
 8004726:	2300      	moveq	r3, #0
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d001      	beq.n	8004732 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e05e      	b.n	80047f0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d104      	bne.n	8004742 <HAL_TIM_PWM_Start+0x82>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2202      	movs	r2, #2
 800473c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004740:	e013      	b.n	800476a <HAL_TIM_PWM_Start+0xaa>
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	2b04      	cmp	r3, #4
 8004746:	d104      	bne.n	8004752 <HAL_TIM_PWM_Start+0x92>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004750:	e00b      	b.n	800476a <HAL_TIM_PWM_Start+0xaa>
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	2b08      	cmp	r3, #8
 8004756:	d104      	bne.n	8004762 <HAL_TIM_PWM_Start+0xa2>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2202      	movs	r2, #2
 800475c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004760:	e003      	b.n	800476a <HAL_TIM_PWM_Start+0xaa>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2202      	movs	r2, #2
 8004766:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2201      	movs	r2, #1
 8004770:	6839      	ldr	r1, [r7, #0]
 8004772:	4618      	mov	r0, r3
 8004774:	f000 fd68 	bl	8005248 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a1e      	ldr	r2, [pc, #120]	; (80047f8 <HAL_TIM_PWM_Start+0x138>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d107      	bne.n	8004792 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004790:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a18      	ldr	r2, [pc, #96]	; (80047f8 <HAL_TIM_PWM_Start+0x138>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d00e      	beq.n	80047ba <HAL_TIM_PWM_Start+0xfa>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047a4:	d009      	beq.n	80047ba <HAL_TIM_PWM_Start+0xfa>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a14      	ldr	r2, [pc, #80]	; (80047fc <HAL_TIM_PWM_Start+0x13c>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d004      	beq.n	80047ba <HAL_TIM_PWM_Start+0xfa>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a12      	ldr	r2, [pc, #72]	; (8004800 <HAL_TIM_PWM_Start+0x140>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d111      	bne.n	80047de <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f003 0307 	and.w	r3, r3, #7
 80047c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2b06      	cmp	r3, #6
 80047ca:	d010      	beq.n	80047ee <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f042 0201 	orr.w	r2, r2, #1
 80047da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047dc:	e007      	b.n	80047ee <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f042 0201 	orr.w	r2, r2, #1
 80047ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	40012c00 	.word	0x40012c00
 80047fc:	40000400 	.word	0x40000400
 8004800:	40000800 	.word	0x40000800

08004804 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	f003 0302 	and.w	r3, r3, #2
 8004816:	2b02      	cmp	r3, #2
 8004818:	d122      	bne.n	8004860 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b02      	cmp	r3, #2
 8004826:	d11b      	bne.n	8004860 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f06f 0202 	mvn.w	r2, #2
 8004830:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2201      	movs	r2, #1
 8004836:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	f003 0303 	and.w	r3, r3, #3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d003      	beq.n	800484e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 fa62 	bl	8004d10 <HAL_TIM_IC_CaptureCallback>
 800484c:	e005      	b.n	800485a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 fa55 	bl	8004cfe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f000 fa64 	bl	8004d22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	f003 0304 	and.w	r3, r3, #4
 800486a:	2b04      	cmp	r3, #4
 800486c:	d122      	bne.n	80048b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	f003 0304 	and.w	r3, r3, #4
 8004878:	2b04      	cmp	r3, #4
 800487a:	d11b      	bne.n	80048b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f06f 0204 	mvn.w	r2, #4
 8004884:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2202      	movs	r2, #2
 800488a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	699b      	ldr	r3, [r3, #24]
 8004892:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004896:	2b00      	cmp	r3, #0
 8004898:	d003      	beq.n	80048a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 fa38 	bl	8004d10 <HAL_TIM_IC_CaptureCallback>
 80048a0:	e005      	b.n	80048ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 fa2b 	bl	8004cfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f000 fa3a 	bl	8004d22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	691b      	ldr	r3, [r3, #16]
 80048ba:	f003 0308 	and.w	r3, r3, #8
 80048be:	2b08      	cmp	r3, #8
 80048c0:	d122      	bne.n	8004908 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	f003 0308 	and.w	r3, r3, #8
 80048cc:	2b08      	cmp	r3, #8
 80048ce:	d11b      	bne.n	8004908 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f06f 0208 	mvn.w	r2, #8
 80048d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2204      	movs	r2, #4
 80048de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	69db      	ldr	r3, [r3, #28]
 80048e6:	f003 0303 	and.w	r3, r3, #3
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d003      	beq.n	80048f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 fa0e 	bl	8004d10 <HAL_TIM_IC_CaptureCallback>
 80048f4:	e005      	b.n	8004902 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 fa01 	bl	8004cfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f000 fa10 	bl	8004d22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	f003 0310 	and.w	r3, r3, #16
 8004912:	2b10      	cmp	r3, #16
 8004914:	d122      	bne.n	800495c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	f003 0310 	and.w	r3, r3, #16
 8004920:	2b10      	cmp	r3, #16
 8004922:	d11b      	bne.n	800495c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f06f 0210 	mvn.w	r2, #16
 800492c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2208      	movs	r2, #8
 8004932:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	69db      	ldr	r3, [r3, #28]
 800493a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800493e:	2b00      	cmp	r3, #0
 8004940:	d003      	beq.n	800494a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f9e4 	bl	8004d10 <HAL_TIM_IC_CaptureCallback>
 8004948:	e005      	b.n	8004956 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 f9d7 	bl	8004cfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f000 f9e6 	bl	8004d22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	f003 0301 	and.w	r3, r3, #1
 8004966:	2b01      	cmp	r3, #1
 8004968:	d10e      	bne.n	8004988 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	f003 0301 	and.w	r3, r3, #1
 8004974:	2b01      	cmp	r3, #1
 8004976:	d107      	bne.n	8004988 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f06f 0201 	mvn.w	r2, #1
 8004980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f7fd fab2 	bl	8001eec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004992:	2b80      	cmp	r3, #128	; 0x80
 8004994:	d10e      	bne.n	80049b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049a0:	2b80      	cmp	r3, #128	; 0x80
 80049a2:	d107      	bne.n	80049b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80049ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 fcd5 	bl	800535e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	691b      	ldr	r3, [r3, #16]
 80049ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049be:	2b40      	cmp	r3, #64	; 0x40
 80049c0:	d10e      	bne.n	80049e0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049cc:	2b40      	cmp	r3, #64	; 0x40
 80049ce:	d107      	bne.n	80049e0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80049d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f000 f9aa 	bl	8004d34 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	f003 0320 	and.w	r3, r3, #32
 80049ea:	2b20      	cmp	r3, #32
 80049ec:	d10e      	bne.n	8004a0c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	f003 0320 	and.w	r3, r3, #32
 80049f8:	2b20      	cmp	r3, #32
 80049fa:	d107      	bne.n	8004a0c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f06f 0220 	mvn.w	r2, #32
 8004a04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f000 fca0 	bl	800534c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a0c:	bf00      	nop
 8004a0e:	3708      	adds	r7, #8
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d101      	bne.n	8004a2e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004a2a:	2302      	movs	r3, #2
 8004a2c:	e0ac      	b.n	8004b88 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2201      	movs	r2, #1
 8004a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2b0c      	cmp	r3, #12
 8004a3a:	f200 809f 	bhi.w	8004b7c <HAL_TIM_PWM_ConfigChannel+0x168>
 8004a3e:	a201      	add	r2, pc, #4	; (adr r2, 8004a44 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a44:	08004a79 	.word	0x08004a79
 8004a48:	08004b7d 	.word	0x08004b7d
 8004a4c:	08004b7d 	.word	0x08004b7d
 8004a50:	08004b7d 	.word	0x08004b7d
 8004a54:	08004ab9 	.word	0x08004ab9
 8004a58:	08004b7d 	.word	0x08004b7d
 8004a5c:	08004b7d 	.word	0x08004b7d
 8004a60:	08004b7d 	.word	0x08004b7d
 8004a64:	08004afb 	.word	0x08004afb
 8004a68:	08004b7d 	.word	0x08004b7d
 8004a6c:	08004b7d 	.word	0x08004b7d
 8004a70:	08004b7d 	.word	0x08004b7d
 8004a74:	08004b3b 	.word	0x08004b3b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68b9      	ldr	r1, [r7, #8]
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f000 f9c4 	bl	8004e0c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	699a      	ldr	r2, [r3, #24]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f042 0208 	orr.w	r2, r2, #8
 8004a92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	699a      	ldr	r2, [r3, #24]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f022 0204 	bic.w	r2, r2, #4
 8004aa2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	6999      	ldr	r1, [r3, #24]
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	691a      	ldr	r2, [r3, #16]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	430a      	orrs	r2, r1
 8004ab4:	619a      	str	r2, [r3, #24]
      break;
 8004ab6:	e062      	b.n	8004b7e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68b9      	ldr	r1, [r7, #8]
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f000 fa0a 	bl	8004ed8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	699a      	ldr	r2, [r3, #24]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ad2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	699a      	ldr	r2, [r3, #24]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ae2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	6999      	ldr	r1, [r3, #24]
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	021a      	lsls	r2, r3, #8
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	430a      	orrs	r2, r1
 8004af6:	619a      	str	r2, [r3, #24]
      break;
 8004af8:	e041      	b.n	8004b7e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68b9      	ldr	r1, [r7, #8]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f000 fa53 	bl	8004fac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	69da      	ldr	r2, [r3, #28]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f042 0208 	orr.w	r2, r2, #8
 8004b14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	69da      	ldr	r2, [r3, #28]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f022 0204 	bic.w	r2, r2, #4
 8004b24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	69d9      	ldr	r1, [r3, #28]
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	691a      	ldr	r2, [r3, #16]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	430a      	orrs	r2, r1
 8004b36:	61da      	str	r2, [r3, #28]
      break;
 8004b38:	e021      	b.n	8004b7e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68b9      	ldr	r1, [r7, #8]
 8004b40:	4618      	mov	r0, r3
 8004b42:	f000 fa9d 	bl	8005080 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	69da      	ldr	r2, [r3, #28]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	69da      	ldr	r2, [r3, #28]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	69d9      	ldr	r1, [r3, #28]
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	691b      	ldr	r3, [r3, #16]
 8004b70:	021a      	lsls	r2, r3, #8
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	430a      	orrs	r2, r1
 8004b78:	61da      	str	r2, [r3, #28]
      break;
 8004b7a:	e000      	b.n	8004b7e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004b7c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d101      	bne.n	8004ba8 <HAL_TIM_ConfigClockSource+0x18>
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	e0a6      	b.n	8004cf6 <HAL_TIM_ConfigClockSource+0x166>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2202      	movs	r2, #2
 8004bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004bc6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bce:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68fa      	ldr	r2, [r7, #12]
 8004bd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2b40      	cmp	r3, #64	; 0x40
 8004bde:	d067      	beq.n	8004cb0 <HAL_TIM_ConfigClockSource+0x120>
 8004be0:	2b40      	cmp	r3, #64	; 0x40
 8004be2:	d80b      	bhi.n	8004bfc <HAL_TIM_ConfigClockSource+0x6c>
 8004be4:	2b10      	cmp	r3, #16
 8004be6:	d073      	beq.n	8004cd0 <HAL_TIM_ConfigClockSource+0x140>
 8004be8:	2b10      	cmp	r3, #16
 8004bea:	d802      	bhi.n	8004bf2 <HAL_TIM_ConfigClockSource+0x62>
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d06f      	beq.n	8004cd0 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004bf0:	e078      	b.n	8004ce4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004bf2:	2b20      	cmp	r3, #32
 8004bf4:	d06c      	beq.n	8004cd0 <HAL_TIM_ConfigClockSource+0x140>
 8004bf6:	2b30      	cmp	r3, #48	; 0x30
 8004bf8:	d06a      	beq.n	8004cd0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004bfa:	e073      	b.n	8004ce4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004bfc:	2b70      	cmp	r3, #112	; 0x70
 8004bfe:	d00d      	beq.n	8004c1c <HAL_TIM_ConfigClockSource+0x8c>
 8004c00:	2b70      	cmp	r3, #112	; 0x70
 8004c02:	d804      	bhi.n	8004c0e <HAL_TIM_ConfigClockSource+0x7e>
 8004c04:	2b50      	cmp	r3, #80	; 0x50
 8004c06:	d033      	beq.n	8004c70 <HAL_TIM_ConfigClockSource+0xe0>
 8004c08:	2b60      	cmp	r3, #96	; 0x60
 8004c0a:	d041      	beq.n	8004c90 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004c0c:	e06a      	b.n	8004ce4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004c0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c12:	d066      	beq.n	8004ce2 <HAL_TIM_ConfigClockSource+0x152>
 8004c14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c18:	d017      	beq.n	8004c4a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004c1a:	e063      	b.n	8004ce4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6818      	ldr	r0, [r3, #0]
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	6899      	ldr	r1, [r3, #8]
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	685a      	ldr	r2, [r3, #4]
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	f000 faed 	bl	800520a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004c3e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	609a      	str	r2, [r3, #8]
      break;
 8004c48:	e04c      	b.n	8004ce4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6818      	ldr	r0, [r3, #0]
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	6899      	ldr	r1, [r3, #8]
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	685a      	ldr	r2, [r3, #4]
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	f000 fad6 	bl	800520a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	689a      	ldr	r2, [r3, #8]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c6c:	609a      	str	r2, [r3, #8]
      break;
 8004c6e:	e039      	b.n	8004ce4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6818      	ldr	r0, [r3, #0]
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	6859      	ldr	r1, [r3, #4]
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	f000 fa4d 	bl	800511c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2150      	movs	r1, #80	; 0x50
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f000 faa4 	bl	80051d6 <TIM_ITRx_SetConfig>
      break;
 8004c8e:	e029      	b.n	8004ce4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6818      	ldr	r0, [r3, #0]
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	6859      	ldr	r1, [r3, #4]
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	f000 fa6b 	bl	8005178 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2160      	movs	r1, #96	; 0x60
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f000 fa94 	bl	80051d6 <TIM_ITRx_SetConfig>
      break;
 8004cae:	e019      	b.n	8004ce4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6818      	ldr	r0, [r3, #0]
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	6859      	ldr	r1, [r3, #4]
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	68db      	ldr	r3, [r3, #12]
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	f000 fa2d 	bl	800511c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2140      	movs	r1, #64	; 0x40
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f000 fa84 	bl	80051d6 <TIM_ITRx_SetConfig>
      break;
 8004cce:	e009      	b.n	8004ce4 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4619      	mov	r1, r3
 8004cda:	4610      	mov	r0, r2
 8004cdc:	f000 fa7b 	bl	80051d6 <TIM_ITRx_SetConfig>
        break;
 8004ce0:	e000      	b.n	8004ce4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004ce2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3710      	adds	r7, #16
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}

08004cfe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004cfe:	b480      	push	{r7}
 8004d00:	b083      	sub	sp, #12
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d06:	bf00      	nop
 8004d08:	370c      	adds	r7, #12
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bc80      	pop	{r7}
 8004d0e:	4770      	bx	lr

08004d10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d18:	bf00      	nop
 8004d1a:	370c      	adds	r7, #12
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bc80      	pop	{r7}
 8004d20:	4770      	bx	lr

08004d22 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d22:	b480      	push	{r7}
 8004d24:	b083      	sub	sp, #12
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d2a:	bf00      	nop
 8004d2c:	370c      	adds	r7, #12
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bc80      	pop	{r7}
 8004d32:	4770      	bx	lr

08004d34 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bc80      	pop	{r7}
 8004d44:	4770      	bx	lr
	...

08004d48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b085      	sub	sp, #20
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a29      	ldr	r2, [pc, #164]	; (8004e00 <TIM_Base_SetConfig+0xb8>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d00b      	beq.n	8004d78 <TIM_Base_SetConfig+0x30>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d66:	d007      	beq.n	8004d78 <TIM_Base_SetConfig+0x30>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a26      	ldr	r2, [pc, #152]	; (8004e04 <TIM_Base_SetConfig+0xbc>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d003      	beq.n	8004d78 <TIM_Base_SetConfig+0x30>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a25      	ldr	r2, [pc, #148]	; (8004e08 <TIM_Base_SetConfig+0xc0>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d108      	bne.n	8004d8a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a1c      	ldr	r2, [pc, #112]	; (8004e00 <TIM_Base_SetConfig+0xb8>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d00b      	beq.n	8004daa <TIM_Base_SetConfig+0x62>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d98:	d007      	beq.n	8004daa <TIM_Base_SetConfig+0x62>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a19      	ldr	r2, [pc, #100]	; (8004e04 <TIM_Base_SetConfig+0xbc>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d003      	beq.n	8004daa <TIM_Base_SetConfig+0x62>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a18      	ldr	r2, [pc, #96]	; (8004e08 <TIM_Base_SetConfig+0xc0>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d108      	bne.n	8004dbc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004db0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	68fa      	ldr	r2, [r7, #12]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	695b      	ldr	r3, [r3, #20]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	68fa      	ldr	r2, [r7, #12]
 8004dce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	689a      	ldr	r2, [r3, #8]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a07      	ldr	r2, [pc, #28]	; (8004e00 <TIM_Base_SetConfig+0xb8>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d103      	bne.n	8004df0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	691a      	ldr	r2, [r3, #16]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2201      	movs	r2, #1
 8004df4:	615a      	str	r2, [r3, #20]
}
 8004df6:	bf00      	nop
 8004df8:	3714      	adds	r7, #20
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bc80      	pop	{r7}
 8004dfe:	4770      	bx	lr
 8004e00:	40012c00 	.word	0x40012c00
 8004e04:	40000400 	.word	0x40000400
 8004e08:	40000800 	.word	0x40000800

08004e0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b087      	sub	sp, #28
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	f023 0201 	bic.w	r2, r3, #1
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f023 0303 	bic.w	r3, r3, #3
 8004e42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68fa      	ldr	r2, [r7, #12]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	f023 0302 	bic.w	r3, r3, #2
 8004e54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a1c      	ldr	r2, [pc, #112]	; (8004ed4 <TIM_OC1_SetConfig+0xc8>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d10c      	bne.n	8004e82 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	f023 0308 	bic.w	r3, r3, #8
 8004e6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	697a      	ldr	r2, [r7, #20]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	f023 0304 	bic.w	r3, r3, #4
 8004e80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a13      	ldr	r2, [pc, #76]	; (8004ed4 <TIM_OC1_SetConfig+0xc8>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d111      	bne.n	8004eae <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	693a      	ldr	r2, [r7, #16]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	699b      	ldr	r3, [r3, #24]
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	693a      	ldr	r2, [r7, #16]
 8004eb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	685a      	ldr	r2, [r3, #4]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	697a      	ldr	r2, [r7, #20]
 8004ec6:	621a      	str	r2, [r3, #32]
}
 8004ec8:	bf00      	nop
 8004eca:	371c      	adds	r7, #28
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bc80      	pop	{r7}
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	40012c00 	.word	0x40012c00

08004ed8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b087      	sub	sp, #28
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a1b      	ldr	r3, [r3, #32]
 8004ee6:	f023 0210 	bic.w	r2, r3, #16
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a1b      	ldr	r3, [r3, #32]
 8004ef2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	699b      	ldr	r3, [r3, #24]
 8004efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	021b      	lsls	r3, r3, #8
 8004f16:	68fa      	ldr	r2, [r7, #12]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	f023 0320 	bic.w	r3, r3, #32
 8004f22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	011b      	lsls	r3, r3, #4
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	4a1d      	ldr	r2, [pc, #116]	; (8004fa8 <TIM_OC2_SetConfig+0xd0>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d10d      	bne.n	8004f54 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	011b      	lsls	r3, r3, #4
 8004f46:	697a      	ldr	r2, [r7, #20]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f52:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	4a14      	ldr	r2, [pc, #80]	; (8004fa8 <TIM_OC2_SetConfig+0xd0>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d113      	bne.n	8004f84 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	695b      	ldr	r3, [r3, #20]
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	693a      	ldr	r2, [r7, #16]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	699b      	ldr	r3, [r3, #24]
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	693a      	ldr	r2, [r7, #16]
 8004f88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685a      	ldr	r2, [r3, #4]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	621a      	str	r2, [r3, #32]
}
 8004f9e:	bf00      	nop
 8004fa0:	371c      	adds	r7, #28
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bc80      	pop	{r7}
 8004fa6:	4770      	bx	lr
 8004fa8:	40012c00 	.word	0x40012c00

08004fac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b087      	sub	sp, #28
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6a1b      	ldr	r3, [r3, #32]
 8004fba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a1b      	ldr	r3, [r3, #32]
 8004fc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	69db      	ldr	r3, [r3, #28]
 8004fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f023 0303 	bic.w	r3, r3, #3
 8004fe2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	68fa      	ldr	r2, [r7, #12]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ff4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	021b      	lsls	r3, r3, #8
 8004ffc:	697a      	ldr	r2, [r7, #20]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a1d      	ldr	r2, [pc, #116]	; (800507c <TIM_OC3_SetConfig+0xd0>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d10d      	bne.n	8005026 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005010:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	021b      	lsls	r3, r3, #8
 8005018:	697a      	ldr	r2, [r7, #20]
 800501a:	4313      	orrs	r3, r2
 800501c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005024:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a14      	ldr	r2, [pc, #80]	; (800507c <TIM_OC3_SetConfig+0xd0>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d113      	bne.n	8005056 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005034:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800503c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	011b      	lsls	r3, r3, #4
 8005044:	693a      	ldr	r2, [r7, #16]
 8005046:	4313      	orrs	r3, r2
 8005048:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	011b      	lsls	r3, r3, #4
 8005050:	693a      	ldr	r2, [r7, #16]
 8005052:	4313      	orrs	r3, r2
 8005054:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	693a      	ldr	r2, [r7, #16]
 800505a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	68fa      	ldr	r2, [r7, #12]
 8005060:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	685a      	ldr	r2, [r3, #4]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	697a      	ldr	r2, [r7, #20]
 800506e:	621a      	str	r2, [r3, #32]
}
 8005070:	bf00      	nop
 8005072:	371c      	adds	r7, #28
 8005074:	46bd      	mov	sp, r7
 8005076:	bc80      	pop	{r7}
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	40012c00 	.word	0x40012c00

08005080 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005080:	b480      	push	{r7}
 8005082:	b087      	sub	sp, #28
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a1b      	ldr	r3, [r3, #32]
 800508e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a1b      	ldr	r3, [r3, #32]
 800509a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	69db      	ldr	r3, [r3, #28]
 80050a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	021b      	lsls	r3, r3, #8
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80050ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	031b      	lsls	r3, r3, #12
 80050d2:	693a      	ldr	r2, [r7, #16]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4a0f      	ldr	r2, [pc, #60]	; (8005118 <TIM_OC4_SetConfig+0x98>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d109      	bne.n	80050f4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	695b      	ldr	r3, [r3, #20]
 80050ec:	019b      	lsls	r3, r3, #6
 80050ee:	697a      	ldr	r2, [r7, #20]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	697a      	ldr	r2, [r7, #20]
 80050f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	685a      	ldr	r2, [r3, #4]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	693a      	ldr	r2, [r7, #16]
 800510c:	621a      	str	r2, [r3, #32]
}
 800510e:	bf00      	nop
 8005110:	371c      	adds	r7, #28
 8005112:	46bd      	mov	sp, r7
 8005114:	bc80      	pop	{r7}
 8005116:	4770      	bx	lr
 8005118:	40012c00 	.word	0x40012c00

0800511c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800511c:	b480      	push	{r7}
 800511e:	b087      	sub	sp, #28
 8005120:	af00      	add	r7, sp, #0
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6a1b      	ldr	r3, [r3, #32]
 800512c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6a1b      	ldr	r3, [r3, #32]
 8005132:	f023 0201 	bic.w	r2, r3, #1
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	699b      	ldr	r3, [r3, #24]
 800513e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005146:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	011b      	lsls	r3, r3, #4
 800514c:	693a      	ldr	r2, [r7, #16]
 800514e:	4313      	orrs	r3, r2
 8005150:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	f023 030a 	bic.w	r3, r3, #10
 8005158:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800515a:	697a      	ldr	r2, [r7, #20]
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	4313      	orrs	r3, r2
 8005160:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	693a      	ldr	r2, [r7, #16]
 8005166:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	697a      	ldr	r2, [r7, #20]
 800516c:	621a      	str	r2, [r3, #32]
}
 800516e:	bf00      	nop
 8005170:	371c      	adds	r7, #28
 8005172:	46bd      	mov	sp, r7
 8005174:	bc80      	pop	{r7}
 8005176:	4770      	bx	lr

08005178 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005178:	b480      	push	{r7}
 800517a:	b087      	sub	sp, #28
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6a1b      	ldr	r3, [r3, #32]
 8005188:	f023 0210 	bic.w	r2, r3, #16
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	699b      	ldr	r3, [r3, #24]
 8005194:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6a1b      	ldr	r3, [r3, #32]
 800519a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051a2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	031b      	lsls	r3, r3, #12
 80051a8:	697a      	ldr	r2, [r7, #20]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80051b4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	011b      	lsls	r3, r3, #4
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	4313      	orrs	r3, r2
 80051be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	697a      	ldr	r2, [r7, #20]
 80051c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	693a      	ldr	r2, [r7, #16]
 80051ca:	621a      	str	r2, [r3, #32]
}
 80051cc:	bf00      	nop
 80051ce:	371c      	adds	r7, #28
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bc80      	pop	{r7}
 80051d4:	4770      	bx	lr

080051d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051d6:	b480      	push	{r7}
 80051d8:	b085      	sub	sp, #20
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
 80051de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051ee:	683a      	ldr	r2, [r7, #0]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	f043 0307 	orr.w	r3, r3, #7
 80051f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	609a      	str	r2, [r3, #8]
}
 8005200:	bf00      	nop
 8005202:	3714      	adds	r7, #20
 8005204:	46bd      	mov	sp, r7
 8005206:	bc80      	pop	{r7}
 8005208:	4770      	bx	lr

0800520a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800520a:	b480      	push	{r7}
 800520c:	b087      	sub	sp, #28
 800520e:	af00      	add	r7, sp, #0
 8005210:	60f8      	str	r0, [r7, #12]
 8005212:	60b9      	str	r1, [r7, #8]
 8005214:	607a      	str	r2, [r7, #4]
 8005216:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005224:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	021a      	lsls	r2, r3, #8
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	431a      	orrs	r2, r3
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	4313      	orrs	r3, r2
 8005232:	697a      	ldr	r2, [r7, #20]
 8005234:	4313      	orrs	r3, r2
 8005236:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	609a      	str	r2, [r3, #8]
}
 800523e:	bf00      	nop
 8005240:	371c      	adds	r7, #28
 8005242:	46bd      	mov	sp, r7
 8005244:	bc80      	pop	{r7}
 8005246:	4770      	bx	lr

08005248 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005248:	b480      	push	{r7}
 800524a:	b087      	sub	sp, #28
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	f003 031f 	and.w	r3, r3, #31
 800525a:	2201      	movs	r2, #1
 800525c:	fa02 f303 	lsl.w	r3, r2, r3
 8005260:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6a1a      	ldr	r2, [r3, #32]
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	43db      	mvns	r3, r3
 800526a:	401a      	ands	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6a1a      	ldr	r2, [r3, #32]
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	f003 031f 	and.w	r3, r3, #31
 800527a:	6879      	ldr	r1, [r7, #4]
 800527c:	fa01 f303 	lsl.w	r3, r1, r3
 8005280:	431a      	orrs	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	621a      	str	r2, [r3, #32]
}
 8005286:	bf00      	nop
 8005288:	371c      	adds	r7, #28
 800528a:	46bd      	mov	sp, r7
 800528c:	bc80      	pop	{r7}
 800528e:	4770      	bx	lr

08005290 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005290:	b480      	push	{r7}
 8005292:	b085      	sub	sp, #20
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d101      	bne.n	80052a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052a4:	2302      	movs	r3, #2
 80052a6:	e046      	b.n	8005336 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2202      	movs	r2, #2
 80052b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	68fa      	ldr	r2, [r7, #12]
 80052e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a16      	ldr	r2, [pc, #88]	; (8005340 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d00e      	beq.n	800530a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052f4:	d009      	beq.n	800530a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a12      	ldr	r2, [pc, #72]	; (8005344 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d004      	beq.n	800530a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a10      	ldr	r2, [pc, #64]	; (8005348 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d10c      	bne.n	8005324 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005310:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	68ba      	ldr	r2, [r7, #8]
 8005318:	4313      	orrs	r3, r2
 800531a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68ba      	ldr	r2, [r7, #8]
 8005322:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2201      	movs	r2, #1
 8005328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005334:	2300      	movs	r3, #0
}
 8005336:	4618      	mov	r0, r3
 8005338:	3714      	adds	r7, #20
 800533a:	46bd      	mov	sp, r7
 800533c:	bc80      	pop	{r7}
 800533e:	4770      	bx	lr
 8005340:	40012c00 	.word	0x40012c00
 8005344:	40000400 	.word	0x40000400
 8005348:	40000800 	.word	0x40000800

0800534c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005354:	bf00      	nop
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	bc80      	pop	{r7}
 800535c:	4770      	bx	lr

0800535e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800535e:	b480      	push	{r7}
 8005360:	b083      	sub	sp, #12
 8005362:	af00      	add	r7, sp, #0
 8005364:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005366:	bf00      	nop
 8005368:	370c      	adds	r7, #12
 800536a:	46bd      	mov	sp, r7
 800536c:	bc80      	pop	{r7}
 800536e:	4770      	bx	lr

08005370 <atoi>:
 8005370:	220a      	movs	r2, #10
 8005372:	2100      	movs	r1, #0
 8005374:	f000 b8ca 	b.w	800550c <strtol>

08005378 <__libc_init_array>:
 8005378:	b570      	push	{r4, r5, r6, lr}
 800537a:	2500      	movs	r5, #0
 800537c:	4e0c      	ldr	r6, [pc, #48]	; (80053b0 <__libc_init_array+0x38>)
 800537e:	4c0d      	ldr	r4, [pc, #52]	; (80053b4 <__libc_init_array+0x3c>)
 8005380:	1ba4      	subs	r4, r4, r6
 8005382:	10a4      	asrs	r4, r4, #2
 8005384:	42a5      	cmp	r5, r4
 8005386:	d109      	bne.n	800539c <__libc_init_array+0x24>
 8005388:	f000 f936 	bl	80055f8 <_init>
 800538c:	2500      	movs	r5, #0
 800538e:	4e0a      	ldr	r6, [pc, #40]	; (80053b8 <__libc_init_array+0x40>)
 8005390:	4c0a      	ldr	r4, [pc, #40]	; (80053bc <__libc_init_array+0x44>)
 8005392:	1ba4      	subs	r4, r4, r6
 8005394:	10a4      	asrs	r4, r4, #2
 8005396:	42a5      	cmp	r5, r4
 8005398:	d105      	bne.n	80053a6 <__libc_init_array+0x2e>
 800539a:	bd70      	pop	{r4, r5, r6, pc}
 800539c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80053a0:	4798      	blx	r3
 80053a2:	3501      	adds	r5, #1
 80053a4:	e7ee      	b.n	8005384 <__libc_init_array+0xc>
 80053a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80053aa:	4798      	blx	r3
 80053ac:	3501      	adds	r5, #1
 80053ae:	e7f2      	b.n	8005396 <__libc_init_array+0x1e>
 80053b0:	08005900 	.word	0x08005900
 80053b4:	08005900 	.word	0x08005900
 80053b8:	08005900 	.word	0x08005900
 80053bc:	08005904 	.word	0x08005904

080053c0 <__itoa>:
 80053c0:	1e93      	subs	r3, r2, #2
 80053c2:	2b22      	cmp	r3, #34	; 0x22
 80053c4:	b510      	push	{r4, lr}
 80053c6:	460c      	mov	r4, r1
 80053c8:	d904      	bls.n	80053d4 <__itoa+0x14>
 80053ca:	2300      	movs	r3, #0
 80053cc:	461c      	mov	r4, r3
 80053ce:	700b      	strb	r3, [r1, #0]
 80053d0:	4620      	mov	r0, r4
 80053d2:	bd10      	pop	{r4, pc}
 80053d4:	2a0a      	cmp	r2, #10
 80053d6:	d109      	bne.n	80053ec <__itoa+0x2c>
 80053d8:	2800      	cmp	r0, #0
 80053da:	da07      	bge.n	80053ec <__itoa+0x2c>
 80053dc:	232d      	movs	r3, #45	; 0x2d
 80053de:	700b      	strb	r3, [r1, #0]
 80053e0:	2101      	movs	r1, #1
 80053e2:	4240      	negs	r0, r0
 80053e4:	4421      	add	r1, r4
 80053e6:	f000 f8a7 	bl	8005538 <__utoa>
 80053ea:	e7f1      	b.n	80053d0 <__itoa+0x10>
 80053ec:	2100      	movs	r1, #0
 80053ee:	e7f9      	b.n	80053e4 <__itoa+0x24>

080053f0 <itoa>:
 80053f0:	f7ff bfe6 	b.w	80053c0 <__itoa>

080053f4 <memset>:
 80053f4:	4603      	mov	r3, r0
 80053f6:	4402      	add	r2, r0
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d100      	bne.n	80053fe <memset+0xa>
 80053fc:	4770      	bx	lr
 80053fe:	f803 1b01 	strb.w	r1, [r3], #1
 8005402:	e7f9      	b.n	80053f8 <memset+0x4>

08005404 <strcpy>:
 8005404:	4603      	mov	r3, r0
 8005406:	f811 2b01 	ldrb.w	r2, [r1], #1
 800540a:	f803 2b01 	strb.w	r2, [r3], #1
 800540e:	2a00      	cmp	r2, #0
 8005410:	d1f9      	bne.n	8005406 <strcpy+0x2>
 8005412:	4770      	bx	lr

08005414 <_strtol_l.isra.0>:
 8005414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005418:	4680      	mov	r8, r0
 800541a:	4689      	mov	r9, r1
 800541c:	4692      	mov	sl, r2
 800541e:	461e      	mov	r6, r3
 8005420:	460f      	mov	r7, r1
 8005422:	463d      	mov	r5, r7
 8005424:	9808      	ldr	r0, [sp, #32]
 8005426:	f815 4b01 	ldrb.w	r4, [r5], #1
 800542a:	f000 f8c3 	bl	80055b4 <__locale_ctype_ptr_l>
 800542e:	4420      	add	r0, r4
 8005430:	7843      	ldrb	r3, [r0, #1]
 8005432:	f013 0308 	ands.w	r3, r3, #8
 8005436:	d132      	bne.n	800549e <_strtol_l.isra.0+0x8a>
 8005438:	2c2d      	cmp	r4, #45	; 0x2d
 800543a:	d132      	bne.n	80054a2 <_strtol_l.isra.0+0x8e>
 800543c:	2201      	movs	r2, #1
 800543e:	787c      	ldrb	r4, [r7, #1]
 8005440:	1cbd      	adds	r5, r7, #2
 8005442:	2e00      	cmp	r6, #0
 8005444:	d05d      	beq.n	8005502 <_strtol_l.isra.0+0xee>
 8005446:	2e10      	cmp	r6, #16
 8005448:	d109      	bne.n	800545e <_strtol_l.isra.0+0x4a>
 800544a:	2c30      	cmp	r4, #48	; 0x30
 800544c:	d107      	bne.n	800545e <_strtol_l.isra.0+0x4a>
 800544e:	782b      	ldrb	r3, [r5, #0]
 8005450:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005454:	2b58      	cmp	r3, #88	; 0x58
 8005456:	d14f      	bne.n	80054f8 <_strtol_l.isra.0+0xe4>
 8005458:	2610      	movs	r6, #16
 800545a:	786c      	ldrb	r4, [r5, #1]
 800545c:	3502      	adds	r5, #2
 800545e:	2a00      	cmp	r2, #0
 8005460:	bf14      	ite	ne
 8005462:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005466:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800546a:	2700      	movs	r7, #0
 800546c:	fbb1 fcf6 	udiv	ip, r1, r6
 8005470:	4638      	mov	r0, r7
 8005472:	fb06 1e1c 	mls	lr, r6, ip, r1
 8005476:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800547a:	2b09      	cmp	r3, #9
 800547c:	d817      	bhi.n	80054ae <_strtol_l.isra.0+0x9a>
 800547e:	461c      	mov	r4, r3
 8005480:	42a6      	cmp	r6, r4
 8005482:	dd23      	ble.n	80054cc <_strtol_l.isra.0+0xb8>
 8005484:	1c7b      	adds	r3, r7, #1
 8005486:	d007      	beq.n	8005498 <_strtol_l.isra.0+0x84>
 8005488:	4584      	cmp	ip, r0
 800548a:	d31c      	bcc.n	80054c6 <_strtol_l.isra.0+0xb2>
 800548c:	d101      	bne.n	8005492 <_strtol_l.isra.0+0x7e>
 800548e:	45a6      	cmp	lr, r4
 8005490:	db19      	blt.n	80054c6 <_strtol_l.isra.0+0xb2>
 8005492:	2701      	movs	r7, #1
 8005494:	fb00 4006 	mla	r0, r0, r6, r4
 8005498:	f815 4b01 	ldrb.w	r4, [r5], #1
 800549c:	e7eb      	b.n	8005476 <_strtol_l.isra.0+0x62>
 800549e:	462f      	mov	r7, r5
 80054a0:	e7bf      	b.n	8005422 <_strtol_l.isra.0+0xe>
 80054a2:	2c2b      	cmp	r4, #43	; 0x2b
 80054a4:	bf04      	itt	eq
 80054a6:	1cbd      	addeq	r5, r7, #2
 80054a8:	787c      	ldrbeq	r4, [r7, #1]
 80054aa:	461a      	mov	r2, r3
 80054ac:	e7c9      	b.n	8005442 <_strtol_l.isra.0+0x2e>
 80054ae:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80054b2:	2b19      	cmp	r3, #25
 80054b4:	d801      	bhi.n	80054ba <_strtol_l.isra.0+0xa6>
 80054b6:	3c37      	subs	r4, #55	; 0x37
 80054b8:	e7e2      	b.n	8005480 <_strtol_l.isra.0+0x6c>
 80054ba:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80054be:	2b19      	cmp	r3, #25
 80054c0:	d804      	bhi.n	80054cc <_strtol_l.isra.0+0xb8>
 80054c2:	3c57      	subs	r4, #87	; 0x57
 80054c4:	e7dc      	b.n	8005480 <_strtol_l.isra.0+0x6c>
 80054c6:	f04f 37ff 	mov.w	r7, #4294967295
 80054ca:	e7e5      	b.n	8005498 <_strtol_l.isra.0+0x84>
 80054cc:	1c7b      	adds	r3, r7, #1
 80054ce:	d108      	bne.n	80054e2 <_strtol_l.isra.0+0xce>
 80054d0:	2322      	movs	r3, #34	; 0x22
 80054d2:	4608      	mov	r0, r1
 80054d4:	f8c8 3000 	str.w	r3, [r8]
 80054d8:	f1ba 0f00 	cmp.w	sl, #0
 80054dc:	d107      	bne.n	80054ee <_strtol_l.isra.0+0xda>
 80054de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054e2:	b102      	cbz	r2, 80054e6 <_strtol_l.isra.0+0xd2>
 80054e4:	4240      	negs	r0, r0
 80054e6:	f1ba 0f00 	cmp.w	sl, #0
 80054ea:	d0f8      	beq.n	80054de <_strtol_l.isra.0+0xca>
 80054ec:	b10f      	cbz	r7, 80054f2 <_strtol_l.isra.0+0xde>
 80054ee:	f105 39ff 	add.w	r9, r5, #4294967295
 80054f2:	f8ca 9000 	str.w	r9, [sl]
 80054f6:	e7f2      	b.n	80054de <_strtol_l.isra.0+0xca>
 80054f8:	2430      	movs	r4, #48	; 0x30
 80054fa:	2e00      	cmp	r6, #0
 80054fc:	d1af      	bne.n	800545e <_strtol_l.isra.0+0x4a>
 80054fe:	2608      	movs	r6, #8
 8005500:	e7ad      	b.n	800545e <_strtol_l.isra.0+0x4a>
 8005502:	2c30      	cmp	r4, #48	; 0x30
 8005504:	d0a3      	beq.n	800544e <_strtol_l.isra.0+0x3a>
 8005506:	260a      	movs	r6, #10
 8005508:	e7a9      	b.n	800545e <_strtol_l.isra.0+0x4a>
	...

0800550c <strtol>:
 800550c:	4b08      	ldr	r3, [pc, #32]	; (8005530 <strtol+0x24>)
 800550e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005510:	681c      	ldr	r4, [r3, #0]
 8005512:	4d08      	ldr	r5, [pc, #32]	; (8005534 <strtol+0x28>)
 8005514:	6a23      	ldr	r3, [r4, #32]
 8005516:	2b00      	cmp	r3, #0
 8005518:	bf08      	it	eq
 800551a:	462b      	moveq	r3, r5
 800551c:	9300      	str	r3, [sp, #0]
 800551e:	4613      	mov	r3, r2
 8005520:	460a      	mov	r2, r1
 8005522:	4601      	mov	r1, r0
 8005524:	4620      	mov	r0, r4
 8005526:	f7ff ff75 	bl	8005414 <_strtol_l.isra.0>
 800552a:	b003      	add	sp, #12
 800552c:	bd30      	pop	{r4, r5, pc}
 800552e:	bf00      	nop
 8005530:	20000048 	.word	0x20000048
 8005534:	200000ac 	.word	0x200000ac

08005538 <__utoa>:
 8005538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800553a:	b08b      	sub	sp, #44	; 0x2c
 800553c:	4605      	mov	r5, r0
 800553e:	460c      	mov	r4, r1
 8005540:	466e      	mov	r6, sp
 8005542:	4b1b      	ldr	r3, [pc, #108]	; (80055b0 <__utoa+0x78>)
 8005544:	f103 0c20 	add.w	ip, r3, #32
 8005548:	4637      	mov	r7, r6
 800554a:	6818      	ldr	r0, [r3, #0]
 800554c:	6859      	ldr	r1, [r3, #4]
 800554e:	3308      	adds	r3, #8
 8005550:	c703      	stmia	r7!, {r0, r1}
 8005552:	4563      	cmp	r3, ip
 8005554:	463e      	mov	r6, r7
 8005556:	d1f7      	bne.n	8005548 <__utoa+0x10>
 8005558:	6818      	ldr	r0, [r3, #0]
 800555a:	791b      	ldrb	r3, [r3, #4]
 800555c:	6038      	str	r0, [r7, #0]
 800555e:	713b      	strb	r3, [r7, #4]
 8005560:	1e93      	subs	r3, r2, #2
 8005562:	2b22      	cmp	r3, #34	; 0x22
 8005564:	f04f 0300 	mov.w	r3, #0
 8005568:	d904      	bls.n	8005574 <__utoa+0x3c>
 800556a:	7023      	strb	r3, [r4, #0]
 800556c:	461c      	mov	r4, r3
 800556e:	4620      	mov	r0, r4
 8005570:	b00b      	add	sp, #44	; 0x2c
 8005572:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005574:	1e66      	subs	r6, r4, #1
 8005576:	fbb5 f0f2 	udiv	r0, r5, r2
 800557a:	fb02 5510 	mls	r5, r2, r0, r5
 800557e:	af0a      	add	r7, sp, #40	; 0x28
 8005580:	443d      	add	r5, r7
 8005582:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 8005586:	1c59      	adds	r1, r3, #1
 8005588:	f806 5f01 	strb.w	r5, [r6, #1]!
 800558c:	4605      	mov	r5, r0
 800558e:	b968      	cbnz	r0, 80055ac <__utoa+0x74>
 8005590:	4622      	mov	r2, r4
 8005592:	5460      	strb	r0, [r4, r1]
 8005594:	4423      	add	r3, r4
 8005596:	1b19      	subs	r1, r3, r4
 8005598:	1b10      	subs	r0, r2, r4
 800559a:	4281      	cmp	r1, r0
 800559c:	dde7      	ble.n	800556e <__utoa+0x36>
 800559e:	7811      	ldrb	r1, [r2, #0]
 80055a0:	7818      	ldrb	r0, [r3, #0]
 80055a2:	f802 0b01 	strb.w	r0, [r2], #1
 80055a6:	f803 1901 	strb.w	r1, [r3], #-1
 80055aa:	e7f4      	b.n	8005596 <__utoa+0x5e>
 80055ac:	460b      	mov	r3, r1
 80055ae:	e7e2      	b.n	8005576 <__utoa+0x3e>
 80055b0:	080057d0 	.word	0x080057d0

080055b4 <__locale_ctype_ptr_l>:
 80055b4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80055b8:	4770      	bx	lr

080055ba <__ascii_mbtowc>:
 80055ba:	b082      	sub	sp, #8
 80055bc:	b901      	cbnz	r1, 80055c0 <__ascii_mbtowc+0x6>
 80055be:	a901      	add	r1, sp, #4
 80055c0:	b142      	cbz	r2, 80055d4 <__ascii_mbtowc+0x1a>
 80055c2:	b14b      	cbz	r3, 80055d8 <__ascii_mbtowc+0x1e>
 80055c4:	7813      	ldrb	r3, [r2, #0]
 80055c6:	600b      	str	r3, [r1, #0]
 80055c8:	7812      	ldrb	r2, [r2, #0]
 80055ca:	1c10      	adds	r0, r2, #0
 80055cc:	bf18      	it	ne
 80055ce:	2001      	movne	r0, #1
 80055d0:	b002      	add	sp, #8
 80055d2:	4770      	bx	lr
 80055d4:	4610      	mov	r0, r2
 80055d6:	e7fb      	b.n	80055d0 <__ascii_mbtowc+0x16>
 80055d8:	f06f 0001 	mvn.w	r0, #1
 80055dc:	e7f8      	b.n	80055d0 <__ascii_mbtowc+0x16>

080055de <__ascii_wctomb>:
 80055de:	b149      	cbz	r1, 80055f4 <__ascii_wctomb+0x16>
 80055e0:	2aff      	cmp	r2, #255	; 0xff
 80055e2:	bf8b      	itete	hi
 80055e4:	238a      	movhi	r3, #138	; 0x8a
 80055e6:	700a      	strbls	r2, [r1, #0]
 80055e8:	6003      	strhi	r3, [r0, #0]
 80055ea:	2001      	movls	r0, #1
 80055ec:	bf88      	it	hi
 80055ee:	f04f 30ff 	movhi.w	r0, #4294967295
 80055f2:	4770      	bx	lr
 80055f4:	4608      	mov	r0, r1
 80055f6:	4770      	bx	lr

080055f8 <_init>:
 80055f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055fa:	bf00      	nop
 80055fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055fe:	bc08      	pop	{r3}
 8005600:	469e      	mov	lr, r3
 8005602:	4770      	bx	lr

08005604 <_fini>:
 8005604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005606:	bf00      	nop
 8005608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800560a:	bc08      	pop	{r3}
 800560c:	469e      	mov	lr, r3
 800560e:	4770      	bx	lr
