module core (i_package, i_rst_n, clk_low, o_parallel)

input wire i_package, i_rst_n, clk_low;
output reg [191:0] o_parallel;

always @(posedge clk_low or negedge i_rst_n)
begin
	if (~i_rst_n) begin
		// 
	end else begin
		o_parallel[191:0] <= {o_parallel[190:0], i_package};
	end
end

always @(o_parallel)
begin
	if (o_parallel[191:189] == 3'b111)
end
	
endmodule
