# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../verilog.srcs/sources_1/ip/clkout_upg" \
"../../../../verilog.srcs/sim_1/new/test_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
