{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696336335481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696336335485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 06:32:15 2023 " "Processing started: Tue Oct 03 06:32:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696336335485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336335485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HPS_FPGA -c HPS_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off HPS_FPGA -c HPS_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336335485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696336337251 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NUEVO_DESIGN.qsys " "Elaborating Platform Designer system entity \"NUEVO_DESIGN.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336343314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:25 Progress: Loading NUEVO/NUEVO_DESIGN.qsys " "2023.10.03.06:32:25 Progress: Loading NUEVO/NUEVO_DESIGN.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336345705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Reading input file " "2023.10.03.06:32:26 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding KEYS \[altera_avalon_pio 18.1\] " "2023.10.03.06:32:26 Progress: Adding KEYS \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Parameterizing module KEYS " "2023.10.03.06:32:26 Progress: Parameterizing module KEYS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding LEDS \[altera_avalon_pio 18.1\] " "2023.10.03.06:32:26 Progress: Adding LEDS \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Parameterizing module LEDS " "2023.10.03.06:32:26 Progress: Parameterizing module LEDS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\] " "2023.10.03.06:32:26 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Parameterizing module RAM " "2023.10.03.06:32:26 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding ROM \[altera_avalon_onchip_memory2 18.1\] " "2023.10.03.06:32:26 Progress: Adding ROM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Parameterizing module ROM " "2023.10.03.06:32:26 Progress: Parameterizing module ROM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\] " "2023.10.03.06:32:26 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Parameterizing module SDRAM " "2023.10.03.06:32:26 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding SEG1 \[altera_avalon_pio 18.1\] " "2023.10.03.06:32:26 Progress: Adding SEG1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Parameterizing module SEG1 " "2023.10.03.06:32:26 Progress: Parameterizing module SEG1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding SEG2 \[altera_avalon_pio 18.1\] " "2023.10.03.06:32:26 Progress: Adding SEG2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Parameterizing module SEG2 " "2023.10.03.06:32:26 Progress: Parameterizing module SEG2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding SEG3 \[altera_avalon_pio 18.1\] " "2023.10.03.06:32:26 Progress: Adding SEG3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Parameterizing module SEG3 " "2023.10.03.06:32:26 Progress: Parameterizing module SEG3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding SEG4 \[altera_avalon_pio 18.1\] " "2023.10.03.06:32:26 Progress: Adding SEG4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Parameterizing module SEG4 " "2023.10.03.06:32:26 Progress: Parameterizing module SEG4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding SEG5 \[altera_avalon_pio 18.1\] " "2023.10.03.06:32:26 Progress: Adding SEG5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Parameterizing module SEG5 " "2023.10.03.06:32:26 Progress: Parameterizing module SEG5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding SEG6 \[altera_avalon_pio 18.1\] " "2023.10.03.06:32:26 Progress: Adding SEG6 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Parameterizing module SEG6 " "2023.10.03.06:32:26 Progress: Parameterizing module SEG6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding SW \[altera_avalon_pio 18.1\] " "2023.10.03.06:32:26 Progress: Adding SW \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Parameterizing module SW " "2023.10.03.06:32:26 Progress: Parameterizing module SW" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding TIMER \[altera_avalon_timer 18.1\] " "2023.10.03.06:32:26 Progress: Adding TIMER \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Parameterizing module TIMER " "2023.10.03.06:32:26 Progress: Parameterizing module TIMER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding clk_0 \[clock_source 18.1\] " "2023.10.03.06:32:26 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Parameterizing module clk_0 " "2023.10.03.06:32:26 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:26 Progress: Adding hps_0 \[altera_hps 18.1\] " "2023.10.03.06:32:26 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336346879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:27 Progress: Parameterizing module hps_0 " "2023.10.03.06:32:27 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336347438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:27 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\] " "2023.10.03.06:32:27 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336347453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:27 Progress: Parameterizing module nios2_qsys_0 " "2023.10.03.06:32:27 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336347493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:27 Progress: Building connections " "2023.10.03.06:32:27 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336347493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:27 Progress: Parameterizing connections " "2023.10.03.06:32:27 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336347511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:27 Progress: Validating " "2023.10.03.06:32:27 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336347512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.03.06:32:32 Progress: Done reading input file " "2023.10.03.06:32:32 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336352638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NUEVO_DESIGN.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NUEVO_DESIGN.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336353883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NUEVO_DESIGN.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "NUEVO_DESIGN.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336353884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NUEVO_DESIGN.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "NUEVO_DESIGN.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336353884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NUEVO_DESIGN.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "NUEVO_DESIGN.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336353884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NUEVO_DESIGN.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "NUEVO_DESIGN.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336353884 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "NUEVO_DESIGN.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "NUEVO_DESIGN.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336353885 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "NUEVO_DESIGN.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "NUEVO_DESIGN.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336353885 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "NUEVO_DESIGN.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "NUEVO_DESIGN.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336353886 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "NUEVO_DESIGN.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "NUEVO_DESIGN.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336353886 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "NUEVO_DESIGN.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects " "NUEVO_DESIGN.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336353887 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "NUEVO_DESIGN.nios2_qsys_0: No Debugger.  You will not be able to download or debug programs " "NUEVO_DESIGN.nios2_qsys_0: No Debugger.  You will not be able to download or debug programs" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336353887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NUEVO_DESIGN: Generating NUEVO_DESIGN \"NUEVO_DESIGN\" for QUARTUS_SYNTH " "NUEVO_DESIGN: Generating NUEVO_DESIGN \"NUEVO_DESIGN\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336355083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has address signal 27 bit wide, but the slave is 16 bit wide. " "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has address signal 27 bit wide, but the slave is 16 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336359402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336359402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336359402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336359402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: Starting RTL generation for module 'NUEVO_DESIGN_KEYS' " "KEYS: Starting RTL generation for module 'NUEVO_DESIGN_KEYS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336362670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_KEYS --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0002_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0002_KEYS_gen//NUEVO_DESIGN_KEYS_component_configuration.pl  --do_build_sim=0  \] " "KEYS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_KEYS --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0002_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0002_KEYS_gen//NUEVO_DESIGN_KEYS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336362670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: Done RTL generation for module 'NUEVO_DESIGN_KEYS' " "KEYS: Done RTL generation for module 'NUEVO_DESIGN_KEYS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336362801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"KEYS\" " "KEYS: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"KEYS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336362805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: Starting RTL generation for module 'NUEVO_DESIGN_LEDS' " "LEDS: Starting RTL generation for module 'NUEVO_DESIGN_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336362809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_LEDS --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0003_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0003_LEDS_gen//NUEVO_DESIGN_LEDS_component_configuration.pl  --do_build_sim=0  \] " "LEDS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_LEDS --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0003_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0003_LEDS_gen//NUEVO_DESIGN_LEDS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336362809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: Done RTL generation for module 'NUEVO_DESIGN_LEDS' " "LEDS: Done RTL generation for module 'NUEVO_DESIGN_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336362929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"LEDS\" " "LEDS: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"LEDS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336362936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'NUEVO_DESIGN_RAM' " "RAM: Starting RTL generation for module 'NUEVO_DESIGN_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336362940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NUEVO_DESIGN_RAM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0004_RAM_gen//NUEVO_DESIGN_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NUEVO_DESIGN_RAM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0004_RAM_gen//NUEVO_DESIGN_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336362940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'NUEVO_DESIGN_RAM' " "RAM: Done RTL generation for module 'NUEVO_DESIGN_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336363293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"NUEVO_DESIGN\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"NUEVO_DESIGN\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336363305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: Starting RTL generation for module 'NUEVO_DESIGN_ROM' " "ROM: Starting RTL generation for module 'NUEVO_DESIGN_ROM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336363309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NUEVO_DESIGN_ROM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0005_ROM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0005_ROM_gen//NUEVO_DESIGN_ROM_component_configuration.pl  --do_build_sim=0  \] " "ROM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NUEVO_DESIGN_ROM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0005_ROM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0005_ROM_gen//NUEVO_DESIGN_ROM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336363309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: Done RTL generation for module 'NUEVO_DESIGN_ROM' " "ROM: Done RTL generation for module 'NUEVO_DESIGN_ROM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336363671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: \"NUEVO_DESIGN\" instantiated altera_avalon_onchip_memory2 \"ROM\" " "ROM: \"NUEVO_DESIGN\" instantiated altera_avalon_onchip_memory2 \"ROM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336363684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'NUEVO_DESIGN_SDRAM' " "SDRAM: Starting RTL generation for module 'NUEVO_DESIGN_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336363688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NUEVO_DESIGN_SDRAM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0006_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0006_SDRAM_gen//NUEVO_DESIGN_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NUEVO_DESIGN_SDRAM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0006_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0006_SDRAM_gen//NUEVO_DESIGN_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336363688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'NUEVO_DESIGN_SDRAM' " "SDRAM: Done RTL generation for module 'NUEVO_DESIGN_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336363914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"NUEVO_DESIGN\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"NUEVO_DESIGN\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336363923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SEG1: Starting RTL generation for module 'NUEVO_DESIGN_SEG1' " "SEG1: Starting RTL generation for module 'NUEVO_DESIGN_SEG1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336363930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SEG1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_SEG1 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0007_SEG1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0007_SEG1_gen//NUEVO_DESIGN_SEG1_component_configuration.pl  --do_build_sim=0  \] " "SEG1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_SEG1 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0007_SEG1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0007_SEG1_gen//NUEVO_DESIGN_SEG1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336363930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SEG1: Done RTL generation for module 'NUEVO_DESIGN_SEG1' " "SEG1: Done RTL generation for module 'NUEVO_DESIGN_SEG1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SEG1: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"SEG1\" " "SEG1: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"SEG1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: Starting RTL generation for module 'NUEVO_DESIGN_SW' " "SW: Starting RTL generation for module 'NUEVO_DESIGN_SW'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_SW --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0008_SW_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0008_SW_gen//NUEVO_DESIGN_SW_component_configuration.pl  --do_build_sim=0  \] " "SW:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_SW --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0008_SW_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0008_SW_gen//NUEVO_DESIGN_SW_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: Done RTL generation for module 'NUEVO_DESIGN_SW' " "SW: Done RTL generation for module 'NUEVO_DESIGN_SW'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"SW\" " "SW: \"NUEVO_DESIGN\" instantiated altera_avalon_pio \"SW\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Starting RTL generation for module 'NUEVO_DESIGN_TIMER' " "TIMER: Starting RTL generation for module 'NUEVO_DESIGN_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NUEVO_DESIGN_TIMER --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0009_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0009_TIMER_gen//NUEVO_DESIGN_TIMER_component_configuration.pl  --do_build_sim=0  \] " "TIMER:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NUEVO_DESIGN_TIMER --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0009_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0009_TIMER_gen//NUEVO_DESIGN_TIMER_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: Done RTL generation for module 'NUEVO_DESIGN_TIMER' " "TIMER: Done RTL generation for module 'NUEVO_DESIGN_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TIMER: \"NUEVO_DESIGN\" instantiated altera_avalon_timer \"TIMER\" " "TIMER: \"NUEVO_DESIGN\" instantiated altera_avalon_timer \"TIMER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364812 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364814 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336364814 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336365176 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336365232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"NUEVO_DESIGN\" instantiated altera_hps \"hps_0\" " "Hps_0: \"NUEVO_DESIGN\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336366178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'NUEVO_DESIGN_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'NUEVO_DESIGN_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336366192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NUEVO_DESIGN_nios2_qsys_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0010_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0010_nios2_qsys_0_gen//NUEVO_DESIGN_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NUEVO_DESIGN_nios2_qsys_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0010_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0010_nios2_qsys_0_gen//NUEVO_DESIGN_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336366193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:46 (*) Starting Nios II generation " "Nios2_qsys_0: # 2023.10.03 06:32:46 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64 " "Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Checking for encrypted license (non-evaluation). " "Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64 " "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)     Pipeline frontend " "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:48 (*)   Creating encrypted RTL " "Nios2_qsys_0: # 2023.10.03 06:32:48 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2023.10.03 06:32:48 (*) Done Nios II generation " "Nios2_qsys_0: # 2023.10.03 06:32:48 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'NUEVO_DESIGN_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'NUEVO_DESIGN_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"NUEVO_DESIGN\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"NUEVO_DESIGN\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336368413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336371495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336371685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336371892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336372066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336372231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336372400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336372571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336372759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336372943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336373131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336373331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336373530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"NUEVO_DESIGN\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"NUEVO_DESIGN\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336376032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336376775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"NUEVO_DESIGN\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"NUEVO_DESIGN\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"NUEVO_DESIGN\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"NUEVO_DESIGN\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"NUEVO_DESIGN\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"NUEVO_DESIGN\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RAM_s1_translator\" " "RAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RAM_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"RAM_s1_agent\" " "RAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"RAM_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"RAM_s1_agent_rsp_fifo\" " "RAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"RAM_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\" " "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\" " "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\" " "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\" " "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_qsys_0_data_master_to_SDRAM_s1_cmd_width_adapter\" " "Nios2_qsys_0_data_master_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_qsys_0_data_master_to_SDRAM_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336377722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336378084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\" " "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336378409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336378432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336378446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336378448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336378453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336378453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336378458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336378458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336389620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336389637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336389640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NUEVO_DESIGN: Done \"NUEVO_DESIGN\" with 54 modules, 118 files " "NUEVO_DESIGN: Done \"NUEVO_DESIGN\" with 54 modules, 118 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336389640 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NUEVO_DESIGN.qsys " "Finished elaborating Platform Designer system entity \"NUEVO_DESIGN.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336390959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPS_FPGA " "Found entity 1: HPS_FPGA" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/nuevo_design.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/nuevo_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN " "Found entity 1: NUEVO_DESIGN" {  } { { "db/ip/nuevo_design/nuevo_design.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_KEYS " "Found entity 1: NUEVO_DESIGN_KEYS" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_keys.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_LEDS " "Found entity 1: NUEVO_DESIGN_LEDS" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_leds.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_RAM " "Found entity 1: NUEVO_DESIGN_RAM" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_ram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_ROM " "Found entity 1: NUEVO_DESIGN_ROM" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_rom.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_SDRAM_input_efifo_module " "Found entity 1: NUEVO_DESIGN_SDRAM_input_efifo_module" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sdram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393476 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_SDRAM " "Found entity 2: NUEVO_DESIGN_SDRAM" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sdram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_seg1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_seg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_SEG1 " "Found entity 1: NUEVO_DESIGN_SEG1" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_seg1.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_seg1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_SW " "Found entity 1: NUEVO_DESIGN_SW" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sw.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_TIMER " "Found entity 1: NUEVO_DESIGN_TIMER" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_timer.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_hps_0 " "Found entity 1: NUEVO_DESIGN_hps_0" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_hps_0_fpga_interfaces " "Found entity 1: NUEVO_DESIGN_hps_0_fpga_interfaces" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_hps_0_hps_io " "Found entity 1: NUEVO_DESIGN_hps_0_hps_io" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_hps_0_hps_io_border " "Found entity 1: NUEVO_DESIGN_hps_0_hps_io_border" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_irq_mapper " "Found entity 1: NUEVO_DESIGN_irq_mapper" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_irq_mapper.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_cmd_demux " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_cmd_mux " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_router_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393609 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_0_router " "Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393617 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_0_router_001 " "Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_001" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393620 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_0_router_003 " "Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_003" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393625 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_0_router_005 " "Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_005" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393630 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_0_router_007 " "Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_007" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393634 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_0_router_008 " "Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_008" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_rsp_demux " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_rsp_mux " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_1 " "Found entity 1: NUEVO_DESIGN_mm_interconnect_1" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_1_cmd_demux " "Found entity 1: NUEVO_DESIGN_mm_interconnect_1_cmd_demux" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_1_cmd_mux " "Found entity 1: NUEVO_DESIGN_mm_interconnect_1_cmd_mux" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_1_router_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_1_router_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393691 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_1_router " "Found entity 2: NUEVO_DESIGN_mm_interconnect_1_router" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nuevo_design_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nuevo_design_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at nuevo_design_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336393693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode " "Found entity 1: NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393695 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_mm_interconnect_1_router_001 " "Found entity 2: NUEVO_DESIGN_mm_interconnect_1_router_001" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_mm_interconnect_1_rsp_mux " "Found entity 1: NUEVO_DESIGN_mm_interconnect_1_rsp_mux" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_nios2_qsys_0_ic_data_module " "Found entity 1: NUEVO_DESIGN_nios2_qsys_0_ic_data_module" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393912 ""} { "Info" "ISGN_ENTITY_NAME" "2 NUEVO_DESIGN_nios2_qsys_0_ic_tag_module " "Found entity 2: NUEVO_DESIGN_nios2_qsys_0_ic_tag_module" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393912 ""} { "Info" "ISGN_ENTITY_NAME" "3 NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module " "Found entity 3: NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393912 ""} { "Info" "ISGN_ENTITY_NAME" "4 NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module " "Found entity 4: NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393912 ""} { "Info" "ISGN_ENTITY_NAME" "5 NUEVO_DESIGN_nios2_qsys_0 " "Found entity 5: NUEVO_DESIGN_nios2_qsys_0" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_nios2_qsys_0_mult_cell " "Found entity 1: NUEVO_DESIGN_nios2_qsys_0_mult_cell" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUEVO_DESIGN_nios2_qsys_0_test_bench " "Found entity 1: NUEVO_DESIGN_nios2_qsys_0_test_bench" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/nuevo_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nuevo_design/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/nuevo_design/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/nuevo_design/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336393997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336393997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394007 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394038 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394038 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394038 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394038 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336394049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394086 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nuevo_design/submodules/altera_reset_controller.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nuevo_design/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/nuevo_design/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696336394141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/nuevo_design/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nuevo_design/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336394240 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nuevo_design_sdram.v(318) " "Verilog HDL or VHDL warning at nuevo_design_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sdram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696336394241 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nuevo_design_sdram.v(328) " "Verilog HDL or VHDL warning at nuevo_design_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sdram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696336394241 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nuevo_design_sdram.v(338) " "Verilog HDL or VHDL warning at nuevo_design_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sdram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696336394241 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nuevo_design_sdram.v(682) " "Verilog HDL or VHDL warning at nuevo_design_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sdram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696336394242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HPS_FPGA " "Elaborating entity \"HPS_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696336394540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN NUEVO_DESIGN:u0 " "Elaborating entity \"NUEVO_DESIGN\" for hierarchy \"NUEVO_DESIGN:u0\"" {  } { { "HPS_FPGA.sv" "u0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336394547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_KEYS NUEVO_DESIGN:u0\|NUEVO_DESIGN_KEYS:keys " "Elaborating entity \"NUEVO_DESIGN_KEYS\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_KEYS:keys\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "keys" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336394578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_LEDS NUEVO_DESIGN:u0\|NUEVO_DESIGN_LEDS:leds " "Elaborating entity \"NUEVO_DESIGN_LEDS\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_LEDS:leds\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "leds" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336394585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_RAM NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram " "Elaborating entity \"NUEVO_DESIGN_RAM\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "ram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336394590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_ram.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336394683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_ram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336394691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336394692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NUEVO_DESIGN_RAM.hex " "Parameter \"init_file\" = \"NUEVO_DESIGN_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336394692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336394692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40000 " "Parameter \"maximum_depth\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336394692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336394692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336394692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336394692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336394692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336394692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336394692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336394692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336394692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336394692 ""}  } { { "db/ip/nuevo_design/submodules/nuevo_design_ram.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696336394692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2nm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2nm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2nm1 " "Found entity 1: altsyncram_2nm1" {  } { { "db/altsyncram_2nm1.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_2nm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336394750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336394750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2nm1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated " "Elaborating entity \"altsyncram_2nm1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336394753 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "NUEVO_DESIGN_RAM.hex 5000 10 " "Width of data items in \"NUEVO_DESIGN_RAM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 5000 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 NUEVO_DESIGN_RAM.hex " "Data at line (2) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336394806 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 NUEVO_DESIGN_RAM.hex " "Data at line (3) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336394806 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 NUEVO_DESIGN_RAM.hex " "Data at line (4) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336394806 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 NUEVO_DESIGN_RAM.hex " "Data at line (5) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336394806 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 NUEVO_DESIGN_RAM.hex " "Data at line (6) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336394806 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 NUEVO_DESIGN_RAM.hex " "Data at line (7) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336394806 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 NUEVO_DESIGN_RAM.hex " "Data at line (8) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336394806 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 NUEVO_DESIGN_RAM.hex " "Data at line (9) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336394806 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 NUEVO_DESIGN_RAM.hex " "Data at line (10) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336394806 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 NUEVO_DESIGN_RAM.hex " "Data at line (11) of memory initialization file \"NUEVO_DESIGN_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336394806 ""}  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1696336394806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/decode_ala.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336395505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336395505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated\|decode_ala:decode3 " "Elaborating entity \"decode_ala\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated\|decode_ala:decode3\"" {  } { { "db/altsyncram_2nm1.tdf" "decode3" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_2nm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336395510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336395551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336395551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_2nm1.tdf" "mux2" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_2nm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336395556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_ROM NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom " "Elaborating entity \"NUEVO_DESIGN_ROM\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "rom" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336395908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_rom.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_rom.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336395926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_rom.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_rom.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336395936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336395936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NUEVO_DESIGN_ROM.hex " "Parameter \"init_file\" = \"NUEVO_DESIGN_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336395936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336395936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40000 " "Parameter \"maximum_depth\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336395936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336395936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336395936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336395936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336395936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336395936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336395936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336395936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336395936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336395936 ""}  } { { "db/ip/nuevo_design/submodules/nuevo_design_rom.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_rom.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696336395936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gnm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gnm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gnm1 " "Found entity 1: altsyncram_gnm1" {  } { { "db/altsyncram_gnm1.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_gnm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336395994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336395994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gnm1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_gnm1:auto_generated " "Elaborating entity \"altsyncram_gnm1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_gnm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336395997 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "NUEVO_DESIGN_ROM.hex 5000 10 " "Width of data items in \"NUEVO_DESIGN_ROM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 5000 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 NUEVO_DESIGN_ROM.hex " "Data at line (2) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336396049 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 NUEVO_DESIGN_ROM.hex " "Data at line (3) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336396049 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 NUEVO_DESIGN_ROM.hex " "Data at line (4) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336396049 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 NUEVO_DESIGN_ROM.hex " "Data at line (5) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336396049 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 NUEVO_DESIGN_ROM.hex " "Data at line (6) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336396049 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 NUEVO_DESIGN_ROM.hex " "Data at line (7) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336396049 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 NUEVO_DESIGN_ROM.hex " "Data at line (8) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336396049 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 NUEVO_DESIGN_ROM.hex " "Data at line (9) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336396049 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 NUEVO_DESIGN_ROM.hex " "Data at line (10) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336396049 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 NUEVO_DESIGN_ROM.hex " "Data at line (11) of memory initialization file \"NUEVO_DESIGN_ROM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1696336396049 ""}  } { { "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1696336396049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_SDRAM NUEVO_DESIGN:u0\|NUEVO_DESIGN_SDRAM:sdram " "Elaborating entity \"NUEVO_DESIGN_SDRAM\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_SDRAM:sdram\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "sdram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_SDRAM_input_efifo_module NUEVO_DESIGN:u0\|NUEVO_DESIGN_SDRAM:sdram\|NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module " "Elaborating entity \"NUEVO_DESIGN_SDRAM_input_efifo_module\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_SDRAM:sdram\|NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_sdram.v" "the_NUEVO_DESIGN_SDRAM_input_efifo_module" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_SEG1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_SEG1:seg1 " "Elaborating entity \"NUEVO_DESIGN_SEG1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_SEG1:seg1\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "seg1" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_SW NUEVO_DESIGN:u0\|NUEVO_DESIGN_SW:sw " "Elaborating entity \"NUEVO_DESIGN_SW\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_SW:sw\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "sw" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_TIMER NUEVO_DESIGN:u0\|NUEVO_DESIGN_TIMER:timer " "Elaborating entity \"NUEVO_DESIGN_TIMER\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_TIMER:timer\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "timer" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_hps_0 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0 " "Elaborating entity \"NUEVO_DESIGN_hps_0\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "hps_0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_hps_0_fpga_interfaces NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"NUEVO_DESIGN_hps_0_fpga_interfaces\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0.v" "fpga_interfaces" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_hps_0_hps_io NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io " "Elaborating entity \"NUEVO_DESIGN_hps_0_hps_io\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0.v" "hps_io" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_hps_0_hps_io_border NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border " "Elaborating entity \"NUEVO_DESIGN_hps_0_hps_io_border\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v" "border" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "pll" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397236 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696336397237 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696336397237 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "p0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397245 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336397246 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397273 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1696336397275 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696336397275 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696336397278 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696336397278 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397322 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696336397322 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696336397322 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397331 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696336397334 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336397583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336397583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336397583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336397583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336397583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336397583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336397583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336397583 ""}  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696336397583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336397623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336397623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "seq" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397745 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "seq" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1696336397745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "c0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696336397770 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696336397771 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696336397771 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696336397771 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696336397771 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696336397771 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "oct" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_hps_0:hps_0\|NUEVO_DESIGN_hps_0_hps_io:hps_io\|NUEVO_DESIGN_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/nuevo_design/submodules/hps_sdram.v" "dll" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_nios2_qsys_0 NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"NUEVO_DESIGN_nios2_qsys_0\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "nios2_qsys_0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336397995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_nios2_qsys_0_test_bench NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_test_bench:the_NUEVO_DESIGN_nios2_qsys_0_test_bench " "Elaborating entity \"NUEVO_DESIGN_nios2_qsys_0_test_bench\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_test_bench:the_NUEVO_DESIGN_nios2_qsys_0_test_bench\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "the_NUEVO_DESIGN_nios2_qsys_0_test_bench" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336398166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_nios2_qsys_0_ic_data_module NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data " "Elaborating entity \"NUEVO_DESIGN_nios2_qsys_0_ic_data_module\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "NUEVO_DESIGN_nios2_qsys_0_ic_data" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336398201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336398216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336398271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336398271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336398275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_nios2_qsys_0_ic_tag_module NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag " "Elaborating entity \"NUEVO_DESIGN_nios2_qsys_0_ic_tag_module\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "NUEVO_DESIGN_nios2_qsys_0_ic_tag" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 2666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336398330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336398347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aio1 " "Found entity 1: altsyncram_aio1" {  } { { "db/altsyncram_aio1.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_aio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336398410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336398410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aio1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_aio1:auto_generated " "Elaborating entity \"altsyncram_aio1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_aio1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336398415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a " "Elaborating entity \"NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "NUEVO_DESIGN_nios2_qsys_0_register_bank_a" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 3210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336398613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336398631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8o1 " "Found entity 1: altsyncram_b8o1" {  } { { "db/altsyncram_b8o1.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_b8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336398688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336398688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8o1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b8o1:auto_generated " "Elaborating entity \"altsyncram_b8o1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336398692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b " "Elaborating entity \"NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "NUEVO_DESIGN_nios2_qsys_0_register_bank_b" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 3232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336398952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336398970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8o1 " "Found entity 1: altsyncram_c8o1" {  } { { "db/altsyncram_c8o1.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_c8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336399030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336399030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c8o1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c8o1:auto_generated " "Elaborating entity \"altsyncram_c8o1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_nios2_qsys_0_mult_cell NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell " "Elaborating entity \"NUEVO_DESIGN_nios2_qsys_0_mult_cell\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" "the_NUEVO_DESIGN_nios2_qsys_0_mult_cell" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v" 3713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altera_mult_add_ujt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336399334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336399334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altera_mult_add_ujt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336399972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336400407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336400534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336400555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336400598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336400619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336400673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336400728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336400754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altera_mult_add_0kt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336400800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336400800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336400804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0\|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altera_mult_add_0kt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336400824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "mm_interconnect_0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 1517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sw_s1_translator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "ram_s1_agent" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "ram_s1_agent_rsp_fifo" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "ram_s1_agent_rdata_fifo" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 2992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336402936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router:router " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router:router\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "router" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router:router\|NUEVO_DESIGN_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router:router\|NUEVO_DESIGN_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_001 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_001\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "router_001" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001\|NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001\|NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_003 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_003\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "router_003" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003\|NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003\|NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_005 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_005\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "router_005" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005\|NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005\|NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_007 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_007\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "router_007" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007\|NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007\|NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_008 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_008\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "router_008" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008\|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008\|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sw_s1_burst_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 4958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sw_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_cmd_demux NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_cmd_demux\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_cmd_mux NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_cmd_mux\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336403924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_rsp_demux NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_rsp_demux\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 5992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_rsp_mux NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_rsp_mux\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404187 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696336404194 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696336404194 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404217 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696336404226 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696336404226 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696336404263 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696336404264 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696336404264 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404291 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696336404296 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696336404297 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696336404297 "|HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v" 6983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "mm_interconnect_1" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rom_s1_translator\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "rom_s1_translator" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_s1_agent\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "rom_s1_agent" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "rom_s1_agent_rsp_fifo" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1_router NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router:router " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1_router\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router:router\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "router" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1_router_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router:router\|NUEVO_DESIGN_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1_router_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router:router\|NUEVO_DESIGN_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1_router_001 NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1_router_001\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "router_001" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001\|NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001\|NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1_cmd_demux NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1_cmd_demux\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1_cmd_mux NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1_cmd_mux\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_mm_interconnect_1_rsp_mux NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"NUEVO_DESIGN_mm_interconnect_1_rsp_mux\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1\|NUEVO_DESIGN_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUEVO_DESIGN_irq_mapper NUEVO_DESIGN:u0\|NUEVO_DESIGN_irq_mapper:irq_mapper " "Elaborating entity \"NUEVO_DESIGN_irq_mapper\" for hierarchy \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_irq_mapper:irq_mapper\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "irq_mapper" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "rst_controller" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nuevo_design/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nuevo_design/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NUEVO_DESIGN:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/nuevo_design/nuevo_design.v" "rst_controller_001" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336404612 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1696336407488 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.03.06:33:29 Progress: Loading sldad98b768/alt_sld_fab_wrapper_hw.tcl " "2023.10.03.06:33:29 Progress: Loading sldad98b768/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336409799 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336411699 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336411819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336413447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336413527 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336413621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336413749 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336413754 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336413755 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1696336414459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad98b768/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldad98b768/alt_sld_fab.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336414655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336414655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336414728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336414728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336414751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336414751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336414812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336414812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336414885 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336414885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336414885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336414946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336414946 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696336420326 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1696336420326 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1696336420326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336420358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NUEVO_DESIGN:u0\|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696336420358 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696336420358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696336420405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336420405 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1696336420921 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1696336420921 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1696336420964 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1696336420964 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1696336420964 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1696336420964 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1696336420964 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "30 " "30 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696336420980 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696336423792 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696336423792 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696336423792 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696336423792 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696336423792 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696336423792 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696336423792 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696336423792 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs~synth " "Node \"memory_mem_dqs~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696336423792 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n~synth " "Node \"memory_mem_dqs_n~synth\"" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696336423792 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1696336423792 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "HPS_FPGA.sv" "" { Text "C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696336423793 "|HPS_FPGA|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696336423793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336424151 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1040 " "1040 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696336425939 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "NUEVO_DESIGN_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"NUEVO_DESIGN_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336426159 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336426415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Zaet/Desktop/JAJA/NUEVO/output_files/HPS_FPGA.map.smsg " "Generated suppressed messages file C:/Users/Zaet/Desktop/JAJA/NUEVO/output_files/HPS_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336427735 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 0 0 0 " "Adding 19 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696336430667 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696336430667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8314 " "Implemented 8314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696336431139 ""} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Implemented 101 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696336431139 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "26 " "Implemented 26 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1696336431139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7450 " "Implemented 7450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696336431139 ""} { "Info" "ICUT_CUT_TM_RAMS" "455 " "Implemented 455 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1696336431139 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1696336431139 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1696336431139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696336431139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5296 " "Peak virtual memory: 5296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696336431218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 06:33:51 2023 " "Processing ended: Tue Oct 03 06:33:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696336431218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696336431218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:26 " "Total CPU time (on all processors): 00:03:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696336431218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696336431218 ""}
