var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[122.122, 90.5926, 41.6759, 61.8872, 77.5362], "total":[747183, 712157, 1679, 1177, 1342], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[8779, 12545, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:62 (_aLoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":62}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:64 (_aFeeder_channel)", "type":"resource", "data":[11, 13830, 116, 0, 0], "debug":[[{"filename":"a.cl", "line":64}]], "details":[{"type":"text", "text":"Channel is implemented 4608 bits wide by 256 deep."}, {"type":"brief", "text":"4608b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:65 (_bLoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":65}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:67 (_bFeeder_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"a.cl", "line":67}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:68 (_Out_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"a.cl", "line":68}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[83.8963, 66.9232, 25.0427, 10.4313, 76.087], "total_kernel_resources":[560212, 427929, 283, 1155, 579], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (a.cl:528)\\n - \'_349\' (a.cl:674)\\n - \'_351\' (a.cl:676)\\n - \'_352\' (a.cl:677)\\n - \'_360\' (a.cl:685)", "type":"resource", "data":[7, 20, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":528}], [{"filename":"a.cl", "line":674}], [{"filename":"a.cl", "line":676}], [{"filename":"a.cl", "line":677}], [{"filename":"a.cl", "line":685}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 16 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 16 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:517)\\n - \'_369\' (a.cl:708)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":517}], [{"filename":"a.cl", "line":708}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (a.cl:516)\\n - \'_385\' (a.cl:743)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":516}], [{"filename":"a.cl", "line":743}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (a.cl:509)\\n - \'_382\' (a.cl:736)", "type":"resource", "data":[28, 272, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":509}], [{"filename":"a.cl", "line":736}]], "details":[{"type":"text", "text":"Type: Shift Register (4 or fewer tap points)"}, {"type":"text", "text":"4 registers of width 64 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n4 regs, 64 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:508)\\n - \'_322\' (a.cl:625)", "type":"resource", "data":[0, 0, 144, 0, 0], "debug":[[{"filename":"a.cl", "line":508}], [{"filename":"a.cl", "line":625}]], "details":[{"type":"text", "text":"Type: Shift Register (36 or fewer tap points)"}, {"type":"text", "text":"36 registers of width 64 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n36 regs, 64 width by 1024 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:508)\\n - \'_Z_pipe_shreg\' (a.cl:509)\\n - \'_322\' (a.cl:625)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":508}], [{"filename":"a.cl", "line":509}], [{"filename":"a.cl", "line":625}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_aFeeder_channel_array\' (a.cl:506)\\n - \'_295\' (a.cl:573)\\n - \'_300\' (a.cl:585)\\n - \'_302\' (a.cl:588)", "type":"resource", "data":[504, 4896, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}], [{"filename":"a.cl", "line":573}], [{"filename":"a.cl", "line":585}], [{"filename":"a.cl", "line":588}]], "details":[{"type":"text", "text":"Type: Shift Register (72 or fewer tap points)"}, {"type":"text", "text":"72 registers of width 64 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n72 regs, 64 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_bFeeder_channel_array\' (a.cl:505)\\n - \'_304\' (a.cl:592)\\n - \'_309\' (a.cl:604)\\n - \'_311\' (a.cl:607)", "type":"resource", "data":[224, 2176, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":505}], [{"filename":"a.cl", "line":592}], [{"filename":"a.cl", "line":604}], [{"filename":"a.cl", "line":607}]], "details":[{"type":"text", "text":"Type: Shift Register (32 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 64 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_i_j_k\' (a.cl:526)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (a.cl:528)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":528}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:516)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":516}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:509)", "type":"resource", "data":[0, 0, 128, 0, 0], "debug":[[{"filename":"a.cl", "line":509}]], "details":[{"type":"text", "text":"Type: Shift Register (32 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 64 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 64 width by 1024 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[15, 244, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[15, 146, 0, 0, 0]}, {"name":"a.cl:520", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":520}]]}, {"name":"a.cl:524", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":524}]]}, {"name":"a.cl:526", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:521", "type":"resource", "data":[448, 89, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":521}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[448, 89, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:523", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":523}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:524", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":524}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:526", "type":"resource", "data":[84, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[10, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:505", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":505}]]}, {"name":"a.cl:516", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":516}]]}, {"name":"a.cl:526", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]]}, {"name":"a.cl:557", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":557}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:505", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":505}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:526", "type":"resource", "data":[76, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:528", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":528}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:557", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":557}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:747", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":747}]]}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[39224, 408425, 2, 0, 564], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[39224, 408425, 2, 0, 564]}]}, {"name":"Feedback", "type":"resource", "data":[1736, 1041, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[805.367, 415.733, 0, 0, 0]}, {"name":"a.cl:505", "type":"resource", "data":[19.4, 38.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":505}]]}, {"name":"a.cl:506", "type":"resource", "data":[46.4, 92.8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]]}, {"name":"a.cl:508", "type":"resource", "data":[207, 99, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":508}]]}, {"name":"a.cl:509", "type":"resource", "data":[187.417, 93.8333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":509}]]}, {"name":"a.cl:516", "type":"resource", "data":[0.533333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":516}]]}, {"name":"a.cl:517", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":517}]]}, {"name":"a.cl:526", "type":"resource", "data":[16, 41, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]]}, {"name":"a.cl:528", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":528}]]}, {"name":"a.cl:557", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":557}]]}, {"name":"a.cl:560", "type":"resource", "data":[3.4, 6.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":560}]]}, {"name":"a.cl:563", "type":"resource", "data":[6.4, 12.8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":563}]]}, {"name":"a.cl:573", "type":"resource", "data":[6.4, 12.8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":573}]]}, {"name":"a.cl:592", "type":"resource", "data":[3.4, 6.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":592}]]}, {"name":"a.cl:645", "type":"resource", "data":[207.667, 100.333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":645}]]}, {"name":"a.cl:737", "type":"resource", "data":[184.75, 88.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":737}]]}, {"name":"a.cl:743", "type":"resource", "data":[0.533333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":743}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[18, 14, 9, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[91880, 3279, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"\'Count leading zeros\' Function Call", "type":"resource", "count":144, "data":[2448, 0, 0, 0, 0]}, {"name":"1-bit And", "type":"resource", "count":361, "data":[361, 72, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":361, "data":[361, 105, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":504, "data":[144, 0, 0, 0, 0]}, {"name":"32-bit And", "type":"resource", "count":1440, "data":[2376, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":360, "data":[10368, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":648, "data":[2811, 75, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":288, "data":[6480, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1872, "data":[23472, 2736, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":144, "data":[8208, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":576, "data":[1587, 291, 0, 0, 0]}, {"name":"64-bit Integer Subtract", "type":"resource", "count":72, "data":[4680, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":720, "data":[28584, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[2657.14, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":3, "data":[5.14286, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":200, "data":[2652, 0, 0, 0, 0]}]}, {"name":"a.cl:505", "type":"resource", "data":[544, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":505}]], "children":[{"name":"64-bit Select", "type":"resource", "count":32, "data":[544, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:506", "type":"resource", "data":[1292, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":506}]], "children":[{"name":"64-bit Select", "type":"resource", "count":72, "data":[1292, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:508", "type":"resource", "data":[1.71429, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":508}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.71429, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:509", "type":"resource", "data":[1.71429, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":509}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.71429, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:526", "type":"resource", "data":[1.66667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:528", "type":"resource", "data":[58.6667, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":528}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"16-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:557", "type":"resource", "data":[35.8333, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":557}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:560", "type":"resource", "data":[137, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":560}]], "children":[{"name":"64-bit Select", "type":"resource", "count":16, "data":[136, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:563", "type":"resource", "data":[273, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":563}]], "children":[{"name":"64-bit Select", "type":"resource", "count":32, "data":[272, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:573", "type":"resource", "data":[272, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":573}]], "children":[{"name":"64-bit Select", "type":"resource", "count":32, "data":[272, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:592", "type":"resource", "data":[136, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":592}]], "children":[{"name":"64-bit Select", "type":"resource", "count":16, "data":[136, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:613", "type":"resource", "data":[4827, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":613}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4827, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:617", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":617}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:626", "type":"resource", "data":[1836, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":626}]], "children":[{"name":"64-bit Select", "type":"resource", "count":36, "data":[1836, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:637", "type":"resource", "data":[202009, 441, 0, 1152, 0], "debug":[[{"filename":"a.cl", "line":637}]], "children":[{"name":"1-bit And", "type":"resource", "count":576, "data":[576, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":576, "data":[13536, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1152, "data":[1273, 121, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":576, "data":[288, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":576, "data":[6624, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":288, "data":[4032, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":1152, "data":[12384, 32, 0, 0, 0]}, {"name":"64-bit Or", "type":"resource", "count":1440, "data":[40320, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":2304, "data":[87552, 0, 0, 0, 0]}, {"name":"64-bit Xor", "type":"resource", "count":288, "data":[3456, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":288, "data":[288, 288, 0, 0, 0]}, {"name":"8-bit Or", "type":"resource", "count":288, "data":[288, 0, 0, 0, 0]}, {"name":"unsigned 64-bit x unsigned 64-bit to 108-bit Integer Multiply", "type":"resource", "count":288, "data":[31392, 0, 0, 1152, 0]}], "replace_name":"true"}, {"name":"a.cl:638", "type":"resource", "data":[208263, 4257, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":638}]], "children":[{"name":"\'Count leading zeros\' Function Call", "type":"resource", "count":144, "data":[2448, 0, 0, 0, 0]}, {"name":"1-bit And", "type":"resource", "count":792, "data":[792, 261, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":936, "data":[936, 36, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":216, "data":[216, 36, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":360, "data":[45, 45, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":432, "data":[11376, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2160, "data":[26136, 1179, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":576, "data":[12096, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":720, "data":[864, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2088, "data":[20232, 2304, 0, 0, 0]}, {"name":"64-bit And", "type":"resource", "count":3168, "data":[10146, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":432, "data":[24840, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":1368, "data":[7632, 396, 0, 0, 0]}, {"name":"64-bit Or", "type":"resource", "count":288, "data":[13032, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":2016, "data":[59544, 0, 0, 0, 0]}, {"name":"64-bit Xor", "type":"resource", "count":648, "data":[17928, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:645", "type":"resource", "data":[1.71429, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":645}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.71429, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:657", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":657}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:661", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":661}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:662", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":662}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:663", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":663}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:664", "type":"resource", "data":[1836, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":664}]], "children":[{"name":"64-bit Select", "type":"resource", "count":36, "data":[1836, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:687", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":687}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:688", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":688}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:709", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":709}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:710", "type":"resource", "data":[35.8333, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":710}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:714", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":714}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:737", "type":"resource", "data":[1.71429, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":737}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.71429, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:743", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":743}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aFeeder", "compute_units":1, "type":"function", "total_percent":[4.37965, 2.87336, 1.78207, 17.2503, 0.461133], "total_kernel_resources":[15010, 30452, 468, 7, 477], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_aFeeder_cycle_temp\' (a.cl:123)\\n - \'_139\' (a.cl:283)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":123}], [{"filename":"a.cl", "line":283}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_aFeeder_value_shreg\' (a.cl:120)\\n - \'_aFeeder_in_v_temp\' (a.cl:122)\\n - \'_50\' (a.cl:186)", "type":"resource", "data":[56, 544, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}], [{"filename":"a.cl", "line":122}], [{"filename":"a.cl", "line":186}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 64 and depth 1"}, {"type":"brief", "text":"Register,\\n8 regs, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aFeeder_channel_array\' (a.cl:119)", "type":"resource", "data":[1857, 10185, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":119}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"72 registers of width 64 and depth 1"}, {"type":"brief", "text":"Register,\\n72 regs, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aFeeder_s0_outermost_loop\' (a.cl:142)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":142}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"a.cl:124 (_aFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 468, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"2097152 bytes", "Implemented size":"2097152 bytes", "Number of banks":"16 (banked on bits 6, 7, 8, 9)", "Bank width":"512 bits", "Bank depth":"2048 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 2097152 bytes, implemented size 2097152 bytes, stall-free, 9 reads and 9 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8, 9 into 16 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n2097152B requested,\\n2097152B implemented."}]}, {"name":"kernel_aFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[16, 200, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 134, 0, 0, 0]}, {"name":"a.cl:139", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":139}]]}, {"name":"a.cl:142", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":142}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:136", "type":"resource", "data":[448, 89, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":136}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[448, 89, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:138", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":138}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:139", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":139}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:141", "type":"resource", "data":[17, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":141}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[17, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:142", "type":"resource", "data":[144, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":142}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:286", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":286}]]}]}]}, {"name":"kernel_aFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1138, 9088, 0, 0, 233], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1138, 9088, 0, 0, 233]}]}, {"name":"Feedback", "type":"resource", "data":[121, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:122", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":122}]]}, {"name":"a.cl:123", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":123}]]}, {"name":"a.cl:142", "type":"resource", "data":[39, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":142}]]}, {"name":"a.cl:278", "type":"resource", "data":[73, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 10, 0, 0, 233], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[128, 0, 0, 4, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"16-bit Integer Add", "type":"resource", "count":8, "data":[128, 0, 0, 0, 0]}, {"name":"llvm.fpga.dot.product", "type":"resource", "count":8, "data":[0, 0, 0, 4, 0]}]}, {"name":"a.cl:122", "type":"resource", "data":[408, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":122}]], "children":[{"name":"64-bit Select", "type":"resource", "count":8, "data":[408, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:142", "type":"resource", "data":[62, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":142}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":22, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:148", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":148}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:157", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":157}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:158", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":158}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:161", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":161}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:198", "type":"resource", "data":[315, 9, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":198}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":9, "data":[315, 9, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:207", "type":"resource", "data":[144, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":207}]], "children":[{"name":"16-bit Integer Add", "type":"resource", "count":9, "data":[144, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:209", "type":"resource", "data":[62, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":209}]], "children":[{"name":"1-bit And", "type":"resource", "count":9, "data":[9, 9, 0, 0, 0]}, {"name":"16-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"16-bit Integer Compare", "type":"resource", "count":9, "data":[45, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:224", "type":"resource", "data":[1458, 414, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":224}]], "children":[{"name":"16-bit Integer Divide", "type":"resource", "count":9, "data":[1458, 414, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:225", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":225}]], "children":[{"name":"16-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:227", "type":"resource", "data":[319.5, 216, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":227}]], "children":[{"name":"1-bit And", "type":"resource", "count":9, "data":[9, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":9, "data":[4.5, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":9, "data":[306, 216, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"124"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:239", "type":"resource", "data":[315, 9, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":239}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":9, "data":[315, 9, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:241", "type":"resource", "data":[54, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":241}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":9, "data":[54, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:242", "type":"resource", "data":[9, 9, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":242}]], "children":[{"name":"1-bit And", "type":"resource", "count":9, "data":[9, 9, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:258", "type":"resource", "data":[2407.5, 4689, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":258}]], "children":[{"name":"1-bit And", "type":"resource", "count":9, "data":[9, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":9, "data":[4.5, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":9, "data":[2394, 4689, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"124"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:278", "type":"resource", "data":[4235, 2626, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":72, "data":[4205, 2624, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:283", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":283}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aLoader", "compute_units":1, "type":"function", "total_percent":[1.91008, 1.2507, 0.779085, 0.84777, 0.658762], "total_kernel_resources":[10026, 13313, 23, 10, 33], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"88"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:77)\\n - \'_16\' (a.cl:105)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}], [{"filename":"a.cl", "line":105}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_i\' (a.cl:80)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_j\' (a.cl:83)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_k\' (a.cl:86)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":86}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii_iii\' (a.cl:88)", "type":"resource", "data":[7, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 15 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 15 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:77)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_aLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[14, 347, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[14, 201, 0, 0, 0]}, {"name":"a.cl:80", "type":"resource", "data":[0, 100, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]]}, {"name":"a.cl:83", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]]}, {"name":"a.cl:85", "type":"resource", "data":[0, 11, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]]}, {"name":"a.cl:86", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":86}]]}, {"name":"a.cl:93", "type":"resource", "data":[0, 11, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}]]}, {"name":"a.cl:94", "type":"resource", "data":[0, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":94}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:79", "type":"resource", "data":[448, 89, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[448, 89, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:80", "type":"resource", "data":[383, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[48, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":3, "data":[99, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:83", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:85", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:86", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":86}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:93", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:94", "type":"resource", "data":[22, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":94}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[22, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:111", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":111}]]}]}]}, {"name":"kernel_aLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:77", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]]}, {"name":"a.cl:80", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:77", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:80", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[32, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:77", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]]}, {"name":"a.cl:80", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]]}, {"name":"a.cl:83", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:77", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:83", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[9, 24, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[9, 24, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[58, 40, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:105", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":105}]]}, {"name":"a.cl:77", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]]}, {"name":"a.cl:80", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]]}, {"name":"a.cl:83", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]]}, {"name":"a.cl:86", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":86}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:77", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:86", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":86}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:88", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:105", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":105}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[811, 7299, 2, 0, 15], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[811, 7299, 2, 0, 15]}]}, {"name":"Feedback", "type":"resource", "data":[92, 99, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:105", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":105}]]}, {"name":"a.cl:77", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]]}, {"name":"a.cl:80", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]]}, {"name":"a.cl:83", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]]}, {"name":"a.cl:86", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":86}]]}, {"name":"a.cl:88", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:86", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":86}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:88", "type":"resource", "data":[25.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":88}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"15-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:95", "type":"resource", "data":[742, 160, 4, 7, 0], "debug":[[{"filename":"a.cl", "line":95}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[742, 160, 4, 7, 0]}], "replace_name":"true"}, {"name":"a.cl:97", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":97}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:99", "type":"resource", "data":[4827, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":99}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4827, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:100", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":100}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:102", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":102}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:103", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:105", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":105}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bFeeder", "compute_units":1, "type":"function", "total_percent":[1.87662, 1.20775, 0.781543, 7.66679, 0.197628], "total_kernel_resources":[6699, 13355, 208, 3, 181], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_bFeeder_cycle_temp\' (a.cl:336)\\n - \'_273\' (a.cl:495)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":336}], [{"filename":"a.cl", "line":495}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_bFeeder_value_shreg\' (a.cl:333)\\n - \'_bFeeder_in_v_temp\' (a.cl:335)\\n - \'_185\' (a.cl:399)", "type":"resource", "data":[56, 544, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":333}], [{"filename":"a.cl", "line":335}], [{"filename":"a.cl", "line":399}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 64 and depth 1"}, {"type":"brief", "text":"Register,\\n8 regs, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bFeeder_channel_array\' (a.cl:332)", "type":"resource", "data":[521, 3337, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":332}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"32 registers of width 64 and depth 1"}, {"type":"brief", "text":"Register,\\n32 regs, 64 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bFeeder_s0_outermost_loop\' (a.cl:355)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":355}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"a.cl:337 (_bFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 208, 0, 0], "debug":[[{"filename":"a.cl", "line":337}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"524288 bytes", "Implemented size":"524288 bytes", "Number of banks":"4 (banked on bits 6, 7)", "Bank width":"512 bits", "Bank depth":"2048 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 524288 bytes, implemented size 524288 bytes, stall-free, 4 reads and 4 writes. "}, {"type":"text", "text":"Banked on bits 6, 7 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n524288B requested,\\n524288B implemented."}]}, {"name":"kernel_bFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[16, 200, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 134, 0, 0, 0]}, {"name":"a.cl:352", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":352}]]}, {"name":"a.cl:355", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":355}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:349", "type":"resource", "data":[448, 89, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":349}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[448, 89, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:351", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":351}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:352", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":352}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:354", "type":"resource", "data":[17, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":354}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[17, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:355", "type":"resource", "data":[144, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":355}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:498", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]]}]}]}, {"name":"kernel_bFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[262, 4048, 0, 0, 65], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[262, 4048, 0, 0, 65]}]}, {"name":"Feedback", "type":"resource", "data":[81, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:335", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]]}, {"name":"a.cl:336", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":336}]]}, {"name":"a.cl:355", "type":"resource", "data":[39, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":355}]]}, {"name":"a.cl:490", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":490}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 10, 0, 0, 105], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:335", "type":"resource", "data":[408, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]], "children":[{"name":"64-bit Select", "type":"resource", "count":8, "data":[408, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:355", "type":"resource", "data":[57, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":355}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":12, "data":[6, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:361", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":361}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:370", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":370}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:371", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":371}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:374", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":374}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:411", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":411}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:418", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":418}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:422", "type":"resource", "data":[8, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":422}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:440", "type":"resource", "data":[142, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":440}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"337"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:452", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":452}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:454", "type":"resource", "data":[24, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":454}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[24, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:455", "type":"resource", "data":[4, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":455}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:470", "type":"resource", "data":[1070, 2084, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":470}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[1064, 2084, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"337"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:490", "type":"resource", "data":[1779, 578, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":490}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":32, "data":[1749, 576, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:495", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bLoader", "compute_units":1, "type":"function", "total_percent":[1.73166, 1.09668, 0.734785, 0.700332, 0.131752], "total_kernel_resources":[9010, 12556, 19, 1.5, 18], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"306"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:295)\\n - \'_151\' (a.cl:318)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}], [{"filename":"a.cl", "line":318}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:295)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_i\' (a.cl:298)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":298}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_j\' (a.cl:301)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_k\' (a.cl:304)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_kk_jj_jjj\' (a.cl:306)", "type":"resource", "data":[7, 17, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 13 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 13 width by 1 depth"}]}, {"name":"kernel_bLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[14, 323, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[14, 201, 0, 0, 0]}, {"name":"a.cl:298", "type":"resource", "data":[0, 100, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":298}]]}, {"name":"a.cl:301", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]]}, {"name":"a.cl:304", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]]}, {"name":"a.cl:312", "type":"resource", "data":[0, 20, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":312}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:297", "type":"resource", "data":[448, 89, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":297}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[448, 89, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:298", "type":"resource", "data":[383, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":298}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[48, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":3, "data":[99, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:301", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:304", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:312", "type":"resource", "data":[20, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":312}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[20, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:324", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":324}]]}]}]}, {"name":"kernel_bLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:295", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}]]}, {"name":"a.cl:298", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":298}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:295", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:298", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":298}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[32, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:295", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}]]}, {"name":"a.cl:298", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":298}]]}, {"name":"a.cl:301", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:295", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:301", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[9, 24, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[9, 24, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[58, 40, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:295", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}]]}, {"name":"a.cl:298", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":298}]]}, {"name":"a.cl:301", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]]}, {"name":"a.cl:304", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]]}, {"name":"a.cl:318", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":318}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:295", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:304", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:306", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:318", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":318}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[630, 6734, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[630, 6734, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[90, 93, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:295", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}]]}, {"name":"a.cl:298", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":298}]]}, {"name":"a.cl:301", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]]}, {"name":"a.cl:304", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]]}, {"name":"a.cl:306", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]]}, {"name":"a.cl:318", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":318}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:304", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:306", "type":"resource", "data":[22.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"13-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"13-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:313", "type":"resource", "data":[4827, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":313}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4827, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:315", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":315}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:316", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":316}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:318", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":318}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.755141, 0.464888, 0.330641, 0, 0], "total_kernel_resources":[2892, 5650, 0, 0, 54], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:755)\\n - \'_392\' (a.cl:770)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}], [{"filename":"a.cl", "line":770}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:755)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:758)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":758}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_iii_ii_jj\' (a.cl:763)", "type":"resource", "data":[7, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":763}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 15 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 15 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:761)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":761}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[14, 238, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[14, 170, 0, 0, 0]}, {"name":"a.cl:758", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":758}]]}, {"name":"a.cl:761", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":761}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:757", "type":"resource", "data":[448, 89, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":757}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[448, 89, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:758", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":758}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:761", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":761}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:775", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":775}]]}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:755", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]]}, {"name":"a.cl:758", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":758}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:755", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:758", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":758}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:755", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]]}, {"name":"a.cl:758", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":758}]]}, {"name":"a.cl:761", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":761}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:755", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:761", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":761}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:763", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":763}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 165, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 165, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:755", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]]}, {"name":"a.cl:758", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":758}]]}, {"name":"a.cl:761", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":761}]]}, {"name":"a.cl:763", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":763}]]}, {"name":"a.cl:770", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":770}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:761", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":761}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:763", "type":"resource", "data":[25.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":763}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"15-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:765", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":765}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:768", "type":"resource", "data":[349, 2436, 0, 0, 31], "debug":[[{"filename":"a.cl", "line":768}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:770", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":770}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[8779,12545,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":62}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:62 (_aLoader_channel)","type":"resource"},{"data":[11,13830,116,0,0],"debug":[[{"filename":"a.cl","line":64}]],"details":[{"text":"Channel is implemented 4608 bits wide by 256 deep.","type":"text"},{"text":"4608b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:64 (_aFeeder_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":65}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:65 (_bLoader_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"a.cl","line":67}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:67 (_bFeeder_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"a.cl","line":68}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:68 (_Out_channel)","type":"resource"}],"data":[55,23838,201,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[1789,1081,9,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,20,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 16 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 16 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (a.cl:528)\\n - \'_349\' (a.cl:674)\\n - \'_351\' (a.cl:676)\\n - \'_352\' (a.cl:677)\\n - \'_360\' (a.cl:685)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:517)\\n - \'_369\' (a.cl:708)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (a.cl:516)\\n - \'_385\' (a.cl:743)","type":"resource"},{"data":[28,272,0,0,0],"details":[{"text":"Type: Shift Register (4 or fewer tap points)","type":"text"},{"text":"4 registers of width 64 and depth 1","type":"text"},{"text":"Shift Register,\\n4 regs, 64 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (a.cl:509)\\n - \'_382\' (a.cl:736)","type":"resource"},{"data":[0,0,144,0,0],"details":[{"text":"Type: Shift Register (36 or fewer tap points)","type":"text"},{"text":"36 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\\n36 regs, 64 width by 1024 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:508)\\n - \'_322\' (a.cl:625)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:508)\\n - \'_Z_pipe_shreg\' (a.cl:509)\\n - \'_322\' (a.cl:625)","type":"resource"},{"data":[504,4896,0,0,0],"details":[{"text":"Type: Shift Register (72 or fewer tap points)","type":"text"},{"text":"72 registers of width 64 and depth 1","type":"text"},{"text":"Shift Register,\\n72 regs, 64 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_channel_array\' (a.cl:506)\\n - \'_295\' (a.cl:573)\\n - \'_300\' (a.cl:585)\\n - \'_302\' (a.cl:588)","type":"resource"},{"data":[224,2176,0,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"32 registers of width 64 and depth 1","type":"text"},{"text":"Shift Register,\\n32 regs, 64 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_channel_array\' (a.cl:505)\\n - \'_304\' (a.cl:592)\\n - \'_309\' (a.cl:604)\\n - \'_311\' (a.cl:607)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_i_j_k\' (a.cl:526)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (a.cl:528)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:516)","type":"resource"},{"data":[0,0,128,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"32 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\\n32 regs, 64 width by 1024 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:509)","type":"resource"},{"children":[{"count":3,"data":[39239,408573,2,0,564],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":144,"data":[2448,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"\'Count leading zeros\' Function Call","type":"resource"},{"count":361,"data":[361,72,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":361,"data":[361,105,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":504,"data":[144,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":1440,"data":[2376,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit And","type":"resource"},{"count":360,"data":[10368,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":648,"data":[2811,75,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":288,"data":[6480,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1872,"data":[23472,2736,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":144,"data":[8208,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Add","type":"resource"},{"count":576,"data":[1587,291,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Compare","type":"resource"},{"count":72,"data":[4680,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Subtract","type":"resource"},{"count":920,"data":[31236,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Select","type":"resource"},{"count":3,"data":[5.14286,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[133776.14286,411852,2,0,564],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":520}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":520}]],"name":"a.cl:520","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":524}]],"name":"a.cl:524","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"State","type":"resource"},{"count":2,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"33-bit Integer Compare","type":"resource"},{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"1-bit Or","type":"resource"}],"data":[161.66667,35,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"a.cl:526","type":"resource"},{"children":[{"count":1,"data":[448,89,0,0,0],"debug":[[{"filename":"a.cl","line":521}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[448,89,0,0,0],"debug":[[{"filename":"a.cl","line":521}]],"name":"a.cl:521","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":523}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":523}]],"name":"a.cl:523","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[544,0,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"64-bit Select","type":"resource"}],"data":[571,0,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"a.cl:505","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":528}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":528}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"a.cl","line":528}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":528}]],"name":"16-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":528}]],"name":"16-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":528}]],"name":"2-bit Select","type":"resource"}],"data":[90.66667,1,0,0,0],"debug":[[{"filename":"a.cl","line":528}]],"name":"a.cl:528","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":557}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":557}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":557}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36.833333,1,0,0,0],"debug":[[{"filename":"a.cl","line":557}]],"name":"a.cl:557","replace_name":"true","type":"resource"},{"children":[{"count":72,"data":[1292,0,0,0,0],"debug":[[{"filename":"a.cl","line":506}]],"name":"64-bit Select","type":"resource"}],"data":[1292,0,0,0,0],"debug":[[{"filename":"a.cl","line":506}]],"name":"a.cl:506","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.71429,0,0,0,0],"debug":[[{"filename":"a.cl","line":508}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.71429,0,0,0,0],"debug":[[{"filename":"a.cl","line":508}]],"name":"a.cl:508","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.71429,0,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.71429,0,0,0,0],"debug":[[{"filename":"a.cl","line":509}]],"name":"a.cl:509","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[136,0,0,0,0],"debug":[[{"filename":"a.cl","line":560}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":560}]],"name":"Channel Read","type":"resource"}],"data":[137,0,0,0,0],"debug":[[{"filename":"a.cl","line":560}]],"name":"a.cl:560","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[272,0,0,0,0],"debug":[[{"filename":"a.cl","line":563}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":563}]],"name":"Channel Read","type":"resource"}],"data":[273,0,0,0,0],"debug":[[{"filename":"a.cl","line":563}]],"name":"a.cl:563","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[272,0,0,0,0],"debug":[[{"filename":"a.cl","line":573}]],"name":"64-bit Select","type":"resource"}],"data":[272,0,0,0,0],"debug":[[{"filename":"a.cl","line":573}]],"name":"a.cl:573","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[136,0,0,0,0],"debug":[[{"filename":"a.cl","line":592}]],"name":"64-bit Select","type":"resource"}],"data":[136,0,0,0,0],"debug":[[{"filename":"a.cl","line":592}]],"name":"a.cl:592","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"a.cl","line":613}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"a.cl","line":613}]],"name":"a.cl:613","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":617}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":617}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"a.cl","line":617}]],"name":"a.cl:617","replace_name":"true","type":"resource"},{"children":[{"count":36,"data":[1836,0,0,0,0],"debug":[[{"filename":"a.cl","line":626}]],"name":"64-bit Select","type":"resource"}],"data":[1836,0,0,0,0],"debug":[[{"filename":"a.cl","line":626}]],"name":"a.cl:626","replace_name":"true","type":"resource"},{"children":[{"count":576,"data":[576,0,0,0,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"1-bit And","type":"resource"},{"count":576,"data":[13536,0,0,0,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"32-bit Integer Add","type":"resource"},{"count":1152,"data":[1273,121,0,0,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"32-bit Integer Compare","type":"resource"},{"count":576,"data":[288,0,0,0,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"32-bit Or","type":"resource"},{"count":576,"data":[6624,0,0,0,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"32-bit Select","type":"resource"},{"count":288,"data":[4032,0,0,0,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"64-bit Integer Add","type":"resource"},{"count":1152,"data":[12384,32,0,0,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1440,"data":[40320,0,0,0,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"64-bit Or","type":"resource"},{"count":2304,"data":[87552,0,0,0,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"64-bit Select","type":"resource"},{"count":288,"data":[3456,0,0,0,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"64-bit Xor","type":"resource"},{"count":288,"data":[288,288,0,0,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"8-bit Integer Compare","type":"resource"},{"count":288,"data":[288,0,0,0,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"8-bit Or","type":"resource"},{"count":288,"data":[31392,0,0,1152,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"unsigned 64-bit x unsigned 64-bit to 108-bit Integer Multiply","type":"resource"}],"data":[202009,441,0,1152,0],"debug":[[{"filename":"a.cl","line":637}]],"name":"a.cl:637","replace_name":"true","type":"resource"},{"children":[{"count":144,"data":[2448,0,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"\'Count leading zeros\' Function Call","type":"resource"},{"count":792,"data":[792,261,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"1-bit And","type":"resource"},{"count":936,"data":[936,36,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"1-bit Or","type":"resource"},{"count":216,"data":[216,36,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"1-bit Select","type":"resource"},{"count":360,"data":[45,45,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"1-bit Xor","type":"resource"},{"count":432,"data":[11376,0,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"32-bit Integer Add","type":"resource"},{"count":2160,"data":[26136,1179,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"32-bit Integer Compare","type":"resource"},{"count":576,"data":[12096,0,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":720,"data":[864,0,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"32-bit Or","type":"resource"},{"count":2088,"data":[20232,2304,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"32-bit Select","type":"resource"},{"count":3168,"data":[10146,0,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"64-bit And","type":"resource"},{"count":432,"data":[24840,0,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"64-bit Integer Add","type":"resource"},{"count":1368,"data":[7632,396,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"64-bit Integer Compare","type":"resource"},{"count":288,"data":[13032,0,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"64-bit Or","type":"resource"},{"count":2016,"data":[59544,0,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"64-bit Select","type":"resource"},{"count":648,"data":[17928,0,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"64-bit Xor","type":"resource"}],"data":[208263,4257,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"a.cl:638","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.71429,0,0,0,0],"debug":[[{"filename":"a.cl","line":645}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.71429,0,0,0,0],"debug":[[{"filename":"a.cl","line":645}]],"name":"a.cl:645","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":657}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":657}]],"name":"a.cl:657","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":661}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":661}]],"name":"a.cl:661","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":662}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":662}]],"name":"a.cl:662","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":663}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":663}]],"name":"a.cl:663","replace_name":"true","type":"resource"},{"children":[{"count":36,"data":[1836,0,0,0,0],"debug":[[{"filename":"a.cl","line":664}]],"name":"64-bit Select","type":"resource"}],"data":[1836,0,0,0,0],"debug":[[{"filename":"a.cl","line":664}]],"name":"a.cl:664","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":687}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":687}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"a.cl","line":687}]],"name":"a.cl:687","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":688}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":688}]],"name":"a.cl:688","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":709}]],"name":"32-bit Integer Add","type":"resource"}],"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":709}]],"name":"a.cl:709","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":710}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":710}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1,0,0,0],"debug":[[{"filename":"a.cl","line":710}]],"name":"a.cl:710","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":714}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":714}]],"name":"a.cl:714","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.71429,0,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.71429,0,0,0,0],"debug":[[{"filename":"a.cl","line":737}]],"name":"a.cl:737","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":743}]],"name":"32-bit Integer Add","type":"resource"}],"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":743}]],"name":"a.cl:743","replace_name":"true","type":"resource"}],"compute_units":1,"data":[560211.999993,427929,283,1155,579],"debug":[[{"filename":"a.cl","line":505}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[560212,427929,283,1155,579],"total_percent":[83.8963,66.9232,25.0427,10.4313,76.087],"type":"function"},{"children":[{"data":[155,61,0,0,234],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_cycle_temp\' (a.cl:123)\\n - \'_139\' (a.cl:283)","type":"resource"},{"data":[56,544,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 64 and depth 1","type":"text"},{"text":"Register,\\n8 regs, 64 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_value_shreg\' (a.cl:120)\\n - \'_aFeeder_in_v_temp\' (a.cl:122)\\n - \'_50\' (a.cl:186)","type":"resource"},{"data":[1857,10185,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"72 registers of width 64 and depth 1","type":"text"},{"text":"Register,\\n72 regs, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aFeeder_channel_array\' (a.cl:119)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aFeeder_s0_outermost_loop\' (a.cl:142)","type":"resource"},{"data":[0,0,468,0,0],"details":[{"Additional information":[{"text":"Requested size 2097152 bytes, implemented size 2097152 bytes, stall-free, 9 reads and 9 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8, 9 into 16 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2048 words","Bank width":"512 bits","Implemented size":"2097152 bytes","Number of banks":"16 (banked on bits 6, 7, 8, 9)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2097152 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n2097152B requested,\\n2097152B implemented.","type":"brief"}],"name":"a.cl:124 (_aFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[1154,9222,0,0,233],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":8,"data":[128,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"16-bit Integer Add","type":"resource"},{"count":8,"data":[0,0,0,4,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.dot.product","type":"resource"}],"data":[1282,9222,0,4,233],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":139}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":139}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":139}]],"name":"a.cl:139","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"1-bit And","type":"resource"},{"count":22,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"4-bit Select","type":"resource"}],"data":[206,36,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"a.cl:142","type":"resource"},{"children":[{"count":1,"data":[448,89,0,0,0],"debug":[[{"filename":"a.cl","line":136}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[448,89,0,0,0],"debug":[[{"filename":"a.cl","line":136}]],"name":"a.cl:136","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"a.cl:138","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[17,0,0,0,0],"debug":[[{"filename":"a.cl","line":141}]],"name":"32-bit Integer Add","type":"resource"}],"data":[17,0,0,0,0],"debug":[[{"filename":"a.cl","line":141}]],"name":"a.cl:141","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[408,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"64-bit Select","type":"resource"}],"data":[408,0,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"a.cl:122","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":148}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":148}]],"name":"a.cl:148","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":157}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":157}]],"name":"a.cl:157","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":158}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":158}]],"name":"a.cl:158","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":161}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":161}]],"name":"a.cl:161","replace_name":"true","type":"resource"},{"children":[{"count":9,"data":[315,9,0,0,0],"debug":[[{"filename":"a.cl","line":198}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[315,9,0,0,0],"debug":[[{"filename":"a.cl","line":198}]],"name":"a.cl:198","replace_name":"true","type":"resource"},{"children":[{"count":9,"data":[144,0,0,0,0],"debug":[[{"filename":"a.cl","line":207}]],"name":"16-bit Integer Add","type":"resource"}],"data":[144,0,0,0,0],"debug":[[{"filename":"a.cl","line":207}]],"name":"a.cl:207","replace_name":"true","type":"resource"},{"children":[{"count":9,"data":[9,9,0,0,0],"debug":[[{"filename":"a.cl","line":209}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":209}]],"name":"16-bit Integer Add","type":"resource"},{"count":9,"data":[45,1,0,0,0],"debug":[[{"filename":"a.cl","line":209}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[62,10,0,0,0],"debug":[[{"filename":"a.cl","line":209}]],"name":"a.cl:209","replace_name":"true","type":"resource"},{"children":[{"count":9,"data":[1458,414,0,0,0],"debug":[[{"filename":"a.cl","line":224}]],"name":"16-bit Integer Divide","type":"resource"}],"data":[1458,414,0,0,0],"debug":[[{"filename":"a.cl","line":224}]],"name":"a.cl:224","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"16-bit Integer Add","type":"resource"}],"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"a.cl:225","replace_name":"true","type":"resource"},{"children":[{"count":9,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"1-bit And","type":"resource"},{"count":9,"data":[4.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"1-bit Or","type":"resource"},{"count":9,"data":[306,216,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"Store","type":"resource"}],"data":[319.5,216,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"a.cl:227","replace_name":"true","type":"resource"},{"children":[{"count":9,"data":[315,9,0,0,0],"debug":[[{"filename":"a.cl","line":239}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[315,9,0,0,0],"debug":[[{"filename":"a.cl","line":239}]],"name":"a.cl:239","replace_name":"true","type":"resource"},{"children":[{"count":9,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":241}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":241}]],"name":"a.cl:241","replace_name":"true","type":"resource"},{"children":[{"count":9,"data":[9,9,0,0,0],"debug":[[{"filename":"a.cl","line":242}]],"name":"1-bit And","type":"resource"}],"data":[9,9,0,0,0],"debug":[[{"filename":"a.cl","line":242}]],"name":"a.cl:242","replace_name":"true","type":"resource"},{"children":[{"count":9,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":258}]],"name":"1-bit And","type":"resource"},{"count":9,"data":[4.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":258}]],"name":"1-bit Or","type":"resource"},{"count":9,"data":[2394,4689,0,0,0],"debug":[[{"filename":"a.cl","line":258}]],"name":"Load","type":"resource"}],"data":[2407.5,4689,0,0,0],"debug":[[{"filename":"a.cl","line":258}]],"name":"a.cl:258","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"33-bit Select","type":"resource"},{"count":72,"data":[4205,2624,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"Channel Write","type":"resource"}],"data":[4235,2626,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"a.cl:278","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":283}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":283}]],"name":"a.cl:283","replace_name":"true","type":"resource"}],"compute_units":1,"data":[15010,30452,468,7,477],"debug":[[{"filename":"a.cl","line":119}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_aFeeder","total_kernel_resources":[15010,30452,468,7,477],"total_percent":[4.37965,2.87336,1.78207,17.2503,0.461133],"type":"function"},{"children":[{"data":[235,201,2,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:77)\\n - \'_16\' (a.cl:105)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_i\' (a.cl:80)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_j\' (a.cl:83)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_k\' (a.cl:86)","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii_iii\' (a.cl:88)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:77)","type":"resource"},{"children":[{"count":4,"data":[834,7529,2,0,15],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[847,7529,2,0,15],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,100,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[48,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[132,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[428,104,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"a.cl:80","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[81,2,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"a.cl:83","type":"resource"},{"children":[{"count":1,"data":[0,11,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"State","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Integer Add","type":"resource"}],"data":[11,11,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"a.cl:85","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":86}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":86}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":86}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":86}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":86}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":86}]],"name":"1-bit Or","type":"resource"}],"data":[81.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":86}]],"name":"a.cl:86","type":"resource"},{"children":[{"count":1,"data":[0,11,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"State","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"32-bit Integer Add","type":"resource"}],"data":[11,11,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"a.cl:93","type":"resource"},{"children":[{"count":1,"data":[0,22,0,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"State","type":"resource"},{"count":1,"data":[22,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[22,22,0,1.5,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"a.cl:94","type":"resource"},{"children":[{"count":1,"data":[448,89,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[448,89,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"a.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[63,0,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"33-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"name":"a.cl:77","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"2-bit Select","type":"resource"}],"data":[57.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":88}]],"name":"a.cl:88","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"32-bit Integer Add","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"a.cl:105","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"a.cl:95","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"a.cl:97","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"a.cl:99","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":100}]],"name":"a.cl:100","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":102}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":102}]],"name":"a.cl:102","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"a.cl:103","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10026,13313,23,10,33],"debug":[[{"filename":"a.cl","line":77}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":88}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[10026,13313,23,10,33],"total_percent":[1.91008,1.2507,0.779085,0.84777,0.658762],"type":"function"},{"children":[{"data":[115,61,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_cycle_temp\' (a.cl:336)\\n - \'_273\' (a.cl:495)","type":"resource"},{"data":[56,544,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 64 and depth 1","type":"text"},{"text":"Register,\\n8 regs, 64 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_value_shreg\' (a.cl:333)\\n - \'_bFeeder_in_v_temp\' (a.cl:335)\\n - \'_185\' (a.cl:399)","type":"resource"},{"data":[521,3337,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"32 registers of width 64 and depth 1","type":"text"},{"text":"Register,\\n32 regs, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bFeeder_channel_array\' (a.cl:332)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bFeeder_s0_outermost_loop\' (a.cl:355)","type":"resource"},{"data":[0,0,208,0,0],"details":[{"Additional information":[{"text":"Requested size 524288 bytes, implemented size 524288 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2048 words","Bank width":"512 bits","Implemented size":"524288 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"524288 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n524288B requested,\\n524288B implemented.","type":"brief"}],"name":"a.cl:337 (_bFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[278,4182,0,0,65],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[278,4182,0,0,65],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":352}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":352}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":352}]],"name":"a.cl:352","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":355}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":355}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":355}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":355}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":355}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":355}]],"name":"1-bit And","type":"resource"},{"count":12,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":355}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":355}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":355}]],"name":"4-bit Select","type":"resource"}],"data":[201,36,0,0,0],"debug":[[{"filename":"a.cl","line":355}]],"name":"a.cl:355","type":"resource"},{"children":[{"count":1,"data":[448,89,0,0,0],"debug":[[{"filename":"a.cl","line":349}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[448,89,0,0,0],"debug":[[{"filename":"a.cl","line":349}]],"name":"a.cl:349","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":351}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":351}]],"name":"a.cl:351","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[17,0,0,0,0],"debug":[[{"filename":"a.cl","line":354}]],"name":"32-bit Integer Add","type":"resource"}],"data":[17,0,0,0,0],"debug":[[{"filename":"a.cl","line":354}]],"name":"a.cl:354","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[408,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"64-bit Select","type":"resource"}],"data":[408,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"a.cl:335","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":361}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":361}]],"name":"a.cl:361","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":370}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":370}]],"name":"a.cl:370","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":371}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":371}]],"name":"a.cl:371","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":374}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":374}]],"name":"a.cl:374","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":411}]],"name":"a.cl:411","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":418}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":418}]],"name":"a.cl:418","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"a.cl","line":422}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":422}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"a.cl","line":422}]],"name":"a.cl:422","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":440}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":440}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"a.cl","line":440}]],"name":"Store","type":"resource"}],"data":[142,96,0,0,0],"debug":[[{"filename":"a.cl","line":440}]],"name":"a.cl:440","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":452}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":452}]],"name":"a.cl:452","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[24,0,0,0,0],"debug":[[{"filename":"a.cl","line":454}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[24,0,0,0,0],"debug":[[{"filename":"a.cl","line":454}]],"name":"a.cl:454","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"a.cl","line":455}]],"name":"1-bit And","type":"resource"}],"data":[4,4,0,0,0],"debug":[[{"filename":"a.cl","line":455}]],"name":"a.cl:455","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":470}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":470}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"a.cl","line":470}]],"name":"Load","type":"resource"}],"data":[1070,2084,0,0,0],"debug":[[{"filename":"a.cl","line":470}]],"name":"a.cl:470","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":490}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[1749,576,0,0,0],"debug":[[{"filename":"a.cl","line":490}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":490}]],"name":"Channel Write","type":"resource"}],"data":[1779,578,0,0,0],"debug":[[{"filename":"a.cl","line":490}]],"name":"a.cl:490","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"a.cl:495","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6699,13355,208,3,181],"debug":[[{"filename":"a.cl","line":332}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_bFeeder","total_kernel_resources":[6699,13355,208,3,181],"total_percent":[1.87662,1.20775,0.781543,7.66679,0.197628],"type":"function"},{"children":[{"data":[233,195,2,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:295)\\n - \'_151\' (a.cl:318)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:295)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_i\' (a.cl:298)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_j\' (a.cl:301)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_k\' (a.cl:304)","type":"resource"},{"data":[7,17,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 13 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 13 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_kk_jj_jjj\' (a.cl:306)","type":"resource"},{"children":[{"count":4,"data":[653,6964,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[666,6964,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,100,0,0,0],"debug":[[{"filename":"a.cl","line":298}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":298}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":298}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[48,0,0,0,0],"debug":[[{"filename":"a.cl","line":298}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[132,0,0,0,0],"debug":[[{"filename":"a.cl","line":298}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":298}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":298}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[428,104,0,0,0],"debug":[[{"filename":"a.cl","line":298}]],"name":"a.cl:298","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[81,2,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"a.cl:301","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"1-bit Or","type":"resource"}],"data":[81.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"a.cl:304","type":"resource"},{"children":[{"count":1,"data":[0,20,0,0,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"State","type":"resource"},{"count":1,"data":[20,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[20,20,0,1.5,0],"debug":[[{"filename":"a.cl","line":312}]],"name":"a.cl:312","type":"resource"},{"children":[{"count":1,"data":[448,89,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[448,89,0,0,0],"debug":[[{"filename":"a.cl","line":297}]],"name":"a.cl:297","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[63,0,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"33-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"a.cl:295","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"13-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"13-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"2-bit Select","type":"resource"}],"data":[54.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"a.cl:306","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"32-bit Integer Add","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"a.cl:318","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"a.cl:313","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":315}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":315}]],"name":"a.cl:315","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"a.cl:316","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9010,12556,19,1.5,18],"debug":[[{"filename":"a.cl","line":295}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":306}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_bLoader","total_kernel_resources":[9010,12556,19,1.5,18],"total_percent":[1.73166,1.09668,0.734785,0.700332,0.131752],"type":"function"},{"children":[{"data":[149,137,0,0,13],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:755)\\n - \'_392\' (a.cl:770)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:755)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:758)","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_iii_ii_jj\' (a.cl:763)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:761)","type":"resource"},{"children":[{"count":3,"data":[33,340,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[35,340,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"a.cl","line":758}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":758}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":758}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":758}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":758}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":758}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":758}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[312,70,0,0,0],"debug":[[{"filename":"a.cl","line":758}]],"name":"a.cl:758","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":761}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":761}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":761}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":761}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":761}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":761}]],"name":"1-bit Or","type":"resource"}],"data":[81.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":761}]],"name":"a.cl:761","type":"resource"},{"children":[{"count":1,"data":[448,89,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[448,89,0,0,0],"debug":[[{"filename":"a.cl","line":757}]],"name":"a.cl:757","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":755}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":755}]],"name":"a.cl:755","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":763}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":763}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":763}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"a.cl","line":763}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":763}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":763}]],"name":"2-bit Select","type":"resource"}],"data":[57.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":763}]],"name":"a.cl:763","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":765}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":765}]],"name":"a.cl:765","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[349,2436,0,0,31],"debug":[[{"filename":"a.cl","line":768}]],"name":"Store","type":"resource"}],"data":[349,2436,0,0,31],"debug":[[{"filename":"a.cl","line":768}]],"name":"a.cl:768","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":770}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":770}]],"name":"a.cl:770","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2892,5650,0,0,54],"debug":[[{"filename":"a.cl","line":755}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[2892,5650,0,0,54],"total_percent":[0.755141,0.464888,0.330641,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[612682.999993,539705,1282,1176.5,1342],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[747183,712157,1679,1177,1342],"total_percent":[122.122,90.5926,41.6759,61.8872,77.5362],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_aFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_aFeeder.B0", "details":[{"type":"table", "Latency":"17"}]}, {"type":"bb", "id":4, "name":"kernel_aFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"kernel_aFeeder.B2", "children":[{"type":"inst", "id":6, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":161}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"a.cl", "line":227}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"a.cl", "line":258}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Store", "debug":[[{"filename":"a.cl", "line":227}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"a.cl", "line":258}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Store", "debug":[[{"filename":"a.cl", "line":227}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"a.cl", "line":258}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Store", "debug":[[{"filename":"a.cl", "line":227}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"a.cl", "line":258}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"a.cl", "line":227}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"a.cl", "line":258}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"a.cl", "line":227}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"a.cl", "line":258}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Store", "debug":[[{"filename":"a.cl", "line":227}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"a.cl", "line":258}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"a.cl", "line":227}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"a.cl", "line":258}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"a.cl", "line":227}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"28", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"a.cl", "line":258}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"29", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":278}]], "details":[{"type":"table", "Width":"4608 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"36", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":28, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":142}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"29"}]}, {"type":"inst", "id":29, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"36", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"36", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":30, "name":"Local Memory", "children":[{"type":"memsys", "id":31, "name":"_aFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":124}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"2097152B requested\\n2097152B implemented"}], "Requested size":"2097152 bytes", "Implemented size":"2097152 bytes", "Number of banks":"16", "Bank width":"512 bits", "Bank depth":"2048 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":66, "name":"kernel_bFeeder", "children":[{"type":"bb", "id":67, "name":"kernel_bFeeder.B0", "details":[{"type":"table", "Latency":"17"}]}, {"type":"bb", "id":68, "name":"kernel_bFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":69, "name":"kernel_bFeeder.B2", "children":[{"type":"inst", "id":70, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":374}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":72, "name":"Store", "debug":[[{"filename":"a.cl", "line":440}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":73, "name":"Load", "debug":[[{"filename":"a.cl", "line":470}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"10", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":74, "name":"Store", "debug":[[{"filename":"a.cl", "line":440}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"11", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":75, "name":"Load", "debug":[[{"filename":"a.cl", "line":470}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":76, "name":"Store", "debug":[[{"filename":"a.cl", "line":440}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":77, "name":"Load", "debug":[[{"filename":"a.cl", "line":470}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":78, "name":"Store", "debug":[[{"filename":"a.cl", "line":440}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":79, "name":"Load", "debug":[[{"filename":"a.cl", "line":470}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":80, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":490}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"23", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":82, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":355}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"83"}]}, {"type":"inst", "id":83, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"23", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"23", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":84, "name":"Local Memory", "children":[{"type":"memsys", "id":85, "name":"_bFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":337}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"524288B requested\\n524288B implemented"}], "Requested size":"524288 bytes", "Implemented size":"524288 bytes", "Number of banks":"4", "Bank width":"512 bits", "Bank depth":"2048 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":98, "name":"kernel_Out", "children":[{"type":"bb", "id":99, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"16"}]}, {"type":"bb", "id":100, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"103"}]}, {"type":"bb", "id":101, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":102, "name":"kernel_Out.B3", "children":[{"type":"inst", "id":104, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":560}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"56", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":105, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":563}]], "details":[{"type":"table", "Width":"4608 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"56", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":106, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":714}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"113", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":108, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":528}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"109"}]}, {"type":"inst", "id":109, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"113", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"113", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":103, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":110, "name":"kernel_aLoader", "children":[{"type":"bb", "id":111, "name":"kernel_aLoader.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":112, "name":"kernel_aLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":113, "name":"kernel_aLoader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"114"}]}, {"type":"bb", "id":114, "name":"kernel_aLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":115, "name":"kernel_aLoader.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"117"}]}, {"type":"bb", "id":116, "name":"kernel_aLoader.B5", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"118"}]}, {"type":"bb", "id":117, "name":"kernel_aLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":118, "name":"kernel_aLoader.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":119, "name":"kernel_aLoader.B8", "children":[{"type":"inst", "id":120, "name":"Load", "debug":[[{"filename":"a.cl", "line":102}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"57", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":121, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":103}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"185", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":122, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":88}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"123"}]}, {"type":"inst", "id":123, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"185", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"185", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":125, "name":"kernel_bLoader", "children":[{"type":"bb", "id":126, "name":"kernel_bLoader.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":127, "name":"kernel_bLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":128, "name":"kernel_bLoader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"129"}]}, {"type":"bb", "id":129, "name":"kernel_bLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":130, "name":"kernel_bLoader.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"132"}]}, {"type":"bb", "id":131, "name":"kernel_bLoader.B5", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"133"}]}, {"type":"bb", "id":132, "name":"kernel_bLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":133, "name":"kernel_bLoader.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":134, "name":"kernel_bLoader.B8", "children":[{"type":"inst", "id":135, "name":"Load", "debug":[[{"filename":"a.cl", "line":315}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"56", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":136, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":316}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"184", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":137, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":306}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"138"}]}, {"type":"inst", "id":138, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"184", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"184", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":139, "name":"kernel_unloader", "children":[{"type":"bb", "id":140, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":141, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":142, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"144"}]}, {"type":"bb", "id":143, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"145"}]}, {"type":"bb", "id":144, "name":"kernel_unloader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":145, "name":"kernel_unloader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":146, "name":"kernel_unloader.B6", "children":[{"type":"inst", "id":147, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":765}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":148, "name":"Store", "debug":[[{"filename":"a.cl", "line":768}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":149, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":763}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"150"}]}, {"type":"inst", "id":150, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":124, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":107, "name":"_Out_channel", "debug":[[{"filename":"a.cl", "line":500}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":27, "name":"_aFeeder_channel", "debug":[[{"filename":"a.cl", "line":114}]], "details":[{"type":"table", "Width":"4608 bits", "Depth":"256"}]}, {"type":"channel", "id":7, "name":"_aLoader_channel", "debug":[[{"filename":"a.cl", "line":114}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":81, "name":"_bFeeder_channel", "debug":[[{"filename":"a.cl", "line":327}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":71, "name":"_bLoader_channel", "debug":[[{"filename":"a.cl", "line":327}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}], "links":[{"from":7, "to":6}, {"from":26, "to":27}, {"from":31, "to":9}, {"from":31, "to":11}, {"from":31, "to":13}, {"from":31, "to":15}, {"from":31, "to":17}, {"from":31, "to":19}, {"from":31, "to":21}, {"from":31, "to":23}, {"from":31, "to":25}, {"from":8, "to":31}, {"from":10, "to":31}, {"from":12, "to":31}, {"from":14, "to":31}, {"from":16, "to":31}, {"from":18, "to":31}, {"from":20, "to":31}, {"from":22, "to":31}, {"from":24, "to":31}, {"from":29, "to":4}, {"from":29, "to":28}, {"from":3, "to":28}, {"from":6, "to":29}, {"from":8, "to":29}, {"from":9, "to":29}, {"from":10, "to":29}, {"from":11, "to":29}, {"from":12, "to":29}, {"from":13, "to":29}, {"from":14, "to":29}, {"from":15, "to":29}, {"from":16, "to":29}, {"from":17, "to":29}, {"from":18, "to":29}, {"from":19, "to":29}, {"from":20, "to":29}, {"from":21, "to":29}, {"from":22, "to":29}, {"from":23, "to":29}, {"from":24, "to":29}, {"from":25, "to":29}, {"from":26, "to":29}, {"from":28, "to":6}, {"from":6, "to":8}, {"from":6, "to":9}, {"from":6, "to":10}, {"from":6, "to":11}, {"from":6, "to":12}, {"from":6, "to":13}, {"from":6, "to":14}, {"from":6, "to":15}, {"from":6, "to":16}, {"from":6, "to":17}, {"from":6, "to":18}, {"from":6, "to":19}, {"from":6, "to":20}, {"from":6, "to":21}, {"from":6, "to":22}, {"from":6, "to":23}, {"from":6, "to":24}, {"from":6, "to":25}, {"from":8, "to":26}, {"from":9, "to":26}, {"from":10, "to":26}, {"from":11, "to":26}, {"from":12, "to":26}, {"from":13, "to":26}, {"from":14, "to":26}, {"from":15, "to":26}, {"from":16, "to":26}, {"from":17, "to":26}, {"from":18, "to":26}, {"from":19, "to":26}, {"from":20, "to":26}, {"from":21, "to":26}, {"from":22, "to":26}, {"from":23, "to":26}, {"from":24, "to":26}, {"from":25, "to":26}, {"from":71, "to":70}, {"from":80, "to":81}, {"from":85, "to":73}, {"from":85, "to":75}, {"from":85, "to":77}, {"from":85, "to":79}, {"from":72, "to":85}, {"from":74, "to":85}, {"from":76, "to":85}, {"from":78, "to":85}, {"from":83, "to":68}, {"from":83, "to":82}, {"from":67, "to":82}, {"from":70, "to":83}, {"from":72, "to":83}, {"from":73, "to":83}, {"from":74, "to":83}, {"from":75, "to":83}, {"from":76, "to":83}, {"from":77, "to":83}, {"from":78, "to":83}, {"from":79, "to":83}, {"from":80, "to":83}, {"from":82, "to":70}, {"from":70, "to":72}, {"from":70, "to":73}, {"from":70, "to":74}, {"from":70, "to":75}, {"from":70, "to":76}, {"from":70, "to":77}, {"from":70, "to":78}, {"from":70, "to":79}, {"from":72, "to":80}, {"from":73, "to":80}, {"from":74, "to":80}, {"from":75, "to":80}, {"from":76, "to":80}, {"from":77, "to":80}, {"from":78, "to":80}, {"from":79, "to":80}, {"from":81, "to":104}, {"from":27, "to":105}, {"from":106, "to":107}, {"from":103, "to":100}, {"from":99, "to":100}, {"from":103, "to":101}, {"from":109, "to":108}, {"from":100, "to":108}, {"from":104, "to":109}, {"from":105, "to":109}, {"from":106, "to":109}, {"from":109, "to":103}, {"from":108, "to":104}, {"from":108, "to":105}, {"from":104, "to":106}, {"from":105, "to":106}, {"from":121, "to":7}, {"from":114, "to":112}, {"from":114, "to":113}, {"from":111, "to":113}, {"from":117, "to":114}, {"from":117, "to":115}, {"from":113, "to":115}, {"from":118, "to":116}, {"from":115, "to":116}, {"from":118, "to":117}, {"from":123, "to":118}, {"from":123, "to":122}, {"from":116, "to":122}, {"from":120, "to":123}, {"from":121, "to":123}, {"from":122, "to":120}, {"from":120, "to":121}, {"from":124, "to":120}, {"from":136, "to":71}, {"from":129, "to":127}, {"from":129, "to":128}, {"from":126, "to":128}, {"from":132, "to":129}, {"from":132, "to":130}, {"from":128, "to":130}, {"from":133, "to":131}, {"from":130, "to":131}, {"from":133, "to":132}, {"from":138, "to":133}, {"from":138, "to":137}, {"from":131, "to":137}, {"from":135, "to":138}, {"from":136, "to":138}, {"from":137, "to":135}, {"from":135, "to":136}, {"from":124, "to":135}, {"from":107, "to":147}, {"from":144, "to":141}, {"from":144, "to":142}, {"from":140, "to":142}, {"from":145, "to":143}, {"from":142, "to":143}, {"from":145, "to":144}, {"from":150, "to":145}, {"from":150, "to":149}, {"from":143, "to":149}, {"from":147, "to":150}, {"from":148, "to":150}, {"from":149, "to":147}, {"from":147, "to":148}, {"from":148, "to":124}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_aFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":114}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aFeeder.B2", "data":["Yes", "~1", "3"], "debug":[[{"filename":"a.cl", "line":142}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"161"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"278"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":165}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_bFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":327}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bFeeder.B2", "data":["Yes", "~1", "3"], "debug":[[{"filename":"a.cl", "line":355}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"374"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"490"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":378}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":500}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":526}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B3", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":528}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"560"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"563"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"714"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":531}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":534}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":539}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":568}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":571}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":632}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":653}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":695}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":700}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":718}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":721}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":724}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_aLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":71}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":80}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":83}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":86}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":88}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"102"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"103"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_bLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":289}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":298}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":301}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":304}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":306}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"315"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":750}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":758}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":761}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":763}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"765"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"768"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_aFeeder.B0":{"name":"kernel_aFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aFeeder.B1":{"name":"kernel_aFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aFeeder.B2":{"name":"kernel_aFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":36, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"142"}]}]}}, "kernel_bFeeder.B0":{"name":"kernel_bFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bFeeder.B1":{"name":"kernel_bFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bFeeder.B2":{"name":"kernel_bFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":23, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"355"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":16, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"526"}]}]}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":113, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"528"}]}]}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B0":{"name":"kernel_aLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B1":{"name":"kernel_aLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B2":{"name":"kernel_aLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"80"}]}]}}, "kernel_aLoader.B3":{"name":"kernel_aLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B4":{"name":"kernel_aLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"83"}]}]}}, "kernel_aLoader.B5":{"name":"kernel_aLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"86"}]}]}}, "kernel_aLoader.B6":{"name":"kernel_aLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B7":{"name":"kernel_aLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_aLoader.B8":{"name":"kernel_aLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":185, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"88"}]}]}}, "kernel_bLoader.B0":{"name":"kernel_bLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader.B1":{"name":"kernel_bLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader.B2":{"name":"kernel_bLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"298"}]}]}}, "kernel_bLoader.B3":{"name":"kernel_bLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_bLoader.B4":{"name":"kernel_bLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"301"}]}]}}, "kernel_bLoader.B5":{"name":"kernel_bLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"304"}]}]}}, "kernel_bLoader.B6":{"name":"kernel_bLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_bLoader.B7":{"name":"kernel_bLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_bLoader.B8":{"name":"kernel_bLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":184, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"306"}]}]}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"758"}]}]}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"761"}]}]}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"763"}]}]}}}, "functions":{"kernel_aFeeder":{"debug":[{"filename":"a.cl", "line":114}], "loop_hierachy":{"kernel_aFeeder__no_loop":["kernel_aFeeder.B0", "kernel_aFeeder.B1"], "kernel_aFeeder.B2":["kernel_aFeeder.B2"]}}, "kernel_bFeeder":{"debug":[{"filename":"a.cl", "line":327}], "loop_hierachy":{"kernel_bFeeder__no_loop":["kernel_bFeeder.B0", "kernel_bFeeder.B1"], "kernel_bFeeder.B2":["kernel_bFeeder.B2"]}}, "kernel_Out":{"debug":[{"filename":"a.cl", "line":500}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B2"], "kernel_Out.B1":["kernel_Out.B1", "kernel_Out.B3", "kernel_Out.B4"], "kernel_Out.B3":["kernel_Out.B3"]}}, "kernel_aLoader":{"debug":[{"filename":"a.cl", "line":71}], "loop_hierachy":{"kernel_aLoader__no_loop":["kernel_aLoader.B0", "kernel_aLoader.B1"], "kernel_aLoader.B2":["kernel_aLoader.B2", "kernel_aLoader.B4", "kernel_aLoader.B3"], "kernel_aLoader.B4":["kernel_aLoader.B4", "kernel_aLoader.B5", "kernel_aLoader.B6"], "kernel_aLoader.B5":["kernel_aLoader.B5", "kernel_aLoader.B8", "kernel_aLoader.B7"], "kernel_aLoader.B8":["kernel_aLoader.B8"]}}, "kernel_bLoader":{"debug":[{"filename":"a.cl", "line":289}], "loop_hierachy":{"kernel_bLoader__no_loop":["kernel_bLoader.B0", "kernel_bLoader.B1"], "kernel_bLoader.B2":["kernel_bLoader.B2", "kernel_bLoader.B4", "kernel_bLoader.B3"], "kernel_bLoader.B4":["kernel_bLoader.B4", "kernel_bLoader.B5", "kernel_bLoader.B6"], "kernel_bLoader.B5":["kernel_bLoader.B5", "kernel_bLoader.B8", "kernel_bLoader.B7"], "kernel_bLoader.B8":["kernel_bLoader.B8"]}}, "kernel_unloader":{"debug":[{"filename":"a.cl", "line":750}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B1"], "kernel_unloader.B2":["kernel_unloader.B2", "kernel_unloader.B3", "kernel_unloader.B4"], "kernel_unloader.B3":["kernel_unloader.B3", "kernel_unloader.B6", "kernel_unloader.B5"], "kernel_unloader.B6":["kernel_unloader.B6"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":500}]]}, {"name":"kernel_aFeeder", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":114}]]}, {"name":"kernel_aLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":71}]]}, {"name":"kernel_bFeeder", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":327}]]}, {"name":"kernel_bLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":289}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":750}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_Out", "data":[560212, 427929, 283, 1155, 579], "debug":[[{"filename":"a.cl", "line":500}]]}, {"name":"kernel_aFeeder", "data":[15010, 30452, 468, 7, 477], "debug":[[{"filename":"a.cl", "line":114}]]}, {"name":"kernel_aLoader", "data":[10026, 13313, 23, 10, 33], "debug":[[{"filename":"a.cl", "line":71}]]}, {"name":"kernel_bFeeder", "data":[6699, 13355, 208, 3, 181], "debug":[[{"filename":"a.cl", "line":327}]]}, {"name":"kernel_bLoader", "data":[9010, 12556, 19, 1.5, 18], "debug":[[{"filename":"a.cl", "line":289}]]}, {"name":"kernel_unloader", "data":[2892, 5650, 0, 0, 54], "debug":[[{"filename":"a.cl", "line":750}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[603849, 503255, 1001, 1176, 1342]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[8779, 12545, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 23838, 201, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[747183, 712157, 1679, 1176, 1342], "data_percent":[87.4512, 41.6759, 61.8872, 77.5362]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -profile -fpc -fp-relaxed -high-effort -board=pac_a10 -g a.cl -o a.aocx"],"name":"Command"},{"data":["Sat Sep 10 21:47:52 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/home/u166759/t2sp/t2s/tests/performance/gemm/a.cl","line":124}]],"details":["/home/u166759/t2sp/t2s/tests/performance/gemm/a.cl:124:59: warning: attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"],"name":"attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[221.00 ,442.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[256446.9 ,552929 ,999 ,1188 ,1196  ]  },  {"name":"kernel_Out","data":[228600.2 ,472074 ,283 ,1156 ,499]  },  {"name":"kernel_aFeeder","data":[12253.4 ,40432 ,468 ,12 ,466]  },  {"name":"kernel_aLoader","data":[4322.4 ,9400 ,22 ,14 ,19]  },  {"name":"kernel_bFeeder","data":[5673.8 ,18202 ,208 ,4 ,170]  },  {"name":"kernel_bLoader","data":[3594.3 ,8302 ,18 ,2 ,4]  },  {"name":"kernel_unloader","data":[2002.8 ,4519 ,0 ,0 ,38]  }]}}';
var fileJSON=[{"path":"/home/u166759/t2sp/t2s/tests/performance/gemm/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u166759/t2sp/t2s/tests/performance/gemm/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-cm-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012inline float2 conjugate(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012bool __attribute__ ((aligned(8))) s[8];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7;};\012} bool8;\012typedef union {\012bool __attribute__ ((aligned(4))) s[4];\012struct {bool s0,  s1,  s2,  s3;};\012} bool4;\012channel double8 _aLoader_channel __attribute__((depth(256))) ;\012typedef struct { double8 s[9]; } _aFeeder_channel_array_t;\012channel _aFeeder_channel_array_t _aFeeder_channel __attribute__((depth(256))) ;\012channel double8 _bLoader_channel __attribute__((depth(256))) ;\012typedef struct { double8 s[4]; } _bFeeder_channel_array_t;\012channel _bFeeder_channel_array_t _bFeeder_channel __attribute__((depth(256))) ;\012channel double4 _Out_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_aLoader\012#define __address_space__A_serializer_mem_channel __global\012__kernel void kernel_aLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__A_serializer_mem_channel const double *restrict _A_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _A_extent_1 / 288;\012 for (int _aLoader_s0_i = 0; _aLoader_s0_i < 0 + _0; _aLoader_s0_i++)\012 {\012  int _1 = _B_extent_0 >> 7;\012  for (int _aLoader_s0_j = 0; _aLoader_s0_j < 0 + _1; _aLoader_s0_j++)\012  {\012   int _2 = _A_extent_0 >> 8;\012   for (int _aLoader_s0_k = 0; _aLoader_s0_k < 0 + _2; _aLoader_s0_k++)\012   {\012    for (int _aLoader_s0_kk_ii_iii = 0; _aLoader_s0_kk_ii_iii < 0 + 9216; _aLoader_s0_kk_ii_iii++)\012    {\012     int _3 = _addr_temp;\012     int _4 = _B_extent_0 >> 7;\012     int _5 = _A_extent_0 >> 8;\012     int _6 = _4 * _5;\012     int _7 = _6 * 9216;\012     int _8 = _3 / _7;\012     int _9 = _8 * _5;\012     int _10 = _9 * 9216;\012     int _11 = _5 * 9216;\012     int _12 = _3 % _11;\012     int _13 = _10 + _12;\012     int _14 = _13 * 8;\012     double8 _15 = vload8(0, (__address_space__A_serializer_mem_channel double*)_A_serializer_mem_channel + _14);\012     write_channel_intel(_aLoader_channel, _15);\012     (void)_15;\012     int _16 = _3 + 1;\012     _addr_temp = _16;\012    } // for _aLoader_s0_kk_ii_iii\012   } // for _aLoader_s0_k\012  } // for _aLoader_s0_j\012 } // for _aLoader_s0_i\012} // kernel kernel_aLoader\012#undef __address_space__A_serializer_mem_channel\012// Address spaces for kernel_aFeeder\012__kernel void kernel_aFeeder(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 _aFeeder_channel_array_t _aFeeder_channel_array;\012 double8 _aFeeder_value_shreg;\012 uint _aFeeder_time_stamp_shreg;\012 double8 _aFeeder_in_v_temp;\012 uint _aFeeder_cycle_temp;\012 double8 __attribute__((memory, numbanks(16), singlepump, numwriteports(1), numreadports(1))) _aFeeder_DB_0_ibuffer[2][32][32][16];\012 #pragma unroll\012 for (int _aFeeder_s0_jjj_init = 0; _aFeeder_s0_jjj_init < 0 + 4; _aFeeder_s0_jjj_init++)\012 {\012  bool _17 = _aFeeder_s0_jjj_init == 0;\012  if (_17)\012  {\012   uint _18 = (uint)(ADD_UINT64_T_SUFFIX(23552));\012   _aFeeder_cycle_temp = _18;\012  } // if _17\012 } // for _aFeeder_s0_jjj_init\012 int _19 = _A_extent_0 >> 8;\012 int _20 = _A_extent_1 / 288;\012 int _21 = _B_extent_0 >> 7;\012 int _22 = _20 * _21;\012 int _23 = _19 * _22;\012 int _24 = _23 * 32768;\012 int _25 = _24 + 32768;\012 for (int _aFeeder_s0_outermost_loop = 0; _aFeeder_s0_outermost_loop < 0 + _25; _aFeeder_s0_outermost_loop++)\012 {\012  uint _26 = (uint)(ADD_UINT64_T_SUFFIX(23552));\012  uint _27 = _aFeeder_cycle_temp;\012  uint _28 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012  uint _29 = _27 & _28;\012  bool _30 = _26 <= _29;\012  uint _31 = (uint)(ADD_UINT64_T_SUFFIX(15));\012  uint _32 = _27 >> _31;\012  int _33 = (int)(_32);\012  int _34 = _A_extent_0 >> 8;\012  int _35 = _A_extent_1 / 288;\012  int _36 = _B_extent_0 >> 7;\012  int _37 = _35 * _36;\012  int _38 = _34 * _37;\012  bool _39 = _33 < _38;\012  bool _40 = _30 && _39;\012  if (_40)\012  {\012   double8 __41 = read_channel_intel(_aLoader_channel);\012   _aFeeder_in_v_temp = __41;\012  } // if _40\012  #pragma unroll\012  for (int _aFeeder_s0_buf = 0; _aFeeder_s0_buf < 0 + 9; _aFeeder_s0_buf++)\012  {\012   bool _42 = _aFeeder_s0_buf == 0;\012   if (_42)\012   {\012    double8 _43 = _aFeeder_in_v_temp;\012    _aFeeder_value_shreg = _43;\012    (void)_43;\012    uint _44 = _aFeeder_cycle_temp;\012    _aFeeder_time_stamp_shreg = _44;\012    (void)_44;\012   } // if _42\012   else\012   {\012    double8 _46 = _aFeeder_value_shreg;\012    _aFeeder_value_shreg = _46;\012    (void)_46;\012    uint _48 = _aFeeder_time_stamp_shreg;\012    _aFeeder_time_stamp_shreg = _48;\012    (void)_48;\012   } // if _42 else\012   double8 _50 = _aFeeder_value_shreg;\012   double8 _51 = __fpga_reg(__fpga_reg(_50));\012   _aFeeder_value_shreg = _51;\012   (void)_51;\012   uint _53 = _aFeeder_time_stamp_shreg;\012   uint _54 = __fpga_reg(__fpga_reg(_53));\012   _aFeeder_time_stamp_shreg = _54;\012   (void)_54;\012   uint _55 = (uint)(ADD_UINT64_T_SUFFIX(23552));\012   uint _57 = _aFeeder_time_stamp_shreg;\012   uint _58 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012   uint _59 = _57 & _58;\012   bool _60 = _55 <= _59;\012   if (_60)\012   {\012    uint _62 = _aFeeder_time_stamp_shreg;\012    uint _63 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012    uint _64 = _62 & _63;\012    uint _65 = (uint)(ADD_UINT64_T_SUFFIX(23552));\012    uint _66 = _64 - _65;\012    uint _67 = (uint)(ADD_UINT64_T_SUFFIX(9));\012    uint _68 = _66 % _67;\012    int _69 = (int)(_68);\012    bool _70 = _aFeeder_s0_buf == _69;\012    if (_70)\012    {\012     double8 _72 = _aFeeder_value_shreg;\012     uint _74 = _aFeeder_time_stamp_shreg;\012     uint _75 = (uint)(ADD_UINT64_T_SUFFIX(15));\012     uint _76 = _74 >> _75;\012     uint _77 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _78 = _76 & _77;\012     bool _79 = (bool)(_78);\012     uint _81 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012     uint _82 = _74 & _81;\012     uint _83 = (uint)(ADD_UINT64_T_SUFFIX(23552));\012     uint _84 = _82 - _83;\012     int _85 = (int)(_84);\012     int _86 = _85 / 288;\012     int _88 = _85 / 9;\012     int _89 = _88 & 31;\012     _aFeeder_DB_0_ibuffer[_79][_86][_89][_aFeeder_s0_buf] = _72;\012    } // if _70\012   } // if _60\012   uint _91 = _aFeeder_time_stamp_shreg;\012   uint _92 = (uint)(ADD_UINT64_T_SUFFIX(15));\012   uint _93 = _91 >> _92;\012   int _94 = (int)(_93);\012   int _95 = _A_extent_0 >> 8;\012   int _96 = _A_extent_1 / 288;\012   int _97 = _B_extent_0 >> 7;\012   int _98 = _96 * _97;\012   int _99 = _95 * _98;\012   bool _100 = _94 <= _99;\012   uint _101 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   bool _103 = _101 < _93;\012   bool _104 = _100 && _103;\012   if (_104)\012   {\012    uint _106 = _aFeeder_time_stamp_shreg;\012    uint _107 = (uint)(ADD_UINT64_T_SUFFIX(15));\012    uint _108 = _106 >> _107;\012    uint _109 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _110 = _108 & _109;\012    bool _111 = (bool)(_110);\012    bool _112 = !(_111);\012    uint _114 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012    uint _115 = _106 & _114;\012    int _116 = (int)(_115);\012    int _117 = _116 >> 10;\012    int _119 = _116 >> 5;\012    int _120 = _119 & 31;\012    double8 _121 = _aFeeder_DB_0_ibuffer[_112][_117][_120][_aFeeder_s0_buf];\012    _aFeeder_channel_array.s[_aFeeder_s0_buf] = _121;\012    (void)_aFeeder_s0_buf;\012   } // if _104\012  } // for _aFeeder_s0_buf\012  uint _123 = _aFeeder_time_stamp_shreg;\012  uint _124 = (uint)(ADD_UINT64_T_SUFFIX(15));\012  uint _125 = _123 >> _124;\012  int _126 = (int)(_125);\012  int _127 = _A_extent_0 >> 8;\012  int _128 = _A_extent_1 / 288;\012  int _129 = _B_extent_0 >> 7;\012  int _130 = _128 * _129;\012  int _131 = _127 * _130;\012  bool _132 = _126 <= _131;\012  uint _133 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  bool _135 = _133 < _125;\012  bool _136 = _132 && _135;\012  if (_136)\012  {\012   write_channel_intel(_aFeeder_channel, _aFeeder_channel_array);\012   (void)_aFeeder_channel_array;\012  } // if _136\012  uint _137 = _aFeeder_cycle_temp;\012  uint _138 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _139 = _137 + _138;\012  _aFeeder_cycle_temp = _139;\012 } // for _aFeeder_s0_outermost_loop\012} // kernel kernel_aFeeder\012// Address spaces for kernel_bLoader\012#define __address_space__B_serializer_mem_channel __global\012__kernel void kernel_bLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__B_serializer_mem_channel const double *restrict _B_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _140 = _A_extent_1 / 288;\012 for (int _bLoader_s0_i = 0; _bLoader_s0_i < 0 + _140; _bLoader_s0_i++)\012 {\012  int _141 = _B_extent_0 >> 7;\012  for (int _bLoader_s0_j = 0; _bLoader_s0_j < 0 + _141; _bLoader_s0_j++)\012  {\012   int _142 = _A_extent_0 >> 8;\012   for (int _bLoader_s0_k = 0; _bLoader_s0_k < 0 + _142; _bLoader_s0_k++)\012   {\012    for (int _bLoader_s0_kk_jj_jjj = 0; _bLoader_s0_kk_jj_jjj < 0 + 4096; _bLoader_s0_kk_jj_jjj++)\012    {\012     int _143 = _addr_temp;\012     int _144 = _B_extent_0 >> 7;\012     int _145 = _A_extent_0 >> 8;\012     int _146 = _144 * _145;\012     int _147 = _146 * 4096;\012     int _148 = _143 % _147;\012     int _149 = _148 * 8;\012     double8 _150 = vload8(0, (__address_space__B_serializer_mem_channel double*)_B_serializer_mem_channel + _149);\012     write_channel_intel(_bLoader_channel, _150);\012     (void)_150;\012     int _151 = _143 + 1;\012     _addr_temp = _151;\012    } // for _bLoader_s0_kk_jj_jjj\012   } // for _bLoader_s0_k\012  } // for _bLoader_s0_j\012 } // for _bLoader_s0_i\012} // kernel kernel_bLoader\012#undef __address_space__B_serializer_mem_channel\012// Address spaces for kernel_bFeeder\012__kernel void kernel_bFeeder(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 _bFeeder_channel_array_t _bFeeder_channel_array;\012 double8 _bFeeder_value_shreg;\012 uint _bFeeder_time_stamp_shreg;\012 double8 _bFeeder_in_v_temp;\012 uint _bFeeder_cycle_temp;\012 double8 __attribute__((memory, numbanks(4), singlepump, numwriteports(1), numreadports(1))) _bFeeder_DB_0_ibuffer[2][32][32][4];\012 #pragma unroll\012 for (int _bFeeder_s0_iii_init = 0; _bFeeder_s0_iii_init < 0 + 9; _bFeeder_s0_iii_init++)\012 {\012  bool _152 = _bFeeder_s0_iii_init == 0;\012  if (_152)\012  {\012   uint _153 = (uint)(ADD_UINT64_T_SUFFIX(28672));\012   _bFeeder_cycle_temp = _153;\012  } // if _152\012 } // for _bFeeder_s0_iii_init\012 int _154 = _A_extent_0 >> 8;\012 int _155 = _A_extent_1 / 288;\012 int _156 = _B_extent_0 >> 7;\012 int _157 = _155 * _156;\012 int _158 = _154 * _157;\012 int _159 = _158 * 32768;\012 int _160 = _159 + 32768;\012 for (int _bFeeder_s0_outermost_loop = 0; _bFeeder_s0_outermost_loop < 0 + _160; _bFeeder_s0_outermost_loop++)\012 {\012  uint _161 = (uint)(ADD_UINT64_T_SUFFIX(28672));\012  uint _162 = _bFeeder_cycle_temp;\012  uint _163 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012  uint _164 = _162 & _163;\012  bool _165 = _161 <= _164;\012  uint _166 = (uint)(ADD_UINT64_T_SUFFIX(15));\012  uint _167 = _162 >> _166;\012  int _168 = (int)(_167);\012  int _169 = _A_extent_0 >> 8;\012  int _170 = _A_extent_1 / 288;\012  int _171 = _B_extent_0 >> 7;\012  int _172 = _170 * _171;\012  int _173 = _169 * _172;\012  bool _174 = _168 < _173;\012  bool _175 = _165 && _174;\012  if (_175)\012  {\012   double8 __176 = read_channel_intel(_bLoader_channel);\012   _bFeeder_in_v_temp = __176;\012  } // if _175\012  #pragma unroll\012  for (int _bFeeder_s0_buf = 0; _bFeeder_s0_buf < 0 + 4; _bFeeder_s0_buf++)\012  {\012   bool _177 = _bFeeder_s0_buf == 0;\012   if (_177)\012   {\012    double8 _178 = _bFeeder_in_v_temp;\012    _bFeeder_value_shreg = _178;\012    (void)_178;\012    uint _179 = _bFeeder_cycle_temp;\012    _bFeeder_time_stamp_shreg = _179;\012    (void)_179;\012   } // if _177\012   else\012   {\012    double8 _181 = _bFeeder_value_shreg;\012    _bFeeder_value_shreg = _181;\012    (void)_181;\012    uint _183 = _bFeeder_time_stamp_shreg;\012    _bFeeder_time_stamp_shreg = _183;\012    (void)_183;\012   } // if _177 else\012   double8 _185 = _bFeeder_value_shreg;\012   double8 _186 = __fpga_reg(__fpga_reg(_185));\012   _bFeeder_value_shreg = _186;\012   (void)_186;\012   uint _188 = _bFeeder_time_stamp_shreg;\012   uint _189 = __fpga_reg(__fpga_reg(_188));\012   _bFeeder_time_stamp_shreg = _189;\012   (void)_189;\012   uint _190 = (uint)(ADD_UINT64_T_SUFFIX(28672));\012   uint _192 = _bFeeder_time_stamp_shreg;\012   uint _193 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012   uint _194 = _192 & _193;\012   bool _195 = _190 <= _194;\012   if (_195)\012   {\012    uint _197 = _bFeeder_time_stamp_shreg;\012    uint _198 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012    uint _199 = _197 & _198;\012    uint _200 = (uint)(ADD_UINT64_T_SUFFIX(28672));\012    uint _201 = _199 - _200;\012    uint _202 = (uint)(ADD_UINT64_T_SUFFIX(3));\012    uint _203 = _201 & _202;\012    int _204 = (int)(_203);\012    bool _205 = _bFeeder_s0_buf == _204;\012    if (_205)\012    {\012     double8 _207 = _bFeeder_value_shreg;\012     uint _209 = _bFeeder_time_stamp_shreg;\012     uint _210 = (uint)(ADD_UINT64_T_SUFFIX(15));\012     uint _211 = _209 >> _210;\012     uint _212 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _213 = _211 & _212;\012     bool _214 = (bool)(_213);\012     uint _216 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012     uint _217 = _209 & _216;\012     uint _218 = (uint)(ADD_UINT64_T_SUFFIX(28672));\012     uint _219 = _217 - _218;\012     int _220 = (int)(_219);\012     int _221 = _220 >> 7;\012     int _223 = _220 >> 2;\012     int _224 = _223 & 31;\012     _bFeeder_DB_0_ibuffer[_214][_221][_224][_bFeeder_s0_buf] = _207;\012    } // if _205\012   } // if _195\012   uint _226 = _bFeeder_time_stamp_shreg;\012   uint _227 = (uint)(ADD_UINT64_T_SUFFIX(15));\012   uint _228 = _226 >> _227;\012   int _229 = (int)(_228);\012   int _230 = _A_extent_0 >> 8;\012   int _231 = _A_extent_1 / 288;\012   int _232 = _B_extent_0 >> 7;\012   int _233 = _231 * _232;\012   int _234 = _230 * _233;\012   bool _235 = _229 <= _234;\012   uint _236 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   bool _238 = _236 < _228;\012   bool _239 = _235 && _238;\012   if (_239)\012   {\012    uint _241 = _bFeeder_time_stamp_shreg;\012    uint _242 = (uint)(ADD_UINT64_T_SUFFIX(15));\012    uint _243 = _241 >> _242;\012    uint _244 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _245 = _243 & _244;\012    bool _246 = (bool)(_245);\012    bool _247 = !(_246);\012    uint _249 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012    uint _250 = _241 & _249;\012    int _251 = (int)(_250);\012    int _252 = _251 >> 10;\012    int _254 = _251 & 31;\012    double8 _255 = _bFeeder_DB_0_ibuffer[_247][_252][_254][_bFeeder_s0_buf];\012    _bFeeder_channel_array.s[_bFeeder_s0_buf] = _255;\012    (void)_bFeeder_s0_buf;\012   } // if _239\012  } // for _bFeeder_s0_buf\012  uint _257 = _bFeeder_time_stamp_shreg;\012  uint _258 = (uint)(ADD_UINT64_T_SUFFIX(15));\012  uint _259 = _257 >> _258;\012  int _260 = (int)(_259);\012  int _261 = _A_extent_0 >> 8;\012  int _262 = _A_extent_1 / 288;\012  int _263 = _B_extent_0 >> 7;\012  int _264 = _262 * _263;\012  int _265 = _261 * _264;\012  bool _266 = _260 <= _265;\012  uint _267 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  bool _269 = _267 < _259;\012  bool _270 = _266 && _269;\012  if (_270)\012  {\012   write_channel_intel(_bFeeder_channel, _bFeeder_channel_array);\012   (void)_bFeeder_channel_array;\012  } // if _270\012  uint _271 = _bFeeder_cycle_temp;\012  uint _272 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _273 = _271 + _272;\012  _bFeeder_cycle_temp = _273;\012 } // for _bFeeder_s0_outermost_loop\012} // kernel kernel_bFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 _bFeeder_channel_array_t _bFeeder_channel_array;\012 _aFeeder_channel_array_t _aFeeder_channel_array;\012 // produce Z\012 double _Z_shreg[1024][4][9];\012 double _Z_pipe_shreg[4][8193];\012 // produce Y\012 double8 _Y_shreg[4];\012 double _Z_temp[4][9];\012 // produce X\012 double8 _X_shreg[9];\012 double _Z_shreg_temp;\012 int _Z_pipe_iter_temp;\012 int _Z_pipe_base_temp;\012 _Z_pipe_iter_temp = 9216;\012 _Z_pipe_base_temp = 0;\012 int _274 = _A_extent_0 >> 8;\012 int _275 = _A_extent_1 / 288;\012 int _276 = _B_extent_0 >> 7;\012 int _277 = _275 * _276;\012 int _278 = _274 * _277;\012 int _279 = _278 + 1;\012 for (int _X_s0_i_j_k = 0; _X_s0_i_j_k < 0 + _279; _X_s0_i_j_k++)\012 {\012  for (int _X_s0_kk_ii_jj = 0; _X_s0_kk_ii_jj < 0 + 32768; _X_s0_kk_ii_jj++)\012  {\012   #pragma unroll\012   for (int _dummy__1_s0_iii = 0; _dummy__1_s0_iii < 0 + 9; _dummy__1_s0_iii++)\012   {\012    #pragma unroll\012    for (int _dummy_s0_jjj = 0; _dummy_s0_jjj < 0 + 4; _dummy_s0_jjj++)\012    {\012     double _281 = _Z_shreg[1023][_dummy_s0_jjj][_dummy__1_s0_iii];\012     _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii] = _281;\012     #pragma unroll\012     for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 1023; _dummy__2_s0_l1++)\012     {\012      int _282 = 1023 - _dummy__2_s0_l1;\012      int _283 = 1022 - _dummy__2_s0_l1;\012      double _285 = _Z_shreg[_283][_dummy_s0_jjj][_dummy__1_s0_iii];\012      _Z_shreg[_282][_dummy_s0_jjj][_dummy__1_s0_iii] = _285;\012      (void)_285;\012     } // for _dummy__2_s0_l1\012     double _286 = _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii];\012     _Z_shreg[0][_dummy_s0_jjj][_dummy__1_s0_iii] = _286;\012     (void)_286;\012    } // for _dummy_s0_jjj\012   } // for _dummy__1_s0_iii\012   int _287 = _A_extent_0 >> 8;\012   int _288 = _A_extent_1 / 288;\012   int _289 = _B_extent_0 >> 7;\012   int _290 = _288 * _289;\012   int _291 = _287 * _290;\012   bool _292 = _X_s0_i_j_k < _291;\012   if (_292)\012   {\012    _bFeeder_channel_array_t __293 = read_channel_intel(_bFeeder_channel);\012    _bFeeder_channel_array = __293;\012    (void)__293;\012    _aFeeder_channel_array_t __294 = read_channel_intel(_aFeeder_channel);\012    _aFeeder_channel_array = __294;\012    (void)__294;\012   } // if _292\012   #pragma unroll\012   for (int _X_s0_iii = 0; _X_s0_iii < 0 + 9; _X_s0_iii++)\012   {\012    #pragma unroll\012    for (int _X_s0_jjj = 0; _X_s0_jjj < 0 + 4; _X_s0_jjj++)\012    {\012     double8 _295;\012     bool _296 = _X_s0_jjj == 0;\012     if (_296)\012     {\012      double8 __297 = _aFeeder_channel_array.s[_X_s0_iii];\012      _295 = __297;\012     } // if _296\012     else\012     {\012      double8 _299 = _X_shreg[_X_s0_iii];\012      _295 = _299;\012     } // if _296 else\012     double8 _300 = _295;\012     _X_shreg[_X_s0_iii] = _300;\012     (void)_300;\012     double8 _302 = _X_shreg[_X_s0_iii];\012     double8 _303 = __fpga_reg(__fpga_reg(_302));\012     _X_shreg[_X_s0_iii] = _303;\012     (void)_303;\012     double8 _304;\012     bool _305 = _X_s0_iii == 0;\012     if (_305)\012     {\012      double8 __306 = _bFeeder_channel_array.s[_X_s0_jjj];\012      _304 = __306;\012     } // if _305\012     else\012     {\012      double8 _308 = _Y_shreg[_X_s0_jjj];\012      _304 = _308;\012     } // if _305 else\012     double8 _309 = _304;\012     _Y_shreg[_X_s0_jjj] = _309;\012     (void)_309;\012     double8 _311 = _Y_shreg[_X_s0_jjj];\012     double8 _312 = __fpga_reg(__fpga_reg(_311));\012     _Y_shreg[_X_s0_jjj] = _312;\012     (void)_312;\012     double _313;\012     int _314 = _A_extent_0 >> 8;\012     int _315 = _X_s0_i_j_k % _314;\012     bool _316 = _315 == 0;\012     int _317 = _X_s0_kk_ii_jj >> 10;\012     bool _318 = _317 == 0;\012     bool _319 = _316 && _318;\012     if (_319)\012     {\012      double _320 = (double) float_from_bits(0 /* 0 */);\012      _313 = _320;\012     } // if _319\012     else\012     {\012      double _322 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012      double _323 = __fpga_reg(_322);\012      _313 = _323;\012     } // if _319 else\012     double _324 = _313;\012     _Z_shreg_temp = _324;\012     #pragma unroll\012     for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 8; _X_s0_kkk++)\012     {\012      double _325 = _Z_shreg_temp;\012      double _327 = _X_shreg[_X_s0_iii][_X_s0_kkk];\012      double _329 = _Y_shreg[_X_s0_jjj][_X_s0_kkk];\012      double _330 = _327 * _329;\012      double _331 = _325 + _330;\012      _Z_shreg_temp = _331;\012      int _332 = _X_s0_kkk & 3;\012      bool _333 = _332 == 3;\012      if (_333)\012      {\012       double _334 = _Z_shreg_temp;\012       double _335 = __fpga_reg(_334);\012       _Z_shreg_temp = _335;\012      } // if _333\012     } // for _X_s0_kkk\012     double _336 = _Z_shreg_temp;\012     _Z_shreg[0][_X_s0_jjj][_X_s0_iii] = _336;\012     (void)_336;\012     #pragma unroll\012     for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 8; _X_s0_kkk++)\012     {\012      bool _337 = _X_s0_kkk == 7;\012      int _338 = _X_s0_kk_ii_jj >> 10;\012      bool _339 = _338 == 31;\012      bool _340 = _337 && _339;\012      int _341 = _A_extent_0 >> 8;\012      int _342 = _X_s0_i_j_k % _341;\012      int _343 = _341 + -1;\012      bool _344 = _342 == _343;\012      bool _345 = _340 && _344;\012      if (_345)\012      {\012       int _346 = _X_s0_iii * 1024;\012       double _348 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012       _Z_pipe_shreg[_X_s0_jjj][_346] = _348;\012       (void)_348;\012      } // if _345\012     } // for _X_s0_kkk\012    } // for _X_s0_jjj\012   } // for _X_s0_iii\012   int _349 = _X_s0_kk_ii_jj & 31;\012   bool _350 = _349 == 0;\012   int _351 = _X_s0_kk_ii_jj & 1023;\012   int _352 = _351 >> 5;\012   bool _353 = _352 == 0;\012   bool _354 = _350 && _353;\012   int _355 = _A_extent_0 >> 8;\012   int _356 = _X_s0_i_j_k % _355;\012   int _357 = _355 + -1;\012   bool _358 = _356 == _357;\012   bool _359 = _354 && _358;\012   int _360 = _X_s0_kk_ii_jj >> 10;\012   bool _361 = _360 == 31;\012   bool _362 = _359 && _361;\012   if (_362)\012   {\012    int _363 = _Z_pipe_iter_temp;\012    _Z_pipe_base_temp = _363;\012   } // if _362\012   double4 _Out_channel_temp;\012   #pragma unroll\012   for (int _Z_pipe_b__14 = 0; _Z_pipe_b__14 < 0 + 4; _Z_pipe_b__14++)\012   {\012    double _365 = _Z_pipe_shreg[_Z_pipe_b__14][0];\012    _Out_channel_temp[_Z_pipe_b__14] = _365;\012    #pragma unroll\012    for (int _Z_pipe_b__14_dummy = 0; _Z_pipe_b__14_dummy < 0 + 4; _Z_pipe_b__14_dummy++)\012    {\012     double _366 = _Out_channel_temp[_Z_pipe_b__14_dummy];\012     double _367 = __fpga_reg(__fpga_reg(_366));\012     _Out_channel_temp[_Z_pipe_b__14_dummy] = _367;\012    } // for _Z_pipe_b__14_dummy\012   } // for _Z_pipe_b__14\012   int _368 = _Z_pipe_iter_temp;\012   int _369 = _Z_pipe_base_temp;\012   int _370 = _369 + 9216;\012   bool _371 = _368 < _370;\012   if (_371)\012   {\012    double4 _372 = _Out_channel_temp;\012    write_channel_intel(_Out_channel, _372);\012    (void)_372;\012   } // if _371\012   #pragma unroll\012   for (int _Z_pipe_b__15 = 0; _Z_pipe_b__15 < 0 + 4; _Z_pipe_b__15++)\012   {\012    #pragma unroll\012    for (int _Z_pipe_p__7 = 0; _Z_pipe_p__7 < 0 + 8; _Z_pipe_p__7++)\012    {\012     #pragma unroll\012     for (int _Z_pipe_l__7 = 0; _Z_pipe_l__7 < 0 + 1023; _Z_pipe_l__7++)\012     {\012      int _373 = _Z_pipe_p__7 * 1024;\012      int _374 = _373 + _Z_pipe_l__7;\012      int _375 = _374 + 1;\012      double _377 = _Z_pipe_shreg[_Z_pipe_b__15][_375];\012      _Z_pipe_shreg[_Z_pipe_b__15][_374] = _377;\012      (void)_377;\012     } // for _Z_pipe_l__7\012     int _378 = _Z_pipe_p__7 * 1024;\012     int _379 = _378 + 1023;\012     int _380 = _378 + 1024;\012     double _382 = _Z_pipe_shreg[_Z_pipe_b__15][_380];\012     double _383 = __fpga_reg(__fpga_reg(_382));\012     _Z_pipe_shreg[_Z_pipe_b__15][_379] = _383;\012     (void)_383;\012    } // for _Z_pipe_p__7\012   } // for _Z_pipe_b__15\012   int _384 = _Z_pipe_iter_temp;\012   int _385 = _384 + 1;\012   _Z_pipe_iter_temp = _385;\012  } // for _X_s0_kk_ii_jj\012 } // for _X_s0_i_j_k\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__unloader_mem_channel double *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _386 = _A_extent_1 / 288;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _386; _unloader_s0_i++)\012 {\012  int _387 = _B_extent_0 >> 7;\012  for (int _unloader_s0_j = 0; _unloader_s0_j < 0 + _387; _unloader_s0_j++)\012  {\012   for (int _unloader_s0_iii_ii_jj = 0; _unloader_s0_iii_ii_jj < 0 + 9216; _unloader_s0_iii_ii_jj++)\012   {\012    double4 __388 = read_channel_intel(_Out_channel);\012    int _389 = _addr_temp;\012    int _390 = _389 * 4;\012    vstore4(__388, 0, (__address_space__unloader_mem_channel double*)_unloader_mem_channel + _390);\012    int _391 = _addr_temp;\012    int _392 = _391 + 1;\012    _addr_temp = _392;\012   } // for _unloader_s0_iii_ii_jj\012  } // for _unloader_s0_j\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
