
*** Running vivado
    with args -log uart_imu_processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_imu_processor.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Apr 12 01:55:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source uart_imu_processor.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {D:/TAIST Hardware Lab/Hello/Hello.srcs/utils_1/imports/synth_1/hello_world.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/TAIST Hardware Lab/Hello/Hello.srcs/utils_1/imports/synth_1/hello_world.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uart_imu_processor -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17052
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1046.102 ; gain = 469.590
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_imu_processor' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:14]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/module.vhd:19]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (0#1) [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/module.vhd:19]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/module.vhd:106]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (0#1) [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/module.vhd:106]
INFO: [Synth 8-638] synthesizing module 'logistic_regression' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/module.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'logistic_regression' (0#1) [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/module.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'uart_imu_processor' (0#1) [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:14]
WARNING: [Synth 8-3917] design uart_imu_processor has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[4] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1154.617 ; gain = 578.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1154.617 ; gain = 578.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1154.617 ; gain = 578.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1154.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/TAIST Hardware Lab/Hello/Hello.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [D:/TAIST Hardware Lab/Hello/Hello.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/TAIST Hardware Lab/Hello/Hello.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_imu_processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_imu_processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1236.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1236.203 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1236.203 ; gain = 659.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1236.203 ; gain = 659.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1236.203 ; gain = 659.691
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_imu_processor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               start_bit |                               01 |                               01
               data_bits |                               10 |                               10
                stop_bit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
              check_sign |                            00010 |                              001
             read_digits |                            00100 |                              010
                evaluate |                            01000 |                              011
           send_response |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_imu_processor'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1236.203 ; gain = 659.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 11    
	   5 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design uart_imu_processor has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design uart_imu_processor has port led[4] driven by constant 0
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'led_reg[11]/Q' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'led_reg[10]/Q' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'led_reg[9]/Q' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'led_reg[8]/Q' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'led_reg[7]/Q' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'led_reg[6]/Q' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'led_reg[5]/Q' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'led_reg[4]/Q' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/TAIST Hardware Lab/Hello/Hello.srcs/sources_1/new/hello.vhd:126]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1236.203 ; gain = 659.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1349.520 ; gain = 773.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1349.742 ; gain = 773.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1378.352 ; gain = 801.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1576.059 ; gain = 999.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1576.059 ; gain = 999.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1576.059 ; gain = 999.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1576.059 ; gain = 999.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1576.059 ; gain = 999.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1576.059 ; gain = 999.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |    12|
|4     |LUT2   |    33|
|5     |LUT3   |    22|
|6     |LUT4   |    34|
|7     |LUT5   |    27|
|8     |LUT6   |    49|
|9     |FDRE   |    92|
|10    |IBUF   |     2|
|11    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1576.059 ; gain = 999.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 24 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:21 . Memory (MB): peak = 1576.059 ; gain = 917.961
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:26 . Memory (MB): peak = 1576.059 ; gain = 999.547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1576.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1576.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f8460276
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:42 . Memory (MB): peak = 1576.059 ; gain = 1204.438
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1576.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TAIST Hardware Lab/Hello/Hello.runs/synth_1/uart_imu_processor.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file uart_imu_processor_utilization_synth.rpt -pb uart_imu_processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 12 01:56:55 2025...
