
*** Running vivado
    with args -log test_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_wrapper.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top test_wrapper -part xczu49dr-ffvf1760-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu49dr'
INFO: [Device 21-403] Loading part xczu49dr-ffvf1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 70368
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2891.625 ; gain = 205.656 ; free physical = 1263 ; free virtual = 2774
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_wrapper' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/hdl/test_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'test' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:305]
INFO: [Synth 8-6157] synthesizing module 'test_rst_mpsoc_99M_0' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/synth_1/.Xil/Vivado-70339-ubuntu/realtime/test_rst_mpsoc_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'test_rst_mpsoc_99M_0' (1#1) [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/synth_1/.Xil/Vivado-70339-ubuntu/realtime/test_rst_mpsoc_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'test_rst_mpsoc_99M_0' is unconnected for instance 'PSreset_control' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:369]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'test_rst_mpsoc_99M_0' is unconnected for instance 'PSreset_control' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:369]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'test_rst_mpsoc_99M_0' is unconnected for instance 'PSreset_control' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:369]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'test_rst_mpsoc_99M_0' is unconnected for instance 'PSreset_control' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:369]
WARNING: [Synth 8-7023] instance 'PSreset_control' of module 'test_rst_mpsoc_99M_0' has 10 connections declared, but only 6 given [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:369]
INFO: [Synth 8-6157] synthesizing module 'test_axi_gpio_0_0' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/synth_1/.Xil/Vivado-70339-ubuntu/realtime/test_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'test_axi_gpio_0_0' (2#1) [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/synth_1/.Xil/Vivado-70339-ubuntu/realtime/test_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'test_mpsoc_0' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/synth_1/.Xil/Vivado-70339-ubuntu/realtime/test_mpsoc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'test_mpsoc_0' (3#1) [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/synth_1/.Xil/Vivado-70339-ubuntu/realtime/test_mpsoc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'test_mpsoc_0' is unconnected for instance 'mpsoc' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:397]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'test_mpsoc_0' is unconnected for instance 'mpsoc' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:397]
WARNING: [Synth 8-7023] instance 'mpsoc' of module 'test_mpsoc_0' has 43 connections declared, but only 41 given [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:397]
INFO: [Synth 8-6157] synthesizing module 'test_mpsoc_axi_periph_1' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:502]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_13XD8K1' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:12]
INFO: [Synth 8-6157] synthesizing module 'test_auto_pc_0' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/synth_1/.Xil/Vivado-70339-ubuntu/realtime/test_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'test_auto_pc_0' (4#1) [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/synth_1/.Xil/Vivado-70339-ubuntu/realtime/test_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'test_auto_pc_0' is unconnected for instance 'auto_pc' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:243]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'test_auto_pc_0' is unconnected for instance 'auto_pc' [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:243]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'test_auto_pc_0' has 60 connections declared, but only 58 given [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:243]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_13XD8K1' (5#1) [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:12]
INFO: [Synth 8-6155] done synthesizing module 'test_mpsoc_axi_periph_1' (6#1) [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:502]
INFO: [Synth 8-6155] done synthesizing module 'test' (7#1) [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/synth/test.v:305]
INFO: [Synth 8-6155] done synthesizing module 'test_wrapper' (8#1) [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/hdl/test_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2929.562 ; gain = 243.594 ; free physical = 452 ; free virtual = 1965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2947.375 ; gain = 261.406 ; free physical = 429 ; free virtual = 1943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2947.375 ; gain = 261.406 ; free physical = 429 ; free virtual = 1943
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2947.375 ; gain = 0.000 ; free physical = 423 ; free virtual = 1937
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_mpsoc_0/test_mpsoc_0/test_mpsoc_0_in_context.xdc] for cell 'test_i/mpsoc'
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_mpsoc_0/test_mpsoc_0/test_mpsoc_0_in_context.xdc] for cell 'test_i/mpsoc'
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_axi_gpio_0_0/test_axi_gpio_0_0/test_axi_gpio_0_0_in_context.xdc] for cell 'test_i/axi_gpio_0'
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_axi_gpio_0_0/test_axi_gpio_0_0/test_axi_gpio_0_0_in_context.xdc] for cell 'test_i/axi_gpio_0'
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_auto_pc_0/test_auto_pc_0/test_auto_pc_0_in_context.xdc] for cell 'test_i/mpsoc_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_auto_pc_0/test_auto_pc_0/test_auto_pc_0_in_context.xdc] for cell 'test_i/mpsoc_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_rst_mpsoc_99M_0/test_rst_mpsoc_99M_0/test_rst_mpsoc_99M_0_in_context.xdc] for cell 'test_i/PSreset_control'
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.gen/sources_1/bd/test/ip/test_rst_mpsoc_99M_0/test_rst_mpsoc_99M_0/test_rst_mpsoc_99M_0_in_context.xdc] for cell 'test_i/PSreset_control'
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'PL_CLK[0]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'PL_CLK[*]'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'PL_CLK'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:14]
WARNING: [Vivado 12-627] No clocks matched 'PL_CLK_clk'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'PL_SYSREF'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:17]
WARNING: [Vivado 12-627] No clocks matched 'PL_CLK_clk'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'PL_SYSREF'. [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc:18]
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/test_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.094 ; gain = 0.000 ; free physical = 1154 ; free virtual = 2668
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3045.094 ; gain = 0.000 ; free physical = 1154 ; free virtual = 2668
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3045.094 ; gain = 359.125 ; free physical = 1235 ; free virtual = 2750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu49dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3045.094 ; gain = 359.125 ; free physical = 1235 ; free virtual = 2750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for test_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for test_i/mpsoc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for test_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for test_i/mpsoc_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for test_i/mpsoc_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for test_i/PSreset_control. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3045.094 ; gain = 359.125 ; free physical = 1235 ; free virtual = 2750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3045.094 ; gain = 359.125 ; free physical = 1235 ; free virtual = 2751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3045.094 ; gain = 359.125 ; free physical = 1230 ; free virtual = 2748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3396.320 ; gain = 710.352 ; free physical = 747 ; free virtual = 2266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3396.320 ; gain = 710.352 ; free physical = 747 ; free virtual = 2266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3415.352 ; gain = 729.383 ; free physical = 739 ; free virtual = 2258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3421.289 ; gain = 735.320 ; free physical = 739 ; free virtual = 2258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3421.289 ; gain = 735.320 ; free physical = 739 ; free virtual = 2258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3421.289 ; gain = 735.320 ; free physical = 739 ; free virtual = 2258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3421.289 ; gain = 735.320 ; free physical = 739 ; free virtual = 2258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3421.289 ; gain = 735.320 ; free physical = 739 ; free virtual = 2258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3421.289 ; gain = 735.320 ; free physical = 739 ; free virtual = 2258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |test_auto_pc_0       |         1|
|2     |test_rst_mpsoc_99M_0 |         1|
|3     |test_axi_gpio_0_0    |         1|
|4     |test_mpsoc_0         |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |test_auto_pc       |     1|
|2     |test_axi_gpio_0    |     1|
|3     |test_mpsoc         |     1|
|4     |test_rst_mpsoc_99M |     1|
|5     |OBUF               |     4|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3421.289 ; gain = 735.320 ; free physical = 739 ; free virtual = 2258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3421.289 ; gain = 637.602 ; free physical = 786 ; free virtual = 2304
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3421.297 ; gain = 735.320 ; free physical = 786 ; free virtual = 2304
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3436.227 ; gain = 0.000 ; free physical = 862 ; free virtual = 2380
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3471.945 ; gain = 0.000 ; free physical = 783 ; free virtual = 2302
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9414aef
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3471.945 ; gain = 919.762 ; free physical = 903 ; free virtual = 2422
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/casper/project/test_vivado/myproj/zrf16_test.runs/synth_1/test_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_wrapper_utilization_synth.rpt -pb test_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 13:07:41 2024...
