# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pedalboard_pynq.ip_user_files/bd/fft/ip/fft_rst_ps7_0_100M_1/sim/fft_rst_ps7_0_100M_1.vhd" \
"../../../../pedalboard_pynq.ip_user_files/bd/fft/ip/fft_axi_dma_0_3/sim/fft_axi_dma_0_3.vhd" \
"../../../../pedalboard_pynq.ip_user_files/bd/fft/ip/fft_xfft_0_1/sim/fft_xfft_0_1.vhd" \
"../../../../pedalboard_pynq.ip_user_files/bd/fft/ip/fft_axi_dma_0_2/sim/fft_axi_dma_0_2.vhd" \
"../../../../pedalboard_pynq.ip_user_files/bd/fft/ip/fft_axi_iic_0_0/sim/fft_axi_iic_0_0.vhd" \
"../../../../pedalboard_pynq.ip_user_files/bd/fft/ip/fft_rst_clk_wiz_0_100M_0/sim/fft_rst_clk_wiz_0_100M_0.vhd" \

# Do not sort compile order
nosort
