Blodget, B., Bobda, C., Huebner, M., and Niyonkuru, A. 2004. Partial and dynamic reconfiguration of xilinx virtex-ii fpgas. In FPL. vol. 3203. Springer-Verlag. Lecture Notes in Computer Science (LNCS), Antwerp, Belgium. 801--810.
Bolotski, M., DeHon, A., and Knight, J. T. F. 1994. Unifying FPGAs and SIMD arrays. In ACM/SIGDA Symposium on FPGAs. Berkeley, CA. 1--10.
Kiran Bondalapati , Pedro C. Diniz , Phillip Duncan , John Granacki , Mary W. Hall , Rajeev Jain , Heidi Ziegler, DEFACTO: A Design Environment for Adaptive Computing Technology, Proceedings of the 11 IPPS/SPDP'99 Workshops Held in Conjunction with the 13th International Parallel Processing Symposium and 10th Symposium on Parallel and Distributed Processing, p.570-578, April 12-16, 1999
Qiong Cai , Jingling Xue, Optimal and efficient speculation-based partial redundancy elimination, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
F. Campi , A. Cappelli , R. Guerrieri , A. Lodi , M. Toma , A. La Rosa , L. Lavagno , C. Passerone , R. Canegallo, A Reconfigurable Processor Architecture and Software Development Environment for Embedded Systems, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.171.1, April 22-26, 2003
EDK. http://www.xilinx.com/ise/embedded/edk.htm.
Maya B. Gokhale , Janice M. Stone, NAPA C: Compiling for a Hybrid RISC/FPGA Architecture, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.126, April 15-17, 1998
ISE. “http://www.xilinx.com/ise_eval/index.htm.”
Bernardo Kastrup , Arjan Bink , Jan Hoogerbrugge, ConCISe: A Compiler-Driven CPLD-Based Instruction Set Accelerator, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.92, April 21-23, 1999
Bart Kienhuis , Edwin Rijpkema , Ed Deprettere, Compaan: deriving process networks from Matlab for embedded signal processing architectures, Proceedings of the eighth international workshop on Hardware/software codesign, p.13-17, May 2000, San Diego, California, USA[doi>10.1145/334012.334015]
Kuzmanov, G. and Vassiliadis, S. 2003. Arbitrating instructions in an ρμ-coded CCM. In Proceedings of the 13th International Conference on Field Programmable Logic and Applications (FPL'03). vol. 2778. Springer-Verlag. Lecture Notes in Computer Science (LNCS), Lisbon, Portugal. 81--90.
Ming-Hau Lee , Hartej Singh , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. C. Filho , Vladimir Castro Alves, Design and Implementation of the MorphoSys Reconfigurable ComputingProcessor, Journal of VLSI Signal Processing Systems, v.24 n.2/3, p.147-164, Mar. 2000[doi>10.1023/A:1008189221436]
MachineSUIF. “http://www.eecs.harvard.edu/hube/software.”
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Moscu Panainte, E., Bertels, K., and Vassiliadis, S. 2003. Compiling for the molen programming paradigm. In 13th International Conference on Field Programmable Logic and Applications (FPL). vol. 2778. Springer-Verlag. Lecture Notes in Computer Science (LNCS), Lisbon, Portugal. 900--910.
Moscu Panainte, E., Bertels, K., and Vassiliadis, S. 2004a. Dynamic hardware reconfigurations: Performance impact on mpeg2. In Proceedings of SAMOS. vol. 3133. Springer-Verlag. Lecture Notes in Computer Science (LNCS), Samos, Greece. 284--292.
Moscu Panainte, E., Bertels, K., and Vassiliadis, S. 2004b. The PowerPC backend molen compiler. In FPL. vol. 3203. Springer-Verlag. Lecture Notes in Computer Science (LNCS), Antwerp, Belgium. 434--443.
Pillai, L. 2002. Video compression using dct. In Application Note: Virtex-II Series. Xilinx, http://direct.xilinx.com/bvdocs/appnotes/xapp610.pdf.
Pillai, L. 2003a. Quantization. In Application Note: Virtex and Virtex-II Series. Xilinx, http://direct.xilinx.com/bvdocs/appnotes/xapp615.pdf.
Pillai, L. 2003b. Variable length coding. In Application Note: Virtex-II Series. Xilinx, http://direct.xilinx.com/bvdocs/appnotes/xapp621.pdf.
Rosa, A. L., Lavagno, L., and Passerone, C. 2003. Hardware/Software design space exploration for a reconfigurable processor. In Proc. of DATE 2003. Munich, Germany. 570--575.
Mihai Sima , Stamatis Vassiliadis , Sorin Cotofana , Jos T. J. van Eijndhoven , Kees A. Vissers, Field-Programmable Custom Computing Machines - A Taxonomy -, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.79-88, September 02-04, 2002
Todor Stefanov , Claudiu Zissulescu , Alexandru Turjan , Bart Kienhuis , Ed Deprettere, System Design Using Kahn Process Networks: The Compaan/Laura Approach, Proceedings of the conference on Design, automation and test in Europe, p.10340, February 16-20, 2004
SUIF2. “http://suif.stanford.edu/suif/suif2.”
Tang, X., Aalsma, M., and Jou, R. 2000. A compiler directed approach to hiding confguration latency in Chameleon processors. In FPL. vol. 1896. Springer-Verlag. Lecture Notes in Computer Science (LNCS), Villach, Austria. 29--38.
Vassiliadis, S., Wong, S., and Cotofana, S. 2001. The MOLEN ρμ-Coded Processor. In 11th International Conference on Field Programmable Logic and Applications (FPL). vol. 2147. Springer-Verlag. Lecture Notes in Computer Science (LNCS), Belfast, UK. 275--285.
Vassiliadis, S., Gaydadjiev, G., Bertels, K., and Moscu Panainte, E. 2003. The molen programming paradigm. In Proceedings of the 3rd International Workshop on Systems, Architectures, Modeling, and Simulation. Samos, Greece. 1--7.
Zhi Alex Ye , Nagaraj Shenoy , Prithviraj Baneijee, A C compiler for a processor with a reconfigurable functional unit, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.95-100, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329187]
Zissulescu, C., Stefanov, T., Kienhuis, B., and Deprettere, E. 2003. Laura: Leiden architecture research and exploration tool. In 13th International Conference on Field Programmable Logic and Applications (FPL). vol. 2778. Springer-Verlag. Lecture Notes in Computer Science (LNCS), Lisbon, Portugal. 911--920.
