axi_uartlite_0.vhd,vhdl,xil_defaultlib,../../../../PROC_leader_test.gen/sources_1/ip/axi_uartlite_0_2/sim/axi_uartlite_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
