V 53
K 90897282690 adc_1b
F Case
|R 13:47_5-10-18
Y 1
D 0 0 160 70
Z 10
i 3
U 0 -40 10 0 3 0 VHDL_GENERIC_VTHR=REAL:=0.0
U 0 -30 10 0 3 0 SIMMODEL=VHDL
U 0 -20 10 0 3 0 VHDL=ADC_1B(DEFAULT)
U 0 -10 10 0 3 0 VHDLFILE=ADC_1B.VHD
P 3 160 40 150 40 0 3 0
A 0 20 10 0 3 0 VHDL_TYPE=STD_LOGIC
A 150 45 10 0 2 0 PINTYPE=OUT
L 150 40 10 0 8 0 1 0 OUTPUT
P 2 0 30 10 30 0 2 0
A 0 20 10 0 3 0 VHDL_TYPE=ELECTRICAL
A 30 35 10 0 2 0 PINTYPE=IN
L 10 30 10 0 2 0 1 0 INPUT
P 1 0 40 10 40 0 2 0
A 0 20 10 0 3 0 VHDL_TYPE=STD_LOGIC
A 30 45 10 0 2 0 PINTYPE=IN
L 10 40 10 0 2 0 1 0 CLK
b 10 10 150 60
E
