<?xml version="1.0"?>

<RDB_Cfg>
    <chipFamily>bcm8910x</chipFamily>
    <RDBList>
        <RDB>
            <corePrefix>BR_MII</corePrefix>
            <prefixName>BRPHY_MII</prefixName>
            <registerRangeList>
                <range>
                    <start>lds_adv_ability_bp</start>
                    <end>ptest1_rdbrw</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>BRPHY0_CL22_IEEE_BASE</key>
                    <value>BRPHY0_BR_CL22_IEEE_BASE</value>
                </define>
                <define>
                    <key>BRPHY1_CL22_IEEE_BASE</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>BRPHY2_CL22_IEEE_BASE</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>BRPHY3_CL22_IEEE_BASE</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>BRPHY4_CL22_IEEE_BASE</key>
                    <value>0x0UL</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY0_CL45VEN_CTRL_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY1_CL45VEN_CTRL_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY2_CL45VEN_CTRL_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY3_CL45VEN_CTRL_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY4_CL45VEN_CTRL_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY_CL45VEN_0x102REG_MANUAL_FORCE_MASK</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY_CL45VEN_0x102REG_MASTER_MASK</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY_CL45VEN_0x102REG_100MBPS_MASK</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY_CL45VEN_MAX_HW_ID</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY0_CL45DEV1_CTRL_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY1_CL45DEV1_CTRL_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY2_CL45DEV1_CTRL_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY3_CL45DEV1_CTRL_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY4_CL45DEV1_CTRL_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY_CL45DEV1_MAX_HW_ID</key>
                    <value>UNDEFINED</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>BRPHY_CL45DEV1_PMD_IEEE_CTL1_LPBK_MASK</key>
                    <value>UNDEFINED</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CORE</corePrefix>
            <prefixName>BRPHY_CORE</prefixName>
            <registerRangeList>
                <range>
                    <start>shd18_001</start>
                    <end>expff</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>BRPHY0_CORE_BASE</key>
                    <value>BRPHY_CORE_BASE</value>
                </define>
                <define>
                    <key>BRPHY1_CORE_BASE</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>BRPHY2_CORE_BASE</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>BRPHY3_CORE_BASE</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>BRPHY4_CORE_BASE</key>
                    <value>0x0UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>DSP</corePrefix>
            <prefixName>BRPHY_DSP</prefixName>
            <registerRangeList>
                <range>
                    <start>tap2_c1</start>
                    <end>filter_data</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>BRPHY0_DSP_TAP_CTRL_BASE</key>
                    <value>BRPHY_DSP_BASE</value>
                </define>
                <define>
                    <key>BRPHY1_DSP_TAP_CTRL_BASE</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>BRPHY2_DSP_TAP_CTRL_BASE</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>BRPHY3_DSP_TAP_CTRL_BASE</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>BRPHY4_DSP_TAP_CTRL_BASE</key>
                    <value>0x0UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>TOP_1588</corePrefix>
            <prefixName>P1588</prefixName>
            <registerRangeList>
                <range>
                    <start>mpls_spare1</start>
                    <end>mpls_packet_enable</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>time_stamp</start>
                    <end>dm_mac_ctl_2</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>P1588_FIFO_DEPTH</key>
                    <value>16UL</value>
                </define>
                <define>
                    <key>P1588_PORT_COUNT</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>P1588_PORT_MASK</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>P1588_0_BASE</key>
                    <value>P1588_BASE</value>
                </define>
                <define>
                    <key>P1588_NSE_NCO_6_FRAMESYN_MODE_IMM_MASK</key>
                    <value>0x0020U</value>
                </define>
                <define>
                    <key>P1588_NSE_NCO_6_FRAMESYN_MODE_SYNCIN1_MASK</key>
                    <value>0x0008U</value>
                </define>
                <define>
                    <key>P1588_INT_STAT_INTC_SOP_PORT0_MASK</key>
                    <value>0x0002U</value>
                </define>
                <define>
                    <key>P1588_TIME_STAMP_INFO_1_RXTX_MASK</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>P1588_TIME_STAMP_INFO_1_MSGTYPE_MASK</key>
                    <value>0x001EU</value>
                </define>
                <define>
                    <key>P1588_TIME_STAMP_INFO_1_MSGTYPE_OFFSET</key>
                    <value>0x1U</value>
                </define>
                <define>
                    <key>P1588_TS_READ_START_END_PORT0_START_MASK</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>P1588_TS_READ_START_END_PORT0_END_MASK</key>
                    <value>0x0002U</value>
                </define>
                <define>
                    <key>P1588_TS_READ_START_END_PORT_TS_MASK</key>
                    <value>0x0000U</value>
                </define>
                <define>
                    <key>P1588_CNTR_DBG_HB_CNTL_START_MASK</key>
                    <value>0x0400U</value>
                </define>
                <define>
                    <key>P1588_CNTR_DBG_HB_CNTL_END_MASK</key>
                    <value>0x0800U</value>
                </define>
                <define>
                    <key>P1588_SOP_SEL_TX_PORT0_SHIFT</key>
                    <value>0U</value>
                </define>
                <define>
                    <key>P1588_SOP_SEL_RX_PORT0_SHIFT</key>
                    <value>8U</value>
                </define>
                <define>
                    <key>P1588_SOP_SEL_INTERNAL_1588_VAL</key>
                    <value>1U</value>
                </define>
                <define>
                    <key>P1588_TIMECODE_SEL_TX_PORT0_MASK</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>P1588_TIMECODE_SEL_RX_PORT0_MASK</key>
                    <value>0x0100U</value>
                </define>
                <define>
                    <key>P1588_TX_TS_CAP_PORT0_MASK</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>P1588_RX_TS_CAP_PORT0_MASK</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>P1588_SLICE_ENABLE_TX_SLICE_1588_EN_PORT0_MASK</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>P1588_SLICE_ENABLE_RX_SLICE_1588_EN_PORT0_MASK</key>
                    <value>0x0100U</value>
                </define>
                <define>
                    <key>P1588_NSE_NCO_6_SYNCOUT_MODE_1_OP_PULSE_MASK</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>ETHER_1588_ETHTYPE_OFFSET</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>ETHER_1588_PKTTYPE_OFFSET</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>ETHER_1588_PKTTYPE_MASK</key>
                    <value>0xFU</value>
                </define>
                <define>
                    <key>ETHER_1588_PKTTYPE_SYNC</key>
                    <value>0x0U</value>
                </define>
                <define>
                    <key>ETHER_1588_PKTTYPE_PDELAY_REQ</key>
                    <value>0x2U</value>
                </define>
                <define>
                    <key>ETHER_1588_PKTTYPE_PDELAY_RESP</key>
                    <value>0x3U</value>
                </define>
                <define>
                    <key>ETHER_1588_SEQID_OFFSET</key>
                    <value>32UL</value>
                </define>
                <define>
                    <key>ETHER_1588_TS_1_SECS_OFFSET</key>
                    <value>16UL</value>
                </define>
                <define>
                    <key>ETHER_1588_TS_3_NS_OFFSET</key>
                    <value>16UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>GIO0</corePrefix>
            <prefixName>GIO</prefixName>
            <registerRangeList>
                 <range>
                     <start>gpio_g8_din</start>
                     <end>gpio_g15_int_pol</end>
                     <action>Reserved</action>
                 </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>GIO_PORT_SHIFT</key>
                    <value>5UL</value>
                </define>
                <define>
                    <key>GIO_PINS_PER_PORT</key>
                    <value>32UL</value>
                </define>
                <define>
                    <key>GIO_PAD_RES_EN</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>GIO_PAD_RES_PULL_UP</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>GIO_SLEW_NORMAL_SPEED</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>GIO_AUXSEL_AUX</key>
                    <value>1UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>LPMMEMC</corePrefix>
            <prefixName>MEMC_LPMMEMC</prefixName>
            <constants>
                <define>
                    <key>MEMC_LPMMEMC_CRYSTAL_CONTROL_FRQ_26M</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>MEMC_LPMMEMC_PWRON_IN_LGC_WEAK_PWRSW_MASK</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>MEMC_LPMMEMC_PWRON_IN_MEM_WEAK_PWRSW_MASK</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>MEMC_LPMMEMC_PWRON_IN_LGC_STRG_PWRSW_MASK</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>MEMC_LPMMEMC_PWRON_IN_MEM_STRG_PWRSW_MASK</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>MEMC_LPMMEMC_ATB_CLK_DESC_DIVIDER_DIV2</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>MEMC_LPMMEMC_SECURITY_TZPROT_0_PHY_REG_VALUE_MASK</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>MEMC_LPMMEMC_SECURITY_TZPROT_0_MEMC_OPEN_VALUE_MASK</key>
                    <value>0x0400UL</value>
                </define>
                <define>
                    <key>MEMC_LPMMEMC_SECURITY_TZPROT_0_MMMMU_OPEN_IMG_VALUE_MASK</key>
                    <value>0x800UL</value>
                </define>
                <define>
                    <key>MEMC_LPMMEMC_SECURITY_TZPROT_0_MMMMU_OPEN_GPX_VALUE_MASK</key>
                    <value>0x1000UL</value>
                </define>
                <define>
                    <key>MEMC_LPMMEMC_CLOC_CONT_0_OFF</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>MEMC_LPMMEMC_CLOC_CONT_0_ALWAYS_ON</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>MEMC_LPMMEMC_CLOC_CONT_0_PUB_CTL_HW_SW_ENABLE</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>MEMC_LPMMEMC_CLOC_CONT_0_MEMC_PCLK_HW_SW_ENABLE</key>
                    <value>0UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>DPHY_CSR</corePrefix>
            <prefixName>MEMC_DPHY_CSR</prefixName>
            <constants>
                <define>
                    <key>MEMC_DPHY_CSR_DQ_PVT_COMP_OVERRIDE_MODE_PMOS_CNTRL_CODE</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>MEMC_DPHY_CSR_DQ_PVT_COMP_OVERRIDE_MODE_NMOS_CNTRL_CODE</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>MEMC_DPHY_CSR_GMDLS_GLOBAL_MASTER_DLL_LOCK_STATUS_LOCKED</key>
                    <value>0xFFFFUL</value>
                </define>
                <define>
                    <key>MEMC_DPHY_CSR_DQ_PAD_DRV_SLEW_CNTRL_48_OHM</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>MEMC_DPHY_CSR_DQ_PAD_DRV_SLEW_CNTRL_40_OHM</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>MEMC_DPHY_CSR_DQ_PAD_DRV_SLEW_CNTRL_PER_200</key>
                    <value>7UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>APHY_CSR</corePrefix>
            <prefixName>MEMC_APHY_CSR</prefixName>
            <constants>
                <define>
                    <key>MEMC_APHY_CSR_ADDR_PVT_COMP_OVERRIDE_MODE_PMOS_CNTRL_CODE</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>MEMC_APHY_CSR_ADDR_PVT_COMP_OVERRIDE_MODE_NMOS_CNTRL_CODE</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>MEMC_APHY_CSR_GADLS_ADDR_MASTER_DLL_LOCK_STATUS_LOCKED</key>
                    <value>MEMC_APHY_CSR_GADLS_ADDR_MASTER_DLL_LOCK_P_MASK \
                        | MEMC_APHY_CSR_GADLS_ADDR_MASTER_DLL_LOCK_N_MASK</value>
                </define>
                <define>
                    <key>MEMC_APHY_CSR_DDR_PLL_MDIV_VALUE_MDIV5_VAL</key>
                    <value>5UL</value>
                </define>
                <define>
                    <key>MEMC_APHY_CSR_ADDR_PAD_DRV_SLEW_34_3_OHM</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>MEMC_APHY_CSR_ADDR_PAD_DRV_SLEW_48_OHM</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>MEMC_APHY_CSR_ADDR_PAD_DRV_SLEW_PER_200</key>
                    <value>7UL</value>
                </define>
                <define>
                    <key>MEMC_APHY_CSR_ADDR_PAD_DRV_SLEW_PER_25</key>
                    <value>0UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>SEQ</corePrefix>
            <prefixName>MEMC_SEQ</prefixName>
        </RDB>
        <RDB>
            <corePrefix>AXI_MISC</corePrefix>
            <prefixName>MEMC_MISC</prefixName>
            <constants>
                <define>
                    <key>MEMC_MISC_DRAM_INIT_CONTROL_CS_BITS_CS0</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>MEMC_MISC_DRAM_INIT_CONTROL_INIT_CMD_MRW</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>MEMC_MISC_DRAM_INIT_CONTROL_MR_ADDR_ZQ_CALIBRATION</key>
                    <value>0x0AUL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>MEMC_SEC</corePrefix>
            <prefixName>MEMC_SEC</prefixName>
            <constants>
                <define>
                    <key>MEMC_SEC_DRAM_CONFIG_MEMC_IF_WIDTH_32</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>MEMC_SEC_DRAM_CONFIG_DEVICE_WIDTH_CS0_CS1_32_NOT_DDR3</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>MEMC_SEC_DRAM_CONFIG_DENSITY_256MBIT</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>MEMC_SEC_DRAM_CONFIG_DENSITY_512MBIT</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>MEMC_SEC_DRAM_CONFIG_TYPE_LPDDR2</key>
                    <value>0UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>PORT</corePrefix>
            <prefixName>MEMC_PORT</prefixName>
        </RDB>
        <RDB>
            <corePrefix>CHIP_MISC</corePrefix>
            <prefixName>MEMC_CHIP_MISC</prefixName>
            <registerRangeList>
                <range>
                    <start>spare_reg_0</start>
                    <end>pllvid_status</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>led_ctrl</start>
                    <end>spare_reg_2</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>I2C</corePrefix>
            <prefixName>IIC</prefixName>
            <constants>
                <define>
                    <key>IIC_BSCCS_CMD_NO_IMM_ACTION</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>IIC_BSCCS_CMD_START</key>
                    <value>0x2UL</value>
                </define>
                <define>
                    <key>IIC_BSCCS_CMD_STOP</key>
                    <value>0x4UL</value>
                </define>
                <define>
                    <key>IIC_BSCCS_CMD_READ_BYTE</key>
                    <value>0x6UL</value>
                </define>
                <define>
                    <key>IIC_BSCIER_ALL_INTERRUPTS_MASK</key>
                    <value>0x8FUL</value>
                </define>
                <define>
                    <key>IIC_BSCISR_ALL_INTERRUPTS_MASK</key>
                    <value>0x8FUL</value>
                </define>
                <define>
                    <key>BSC_ACK_ACK_AFTER_READ</key>
                    <value>0x0UL</value>
                </define>
                 <define>
                    <key>BSC_ACK_NACK_AFTER_READ</key>
                    <value>0x8UL</value>
                </define>
                 <define>
                    <key>BSC_ACK_GEN_START</key>
                    <value>0x0UL</value>
                </define>
                 <define>
                    <key>BSC_ACK_GEN_REPEATED_START</key>
                    <value>0x8UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CFG</corePrefix>
            <prefixName>CFG</prefixName>
            <constants>
                <define>
                    <key>PIOCFG_PAD_GRP_MASK</key>
                    <value>0x7UL</value>
                </define>
                <define>
                    <key>PIOCFG_AMAC_IO_CTRL_SRC_SYNC_MODE_MASK</key>
                    <value>0x4UL</value>
                </define>
                <define>
                    <key>PIOCFG_AMAC_IO_CTRL_SRC_SYNC_MODE_SHIFT</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>PIOCFG_AMAC_IO_CTRL_DEST_SYNC_MODE_MASK</key>
                    <value>0x8UL</value>
                </define>
                <define>
                    <key>PIOCFG_AMAC_IO_CTRL_DEST_SYNC_MODE_SHIFT</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>PIOCFG_AMAC_IO_CTRL_CLK_250_EN_MASK</key>
                    <value>0x40UL</value>
                </define>
                <define>
                    <key>PIOCFG_AMAC_IO_CTRL_CLK_250_EN_SHIFT</key>
                    <value>6UL</value>
                </define>
                <define>
                    <key>PIOCFG_RGMII_CTRL_RGMII_SPEED_1000MBPS</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>PIOCFG_RGMII_CTRL_RGMII_SPEED_100MBPS</key>
                    <value>1UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CAN</corePrefix>
            <prefixName>CAN</prefixName>
            <constants>
                <define>
                    <key>CAN_MSGRAM_SIZE</key>
                    <value>2048UL</value>
                    <comment>CAN MSGRAM Size (in words)</comment>
                </define>
                <define>
                    <key>CAN_MSGRAM_BASE</key>
                    <value>0x40014000UL</value>
                    <comment>CAN Message RAM Base Address</comment>
                </define>
                <define>
                    <key>CAN_MSGRAM_MAX_STD_FILTER_ELEMS</key>
                    <value>128UL</value>
                    <comment>CAN Message RAM Standard Filter maximum number of elements</comment>
                </define>
                <define>
                    <key>CAN_MSGRAM_MAX_EXT_FILTER_ELEMS</key>
                    <value>64UL</value>
                    <comment>CAN Message RAM Extended Filter maximum number of elements</comment>
                </define>
                <define>
                    <key>CAN_MSGRAM_MAX_RX_FIFO0_ELEMS</key>
                    <value>64UL</value>
                    <comment>CAN Message RAM RX FIFO 0 maximum number of elements</comment>
                </define>
                <define>
                    <key>CAN_MSGRAM_MAX_RX_FIFO1_ELEMS</key>
                    <value>64UL</value>
                    <comment>CAN Message RAM RX FIFO 1 maximum number of elements</comment>
                </define>
                <define>
                    <key>CAN_MSGRAM_MAX_TX_EVENT_ELEMS</key>
                    <value>32UL</value>
                    <comment>CAN Message RAM TX Event FIFO maximum number of elements</comment>
                </define>
                <define>
                    <key>CAN_MSGRAM_MAX_TX_BUFFER_ELEMS</key>
                    <value>32UL</value>
                    <comment>CAN Message RAM TX Buffer maximum number of elements</comment>
                </define>
                <define>
                    <key>CAN_NBTP_NTSEG1_MIN</key>
                    <value>1UL</value>
                    <comment>CAN Nominal Time Segment 1 minimum value</comment>
                </define>
                <define>
                    <key>CAN_NBTP_NTSEG1_MAX</key>
                    <value>255UL</value>
                    <comment>CAN Nominal Time Segment 1 maximum value</comment>
                </define>
                <define>
                    <key>CAN_NBTP_NTSEG2_MIN</key>
                    <value>0UL</value>
                    <comment>CAN Nominal Time Segment 2 minimum value</comment>
                </define>
                <define>
                    <key>CAN_NBTP_NTSEG2_MAX</key>
                    <value>127UL</value>
                    <comment>CAN Nominal Time Segment 2 maximum value</comment>
                </define>
                <define>
                    <key>CAN_NBTP_NSJW_MIN</key>
                    <value>0UL</value>
                    <comment>CAN Nominal Synchronization Jump Width minimum value</comment>
                </define>
                <define>
                    <key>CAN_NBTP_NSJW_MAX</key>
                    <value>127UL</value>
                    <comment>CAN Nominal Synchronization Jump Width maximum value</comment>
                </define>
                <define>
                    <key>CAN_NBTP_NBRP_MIN</key>
                    <value>0UL</value>
                    <comment>CAN Nominal Bitrate Prescaler minimum value</comment>
                </define>
                <define>
                    <key>CAN_NBTP_NBRP_MAX</key>
                    <value>511UL</value>
                    <comment>CAN Nominal Bitrate Prescaler maximum value</comment>
                </define>
                <define>
                    <key>CAN_DBTP_DTSEG1_MIN</key>
                    <value>0UL</value>
                    <comment>CAN Data Time Segment 1 minimum value</comment>
                </define>
                <define>
                    <key>CAN_DBTP_DTSEG1_MAX</key>
                    <value>31UL</value>
                    <comment>CAN Data Time Segment 1 maximum value</comment>
                </define>
                <define>
                    <key>CAN_DBTP_DTSEG2_MIN</key>
                    <value>0UL</value>
                    <comment>CAN Data Time Segment 2 minimum value</comment>
                </define>
                <define>
                    <key>CAN_DBTP_DTSEG2_MAX</key>
                    <value>15UL</value>
                    <comment>CAN Data Time Segment 2 maximum value</comment>
                </define>
                <define>
                    <key>CAN_DBTP_DSJW_MIN</key>
                    <value>0UL</value>
                    <comment>CAN Data Synchronization Jump Width minimum value</comment>
                </define>
                <define>
                    <key>CAN_DBTP_DSJW_MAX</key>
                    <value>15UL</value>
                    <comment>CAN Data Synchronization Jump Width maximum value</comment>
                </define>
                <define>
                    <key>CAN_DBTP_DBRP_MIN</key>
                    <value>0UL</value>
                    <comment>CAN Data Bitrate Prescaler minimum value</comment>
                </define>
                <define>
                    <key>CAN_DBTP_DBRP_MAX</key>
                    <value>31UL</value>
                    <comment>CAN Data Bitrate Prescaler maximum value</comment>
                </define>
                <define>
                    <key>CAN_RXELEMENT_R0_RTR_MASK</key>
                    <value>0x20000000UL</value>
                    <comment>CAN Rx Element R0 RTR Mask</comment>
                </define>
                <define>
                    <key>CAN_RXELEMENT_R0_XTD_MASK</key>
                    <value>0x40000000UL</value>
                    <comment>CAN Rx Element R0 XTD Mask</comment>
                </define>
                <define>
                    <key>CAN_RXELEMENT_R0_ESI_MASK</key>
                    <value>0x80000000UL</value>
                    <comment>CAN Rx Element R0 ESI Mask</comment>
                </define>
                <define>
                    <key>CAN_RXELEMENT_R0_ID_MASK</key>
                    <value>0x1FFFFFFFUL</value>
                    <comment>CAN Rx Element R0 ID Mask</comment>
                </define>
                <define>
                    <key>CAN_RXELEMENT_R1_FDF_MASK</key>
                    <value>0x00200000UL</value>
                    <comment>CAN Rx Element R1 FDF Mask</comment>
                </define>
                <define>
                    <key>CAN_RXELEMENT_R1_BRS_MASK</key>
                    <value>0x00100000UL</value>
                    <comment>CAN Rx Element R1 BRS Mask</comment>
                </define>
                <define>
                    <key>CAN_RXELEMENT_R1_DLC_MASK</key>
                    <value>0x000F0000UL</value>
                    <comment>CAN Rx Element R1 DLC Mask</comment>
                </define>
                <define>
                    <key>CAN_RXELEMENT_DLC_SHIFT</key>
                    <value>16UL</value>
                    <comment>CAN Rx Element DLC shift </comment>
                </define>
                <define>
                    <key>CAN_RXELEMENT_STDID_SHIFT</key>
                    <value>18UL</value>
                    <comment>CAN Rx Element Standard ID shift</comment>
                </define>
                <define>
                    <key>CAN_RXELEMENT_FDF_SHIFT</key>
                    <value>21UL</value>
                    <comment>CAN Rx Element FDF Shift</comment>
                </define>
                <define>
                    <key>CAN_RXELEMENT_RTR_SHIFT</key>
                    <value>29UL</value>
                    <comment>CAN Rx Element RTR shift</comment>
                </define>
                <define>
                    <key>CAN_RXELEMENT_BRS_SHIFT</key>
                    <value>17UL</value>
                    <comment>CAN Rx Element BRS Flag shift</comment>
                </define>
                <define>
                    <key>CAN_TXELEMENT_DLC_SHIFT</key>
                    <value>16UL</value>
                    <comment>CAN Tx Element DLC shift</comment>
                </define>
                <define>
                    <key>CAN_TXELEMENT_STDID_SHIFT</key>
                    <value>18UL</value>
                    <comment>CAN Tx Element Standard ID Offset</comment>
                </define>
                <define>
                    <key>CAN_TXELEMENT_RTR_SHIFT</key>
                    <value>29UL</value>
                    <comment>CAN Tx Element RTR shift</comment>
                </define>
                <define>
                    <key>CAN_TXELEMENT_XTD_SHIFT</key>
                    <value>30UL</value>
                    <comment>CAN Tx Element XTD shift</comment>
                </define>
                <define>
                    <key>CAN_TXELEMENT_ESI_SHIFT</key>
                    <value>31UL</value>
                    <comment>CAN Tx Element ESI shift</comment>
                </define>
                <define>
                    <key>CAN_TXELEMENT_MARKER_SHIFT</key>
                    <value>24UL</value>
                    <comment>CAN Tx Element Marker shift</comment>
                </define>
                <define>
                    <key>CAN_TXELEMENT_EFC_SHIFT</key>
                    <value>23UL</value>
                    <comment>CAN Tx Element EFC shift</comment>
                </define>
                <define>
                    <key>CAN_TXELEMENT_FDF_SHIFT</key>
                    <value>21UL</value>
                    <comment>CAN Tx Element FDF shift</comment>
                </define>
                <define>
                    <key>CAN_TXELEMENT_BRS_SHIFT</key>
                    <value>20UL</value>
                    <comment>CAN Tx Element BRS shift</comment>
                </define>
                <define>
                    <key>CAN_TXEVENT_FIFO_ELEMENT_R0_XTD_MASK</key>
                    <value>0x40000000UL</value>
                    <comment>CAN Tx Event FIFO Element R0 XTD Mask</comment>
                </define>
                <define>
                    <key>CAN_TXEVENT_FIFO_ELEMENT_R0_ID_MASK</key>
                    <value>0x1FFFFFFFUL</value>
                    <comment>CAN Tx Event FIFO Element R0 ID Mask</comment>
                </define>
                <define>
                    <key>CAN_TXEVENT_FIFO_ELEMENT_R1_DLC_MASK</key>
                    <value>0x000F0000UL</value>
                    <comment>CAN Tx Event FIFO Element R1 DLC Mask</comment>
                </define>
                <define>
                    <key>CAN_TXEVENT_FIFO_ELEMENT_R1_FDF_MASK</key>
                    <value>0x00200000UL</value>
                    <comment>CAN Tx Event FIFO Element R1 FDF Mask</comment>
                </define>
                <define>
                    <key>CAN_TXEVENT_FIFO_ELEMENT_R1_BRS_MASK</key>
                    <value>0x00100000UL</value>
                    <comment>CAN Tx Event FIFO Element R1 BRS Mask</comment>
                </define>
                <define>
                    <key>CAN_IE_ALL_MASK</key>
                    <value>0x1FFFFFFFUL</value>
                    <comment>Enable all interrupts</comment>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CAM</corePrefix>
            <prefixName>UNICAM</prefixName>
        </RDB>
        <RDB>
            <corePrefix>IMG_SYS</corePrefix>
            <prefixName>IMGSYS</prefixName>
        </RDB>
        <RDB>
            <corePrefix>ISP</corePrefix>
            <prefixName>ISP</prefixName>
            <registerRangeList>
                <range>
                    <start>yg_matrix0</start>
                    <end>yg_matrix4</end>
                    <action>Array</action>
                    <count>5</count>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>ISP_VERSION</key>
                    <value>421UL</value>
                    <comment>ISP Version</comment>
                </define>
                <define>
                    <key>ISP_SIGNATURE</key>
                    <value>0x4953UL</value>
                    <comment>ISP Signature</comment>
                </define>
                <define>
                    <key>ISP_STATS_OFFSET</key>
                    <value>0x80000UL</value>
                    <comment>Statistics offset in ISP memory</comment>
                </define>
                <define>
                    <key>ISP_TCB_SIZE</key>
                    <value>112UL</value>
                    <comment>Size of Tile Control Block</comment>
                </define>
                <define>
                    <key>ISP_STATUS_ACTIVE</key>
                    <value>0x1UL</value>
                    <comment>ISP Active status</comment>
                </define>
                <define>
                    <key>ISP_DISABLE_PLANE_RY</key>
                    <value>0x1UL</value>
                    <comment>Disable Y Plane</comment>
                </define>
                <define>
                    <key>ISP_DISABLE_PLANE_GU</key>
                    <value>0x2UL</value>
                    <comment>Disable U Plane</comment>
                </define>
                <define>
                    <key>ISP_DISABLE_PLANE_BV</key>
                    <value>0x4UL</value>
                    <comment>Disable V Plane</comment>
                </define>
                <define>
                    <key>ISP_DCTRL_TO_ISP</key>
                    <value>0x001UL</value>
                    <comment>Write into ISP</comment>
                </define>
                <define>
                    <key>ISP_DCTRL_INIT</key>
                    <value>0x002UL</value>
                    <comment>Initialise to constant data</comment>
                </define>
                <define>
                    <key>ISP_DCTRL_EOT_INT</key>
                    <value>0x004UL</value>
                    <comment>Raise interrupt at transfer completion</comment>
                </define>
                <define>
                    <key>ISP_DCTRL_ALL_BANKS</key>
                    <value>0x008UL</value>
                    <comment>Initialize all banks together (with _INIT)</comment>
                </define>
                <define>
                    <key>ISP_DSTAGE_NONE</key>
                    <value>0x0UL</value>
                    <comment>None</comment>
                </define>
                <define>
                    <key>ISP_DSTAGE_TILE_ISSUE</key>
                    <value>0x1UL</value>
                    <comment>Tile issue</comment>
                </define>
                <define>
                    <key>ISP_DSTAGE_LENS_SHADING</key>
                    <value>0x2UL</value>
                    <comment>Lens Shading Correction</comment>
                </define>
                <define>
                    <key>ISP_DSTAGE_STATISTICS</key>
                    <value>0x3UL</value>
                    <comment>Statistics</comment>
                </define>
                <define>
                    <key>ISP_DSTAGE_DISTORTION</key>
                    <value>0x4UL</value>
                    <comment>Distortion Correction</comment>
                </define>
                <define>
                    <key>ISP_DSTAGE_DEFPIX_PROG</key>
                    <value>0x5UL</value>
                    <comment>Defective Pixel Correction</comment>
                </define>
                <define>
                    <key>ISP_DSTAGE_BLACK_LEVEL</key>
                    <value>0x6UL</value>
                    <comment>Black Level Compensation</comment>
                </define>
                <define>
                    <key>ISP_DSTAGE_CROSSTALK</key>
                    <value>0x7UL</value>
                    <comment>Cross-talk Correction</comment>
                </define>
                <define>
                    <key>ISP_DSTAGE_FOCUS_STATS</key>
                    <value>0x8UL</value>
                    <comment>Focus statistics</comment>
                </define>
                <define>
                    <key>ISP_DSTAGE_COUNT</key>
                    <value>0x9UL</value>
                    <comment>Count of statges</comment>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>AMAC</corePrefix>
            <prefixName>AMAC</prefixName>
            <registerRangeList>
                <range>
                    <start>gmac0_flowcntl_th</start>
                    <end>gmac0_eeerxdurationcount</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>gmac0_xmtcontrol_0</start>
                    <end>gmac0_xmtstatus1_0</end>
                    <action>Structure</action>
                    <identifier>AMAC_TX_CHAN0_RDBType</identifier>
                    <instance>tx_chan0_regs</instance>
                    <count>1</count>
                </range>
                <range>
                    <start>gmac0_xmtcontrol_1</start>
                    <end>gmac0_xmtstatus1_1</end>
                    <action>Structure</action>
                    <identifier>AMAC_TX_CHAN1_RDBType</identifier>
                    <instance>tx_chan1_regs</instance>
                    <count>1</count>
                </range>
                <range>
                    <start>gmac0_xmtcontrol_2</start>
                    <end>gmac0_xmtstatus1_2</end>
                    <action>Structure</action>
                    <identifier>AMAC_TX_CHAN2_RDBType</identifier>
                    <instance>tx_chan2_regs</instance>
                    <count>1</count>
                </range>
                <range>
                    <start>gmac0_xmtcontrol_3</start>
                    <end>gmac0_xmtstatus1_3</end>
                    <action>Structure</action>
                    <identifier>AMAC_TX_CHAN3_RDBType</identifier>
                    <instance>tx_chan3_regs</instance>
                    <count>1</count>
                </range>
                <range>
                    <start>gmac0_cksum_control</start>
                    <end>gmac0_txqosq3octet_hi</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>unimac0_pause_quant</start>
                    <end>unimac0_mac_pfc_refresh_ctrl</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>ETHER_TX_CHAN_CNT</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>ETHER_RX_CHAN_CNT</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_TIMER_FREQ_MHZ</key>
                    <value>100UL</value>
                </define>
                <define>
                    <key>AMAC_TXDMA_FLAG_CRC_MASK</key>
                    <value>0x3UL</value>
                </define>
                <define>
                    <key>AMAC_TXDMA_FLAG_CRC_APPEND</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>AMAC_TXDMA_FLAG_CRC_OVERWRITE</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>AMAC_TXDMA_FLAG_CRC_FORWARD</key>
                    <value>0x2UL</value>
                </define>
                <define>
                    <key>AMAC_TXDMA_FLAG_CRC_RSVD</key>
                    <value>0x3UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_STATE_DISABLED</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_STATE_ACTIVE</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_STATE_IDLE</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_STATE_STOPPED</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_STATE_SUSPEND</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_NOERR</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_PROT_ERR</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_FIFO_UNDERRUN</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_TRANSFER_ERR</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_DESC_READ_ERR</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_CORE_ERR</key>
                    <value>5UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_DESC_PARITY_ERR</key>
                    <value>6UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_MIN</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_DESC_PROTO_ERR</key>
                    <value>CHAN_ERR_MIN</value>
                </define>
                <define>
                    <key>AMAC_CHAN_FIFO_UN_ON_ERR</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_DATA_TRANS_ERR</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_DESC_READ_ERR</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_CORE_ERR</key>
                    <value>5UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_DESC_PARITY_ERR</key>
                    <value>6UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_MAX</key>
                    <value>AMAC_CHAN_DESC_PARITY_ERR</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_EOT_EN</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_EOT_DIS</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_IOC_EN</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_IOC_DIS</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_EOF_EN</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_EOF_DIS</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_SOF_EN</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_SOF_DIS</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_BUFCOUNT_ZERO</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_DATAPTRLOW_ZERO</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_DATAPTRHIGH_ZERO</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>UMAC_CMDCFG_ETH_SPEED_10MBPS</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>UMAC_CMDCFG_ETH_SPEED_100MBPS</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>UMAC_CMDCFG_ETH_SPEED_1GBPS</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>UMAC_CMDCFG_ETH_SPEED_2_5GBPS</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>UMAC_CMDCFG_HD_HALF_DUPLEX</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>UMAC_CMDCFG_HD_FULL_DUPLEX</key>
                    <value>0UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>TMR</corePrefix>
            <prefixName>CCT</prefixName>
            <registerRangeList>
                <range>
                    <start>cct_ccr0_val</start>
                    <end>cct_ccr0_trig</end>
                    <action>Structure</action>
                    <identifier>CCT_CCR_RDBType</identifier>
                    <instance>cct_ccr_regs</instance>
                    <count>4</count>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>CCT_MAX_CHAN_CNT</key>
                    <value>4UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>QSPI</corePrefix>
            <prefixName>QSPI</prefixName>
            <constants>
                <define>
                    <key>QSPI_MSPI_FIFO_LEN</key>
                    <value>16UL</value>
                </define>
                <define>
                    <key>QSPI_RAF_FIFO_LEN</key>
                    <value>256UL</value>
                </define>
                <define>
                    <key>QSPI_MSPI_CDRAM_CMD_CONTINUE</key>
                    <value>0x80UL</value>
                </define>
                <define>
                    <key>QSPI_RAF_WORD_LEN</key>
                    <value>0x4UL</value>
                </define>
                <define>
                    <key>QSPI_RAF_LEN_TO_WORDS(readLen)</key>
                    <value>((readLen) / QSPI_RAF_WORD_LEN)</value>
                </define>
                <define>
                    <key>QSPI_RAF_WATERMARK_64_WORDS</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>QSPI_RAF_WATERMARK_32_WORDS</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>QSPI_RAF_WATERMARK_16_WORDS</key>
                    <value>0x2UL</value>
                </define>
                <define>
                    <key>QSPI_RAF_WATERMARK_8_WORDS</key>
                    <value>0x3UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>PWM</corePrefix>
            <prefixName>PWM</prefixName>
        </RDB>
        <RDB>
            <corePrefix>AVT</corePrefix>
            <prefixName>AVT</prefixName>
            <constants>
                <define>
                    <key>AVT_CLOCK</key>
                    <value>50000000ULL</value>
                </define>
                <define>
                    <key>AVT_NCO_REF_CLOCK</key>
                    <value>400000000ULL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>TOP_MISC</corePrefix>
            <prefixName>BRPHY_MISC</prefixName>
            <registerRangeList>
                <range>
                    <start>spare_reg_0</start>
                    <end>test_reg1</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>interrupt_status_reg</start>
                    <end>tpin_val</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>BRPHY_TOP_MISC_0_BASE</key>
                    <value>TOP_MISCREG_BASE</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CHIP_MISC</corePrefix>
            <prefixName>VTMON</prefixName>
            <registerRangeList>
                <range>
                    <start>spare_reg_0</start>
                    <end>vtmon_ana_cntrl</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>VTMON_TEMP_BIAS</key>
                    <value>41335000L</value>
                </define>
                <define>
                    <key>VTMON_TEMP_PRESCALE</key>
                    <value>49055L</value>
                </define>
                <define>
                    <key>VTMON_TEMP_DIV</key>
                    <value>100000L</value>
                </define>
                <define>
                    <key>VTMON_VOLTAGE_SHIFT</key>
                    <value>10U</value>
                </define>
                <define>
                    <key>VTMON_V1P0_SCALE</key>
                    <value>1257U</value>
                </define>
                <define>
                    <key>VTMON_V1P8_SCALE</key>
                    <value>550U</value>
                </define>
                <define>
                    <key>VTMON_V3P3_2P5_SCALE</key>
                    <value>1100U</value>
                </define>
                <define>
                    <key>VTMON_TEMP_MON</key>
                    <value>0x0U</value>
                </define>
                <define>
                    <key>VTMON_V1P0_MON</key>
                    <value>0x1U</value>
                </define>
                <define>
                    <key>VTMON_V1P8_MON</key>
                    <value>0x2U</value>
                </define>
                <define>
                    <key>VTMON_V3P3_2P5_MON</key>
                    <value>0x3U</value>
                </define>
                <define>
                    <key>VTMON_ALL_MON</key>
                    <value>0x4U</value>
                </define>
                <define>
                    <key>VTMON_TEMP(aVal)</key>
                    <value>((int16_t)((VTMON_TEMP_BIAS - (((int32_t)(aVal)) * VTMON_TEMP_PRESCALE)) / VTMON_TEMP_DIV))</value>
                </define>
                <define>
                    <key>VTMON_TEMP_TOREG(aVal)</key>
                    <value>((uint16_t)((int16_t)((VTMON_TEMP_BIAS - (((int32_t)aVal) * VTMON_TEMP_DIV)) / VTMON_TEMP_PRESCALE)))</value>
                </define>
                <define>
                    <key>VTMON_VOLT_V1P0(aVal)</key>
                    <value>((VTMON_V1P0_SCALE * (aVal)) >> VTMON_VOLTAGE_SHIFT)</value>
                </define>
                <define>
                    <key>VTMON_VOLT_V1P0_TOREG(aVal)</key>
                    <value>((uint16_t)((((uint32_t)aVal) &#60;&#60; VTMON_VOLTAGE_SHIFT)/ VTMON_V1P0_SCALE))</value>
                </define>
                <define>
                    <key>VTMON_VOLT_V1P8(aVal)</key>
                    <value>((VTMON_V1P8_SCALE * (aVal) >> VTMON_VOLTAGE_SHIFT))</value>
                </define>
                <define>
                    <key>VTMON_VOLT_V1P8_TOREG(aVal)</key>
                    <value>((uint16_t)((((uint32_t)aVal) &#60;&#60; VTMON_VOLTAGE_SHIFT)/ VTMON_V1P8_SCALE))</value>
                </define>
                <define>
                    <key>VTMON_VOLT_V3P3_2P5(aVal)</key>
                    <value>((VTMON_V3P3_2P5_SCALE * (aVal) >> VTMON_VOLTAGE_SHIFT))</value>
                </define>
                <define>
                    <key>VTMON_VOLT_V3P3_2P5_TOREG(aVal)</key>
                    <value>((uint16_t)((((uint32_t)aVal) &#60;&#60; VTMON_VOLTAGE_SHIFT)/ VTMON_V3P3_2P5_SCALE))</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>WDT</corePrefix>
            <prefixName>WDT</prefixName>
            <constants>
                <define>
                    <key>WDT_CLOCK</key>
                    <value>400000000UL</value>
                </define>
                <define>
                    <key>WDT_NUM_HW_ID</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>WDT_REG_UNLOCK</key>
                    <value>0x1ACCE551UL</value>
                </define>
                <define>
                    <key>WDT_REG_LOCK</key>
                    <value>0x0UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>TIM</corePrefix>
            <prefixName>TIM</prefixName>
            <registerRangeList>
                <range>
                    <start>timer1load</start>
                    <end>timer1bgload</end>
                    <action>Structure</action>
                    <identifier>TIM_CHAN_RDBType</identifier>
                    <instance>tim_chan_regs</instance>
                    <count>2</count>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>TIM_CLOCK</key>
                    <value>50000000UL</value>
                </define>
                <define>
                    <key>TIM_MAX_CHANNELS</key>
                    <value>2UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>URT</corePrefix>
            <prefixName>UART</prefixName>
            <constants>
                <define>
                    <key>UART_CLOCK</key>
                    <value>25000000UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>ADC</corePrefix>
            <prefixName>ADC</prefixName>
        </RDB>
        <RDB>
            <corePrefix>WATCHDOG</corePrefix>
            <prefixName>PP_WD</prefixName>
            <registerRangeList>
                <range>
                    <start>wd_ctrl_mp_0</start>
                    <end>wd_timer_mp_0</end>
                    <action>Structure</action>
                    <identifier>PP_WD_MPTYPE</identifier>
                    <instance>mp</instance>
                    <count>8</count>
                </range>
                <range>
                    <start>wd_ctrl_sp_0</start>
                    <end>wd_timer_sp_0</end>
                    <action>Structure</action>
                    <identifier>PP_WD_SPTYPE</identifier>
                    <instance>sp</instance>
                    <count>2</count>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>PP_WD_REGWRITE_FIRSTCODE</key>
                    <value>0xDEADA55AUL</value>
                </define>
                <define>
                    <key>PP_WD_REGWRITE_SECONDCODE</key>
                    <value>0x21525AA5UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CHIP_MISC</corePrefix>
            <prefixName>MCU</prefixName>
            <registerRangeList>
                <range>
                    <start>vtmon_ana_cntrl</start>
                    <end>spare_reg_2</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>MCU_TEST_PIN_SEL_2_GTX_CLK_MASK</key>
                    <value>0x0400U</value>
                </define>
                <define>
                    <key>MCU_TEST_PIN_SEL_2_TX_EN_MASK</key>
                    <value>0x0200U</value>
                </define>
                <define>
                    <key>MCU_TEST_PIN_SEL_2_TXD_3_MASK</key>
                    <value>0x0100U</value>
                </define>
                <define>
                    <key>MCU_TEST_PIN_SEL_2_TXD_2_MASK</key>
                    <value>0x0080U</value>
                </define>
                <define>
                    <key>MCU_TEST_PIN_SEL_2_TXD_1_MASK</key>
                    <value>0x0040U</value>
                </define>
                <define>
                    <key>MCU_TEST_PIN_SEL_2_TXD_0_MASK</key>
                    <value>0x0020U</value>
                </define>
                <define>
                    <key>MCU_REVISION_A0</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>MCU_REVISION_B0</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>MCU_REVISION_C0</key>
                    <value>0x2UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CPU</corePrefix>
            <prefixName>MCU_CPU</prefixName>
            <constants>
                <define>
                    <key>MCU_CPU_DHSCTL_DHS0SELCPU_MASK</key>
                    <value>0x00000000UL</value>
                </define>
                <define>
                    <key>MCU_CPU_DHSCTL_DHS0SELDISPLAY_MASK</key>
                    <value>0x00000001UL</value>
                </define>
                <define>
                    <key>MCU_CPU_DHSCTL_DHS0SELIMG_MASK</key>
                    <value>0x00000002UL</value>
                </define>
                <define>
                    <key>MCU_CPU_DHSCTL_DHS1SELCPU_MASK</key>
                    <value>0x00000000UL</value>
                </define>
                <define>
                    <key>MCU_CPU_DHSCTL_DHS1SELDISPLAY_MASK</key>
                    <value>0x00000040UL</value>
                </define>
                <define>
                    <key>MCU_CPU_DHSCTL_DHS1SELIMG_MASK</key>
                    <value>0x00000080UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>IRQ</corePrefix>
            <prefixName>PP_IRQ</prefixName>
            <registerRangeList>
                <range>
                    <start>isp0_irq_status</start>
                    <end>isp0_irq_clear_en</end>
                    <action>Structure</action>
                    <identifier>PP_IRQ_ISPTYPE</identifier>
                    <instance>isp</instance>
                    <count>2</count>
                </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>ISPV</corePrefix>
            <prefixName>PP_ISP</prefixName>
        </RDB>
        <RDB>
            <corePrefix>MP</corePrefix>
            <prefixName>PP_VMP</prefixName>
            <registerRangeList>
                <range>
                    <start>gpdata0</start>
                    <end>gpdata0</end>
                    <action>Structure</action>
                    <identifier>PP_VMP_GPDATATYPE</identifier>
                    <instance>gpdata</instance>
                    <count>8</count>
                </range>
                <range>
                    <start>test_and_set_0</start>
                    <end>test_and_set_0</end>
                    <action>Structure</action>
                    <identifier>PP_VMP_SEM0Type</identifier>
                    <instance>sem0</instance>
                    <count>1</count>
                </range>
                <range>
                    <start>test_and_set_1</start>
                    <end>test_and_set_1</end>
                    <action>Structure</action>
                    <identifier>PP_VMP_SEM1Type</identifier>
                    <instance>sem1</instance>
                    <count>1</count>
                </range>
            </registerRangeList>
        </RDB>
         <RDB>
            <corePrefix>SP</corePrefix>
            <prefixName>PP_VSP</prefixName>
            <registerRangeList>
                <range>
                    <start>gpdata0</start>
                    <end>gpdata0</end>
                    <action>Structure</action>
                    <identifier>PP_VSP_GPDATATYPE</identifier>
                    <instance>gpdata</instance>
                    <count>10</count>
                </range>
                <range>
                    <start>test_and_set_0</start>
                    <end>test_and_set_0</end>
                    <action>Structure</action>
                    <identifier>PP_VSP_SEM0Type</identifier>
                    <instance>sem0</instance>
                    <count>1</count>
                </range>
                <range>
                    <start>test_and_set_1</start>
                    <end>test_and_set_1</end>
                    <action>Structure</action>
                    <identifier>PP_VSP_SEM1Type</identifier>
                    <instance>sem1</instance>
                    <count>1</count>
                </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>DSI1</corePrefix>
            <prefixName>DSI</prefixName>
            <constants>
                <define>
                    <key>DSI_CTRL_HS_CLKC_BYTE</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>DSI_DISP0_CTRL_MODE_VID</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>DSI_DISP0_CTRL_PFORMAT_24</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>DSI_ESC_CLK_LPDT_VAL</key>
                    <value>0x14UL</value>
                    <comment> Value for LPDT Width in Escape Clock</comment>
                </define>
                <define>
                    <key>DSI_PIX_CLK_DIV</key>
                    <value>0x08UL</value>
                    <comment>value for Pixel Clock Divider</comment>
                </define>
             </constants>
        </RDB>
        <RDB>
            <corePrefix>DISP_AFE</corePrefix>
            <prefixName>DISP_AFE</prefixName>
            <constants>
                <define>
                    <key>DISP_AFE_PIO_ACTRL_SLEW_SHIFT</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>DISP_AFE_LDO_EN</key>
                    <value>0x00748488UL</value>
                    <comment>Value of LDO_EN register to enable operation</comment>
                </define>
                <define>
                    <key>DISP_AFE_LVDS_ACTRL_VAL</key>
                    <value>0x000152C7UL</value>
                    <comment>Value for TX0_ACTRL register</comment>
                </define>
                <define>
                    <key>DISP_AFE_DRIVE_STRENGTH_BT656</key>
                    <value>6UL</value>
                    <comment>Value of drive strength for BT656</comment>
                </define>
                <define>
                    <key>DISP_AFE_DRIVE_STRENGTH_DSI</key>
                    <value>7UL</value>
                    <comment>Value of drive strength for DSI</comment>
                </define>
                <define>
                    <key>DISP_AFE_DRIVE_SLEWRATE_BT656</key>
                    <value>0UL</value>
                    <comment>Value of Slewrate for BT656</comment>
                </define>
                <define>
                    <key>DISP_AFE_DRIVE_SLEWRATE_DSI</key>
                    <value>0UL</value>
                    <comment> Value of Slewrate for DSI</comment>
                </define>
                <define>
                    <key>DISP_AFE_PIO_ACTRL_BT656</key>
                    <value>((DISP_AFE_DRIVE_SLEWRATE_BT656 &#60;&#60; DISP_AFE_PIO_ACTRL_SLEW_SHIFT)   \
                                         | DISP_AFE_DRIVE_STRENGTH_BT656)</value>
                    <comment> Value for pio_lane0_actrl register </comment>
                </define>
                <define>
                    <key>DISP_AFE_PIO_ACTRL_DSI</key>
                    <value>((DISP_AFE_DRIVE_SLEWRATE_DSI &#60;&#60; DISP_AFE_PIO_ACTRL_SLEW_SHIFT)   \
                                         | DISP_AFE_DRIVE_STRENGTH_DSI)</value>
                    <comment>  Value for pio_lane0_actrl register </comment>
                </define>
             </constants>
        </RDB>
        <RDB>
            <corePrefix>DISP_MISC</corePrefix>
            <prefixName>DISP_MISC</prefixName>
            <constants>
                <define>
                    <key>MISC_ISPO_SYNC_LINES</key>
                    <value>16UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPO_CTRL_DATA_FORMAT_422P</key>
                    <value>5UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPO_CTRL_OUTPUT_WIDTH_8BIT</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPO_CTRL_SHIFT_8BIT</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPO_CTRL_OUTPUT_WIDTH_16BIT</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPO_CTRL_SHIFT_0BIT</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPO_CTRL_DATA_FORMAT_444P</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPO_CTRL_DATA_FORMAT_420P</key>
                    <value>6UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPO_CTRL_DATA_FORMAT_IL</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPO_CTRL_DATA_FORMAT_420H</key>
                    <value>7UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPO_CTRL_DATA_FORMAT_YUYV422</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPO_CTRL_DATA_FORMAT_YVYU422</key>
                    <value>9UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPO_CTRL_DATA_FORMAT_UYVY422</key>
                    <value>10UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPO_CTRL_DATA_FORMAT_VYUY422</key>
                    <value>11UL</value>
                </define>
                <define>
                    <key>DISP_MISC_TOP_C_ARCACHE_3</key>
                    <value>0x00000003UL</value>
                </define>
                <define>
                    <key>DISP_MISC_TOP_C_AWCACHE_3</key>
                    <value>0x00000003UL</value>
                </define>
                <define>
                    <key>DISP_MISC_LVDS_FRAMER_LVDS_MODE_18BIT_MASK</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>DISP_MISC_DISP_LVDS_FRAMER_MODE_18BIT_SHIFT</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>DISP_MISC_LVDS_FRAMER_LVDS_MAPSEL_24_1</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>DISP_MISC_LVDS_FRAMER_LVDS_MAPSEL_24_0</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>DISP_MISC_LVDS_FRAMER_MASK_SYNC_MASK</key>
                    <value>0x00000100UL</value>
                </define>
                <define>
                    <key>DISP_MISC_LVDS_FRAMER_DE_SHIFT</key>
                    <value>6UL</value>
                </define>
                <define>
                    <key>DISP_MISC_LVDS_FRAMER_DE_MASK</key>
                    <value>0x000000C0UL</value>
                </define>
                <define>
                    <key>DISP_MISC_LVDS_FRAMER_PIX_REQ_NO_3</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>DISP_MISC_LVDS_FRAMER_PIX_REQ_NO_SHIFT</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>DISP_MISC_LVDS_FRAMER_PIX_REQ_NO_MASK</key>
                    <value>0x0000001cUL</value>
                </define>
                <define>
                    <key>DISP_MISC_LVDS_FRAMER_PIX_CLK_EN_MASK</key>
                    <value>0x00000020UL</value>
                </define>
                <define>
                    <key>DISP_MISC_BE_MISC_CTRL_BT656_O_DATA_SEL_1X</key>
                    <value>1UL  &#60;&#60; DISP_MISC_BMC_BT656_OUTPUT_DATA_SEL_SHIFT</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPYI_CTRL_CS_FORMAT_444</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPYI_CTRL_CS_FORMAT_422</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPYI_CTRL_CS_FORMAT_420</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPYI_CTRL_BYTES_SAMPLE_16_BIT</key>
                    <value>0x00000001UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPYI_CTRL_DATA_FORMAT_PLANAR</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPYI_CTRL_CC_ORDER_RGB_YUV</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPYI_CTRL_MAX_BURST_LEN_16</key>
                    <value>0xFUL</value>
                </define>
                <define>
                    <key>DISP_MISC_ISPYI_CTRL_MAX_BURST_LEN_8</key>
                    <value>0x7UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CMP_2</corePrefix>
            <prefixName>CMP</prefixName>
            <constants>
                <define>
                    <key>CMP_BLEND_0_CTRL_FRONT_ZERO</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>CMP_BLEND_0_CTRL_FRONT_ONE</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>CMP_BLEND_0_CTRL_FRONT_FRONT_ALPHA</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>CMP_BLEND_0_CTRL_FRONT_ONE_MINUS_FRONT_ALPHA</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>CMP_BLEND_0_CTRL_FRONT_CONSTANT_ALPHA</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>CMP_BLEND_0_CTRL_FRONT_ONE_MINUS_CONSTANT_ALPHA</key>
                    <value>5UL</value>
                </define>
                <define>
                    <key>CMP_BLEND_0_CTRL_SOURCE_SURFACE_V0</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>CMP_BLEND_0_CTRL_SOURCE_BACKGROUND_BYPASS</key>
                    <value>15UL</value>
                </define>
                <define>
                    <key>CMP_BLEND_0_CTRL_BACK_ONE</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>CMP_BLEND_1_CTRL_SOURCE_SURFACE_G0</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>CMP_BLEND_1_CTRL_SOURCE_BACKGROUND_BYPASS</key>
                    <value>15UL</value>
                </define>
                <define>
                    <key>CMP_BLEND_1_CTRL_BACK_ONE</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>CMP_BLEND_1_CTRL_FRONT_ZERO</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>CMP_BVB_STATUS_RSVD0_MASK</key>
                    <value>0xffffffe0UL</value>
                </define>
                <define>
                    <key>CMP_OUT_CTRL_OUT_TO_DS_CTRL_ENABLE</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>CMP_OUT_CTRL_OUT_TO_VEC_CTRL_ENABLE</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>CMP_OUT_CTRL_CLIP_CTRL_ENABLE</key>
                    <value>1UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>GFD_ONLY</corePrefix>
            <prefixName>GFD</prefixName>
            <constants>
                <define>
                    <key>GFD_STATUS_RSVD0_MASK</key>
                    <value>0xffffff00UL</value>
                </define>
                <define>
                    <key>GFD_EN_CTRL_STOP_ON_FIELD_END</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>GFD_EN_ENABLE_ENABLE</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>GFD_FMT_1_TYPE_OTHER_FORMATS</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>GFD_FMT_1_TYPE_PALETTE_FORMAT</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>GFD_FMT_1_TYPE_WRGB1555_RGBW5551</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>GFD_FMT_1_VAL_GEN_8888</key>
                    <value>((GFD_FMT_1_TYPE_OTHER_FORMATS &#60;&#60; GFD_FORMAT_DEF_1_FORMAT_TYPE_SHIFT)    \
                                          | (8UL &#60;&#60; GFD_FORMAT_DEF_1_CH3_NUM_BITS_SHIFT)                          \
                                          | (8UL &#60;&#60; GFD_FORMAT_DEF_1_CH2_NUM_BITS_SHIFT)                          \
                                          | (8UL &#60;&#60; GFD_FORMAT_DEF_1_CH1_NUM_BITS_SHIFT)                          \
                                          | (8UL &#60;&#60; GFD_FORMAT_DEF_1_CH0_NUM_BITS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_1_VAL_GEN_4444</key>
                    <value>((GFD_FMT_1_TYPE_OTHER_FORMATS &#60;&#60; GFD_FORMAT_DEF_1_FORMAT_TYPE_SHIFT)    \
                                          | (4UL &#60;&#60; GFD_FORMAT_DEF_1_CH3_NUM_BITS_SHIFT)                          \
                                          | (4UL &#60;&#60; GFD_FORMAT_DEF_1_CH2_NUM_BITS_SHIFT)                          \
                                          | (4UL &#60;&#60; GFD_FORMAT_DEF_1_CH1_NUM_BITS_SHIFT)                          \
                                          | (4UL &#60;&#60; GFD_FORMAT_DEF_1_CH0_NUM_BITS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_1_VAL_GEN_1555</key>
                    <value>((GFD_FMT_1_TYPE_WRGB1555_RGBW5551 &#60;&#60; GFD_FORMAT_DEF_1_FORMAT_TYPE_SHIFT)\
                                          | (1UL &#60;&#60; GFD_FORMAT_DEF_1_CH3_NUM_BITS_SHIFT)                          \
                                          | (5UL &#60;&#60; GFD_FORMAT_DEF_1_CH2_NUM_BITS_SHIFT)                          \
                                          | (5UL &#60;&#60; GFD_FORMAT_DEF_1_CH1_NUM_BITS_SHIFT)                          \
                                          | (5UL &#60;&#60; GFD_FORMAT_DEF_1_CH0_NUM_BITS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_1_VAL_AP88</key>
                    <value>((GFD_FMT_1_TYPE_PALETTE_FORMAT &#60;&#60; GFD_FORMAT_DEF_1_FORMAT_TYPE_SHIFT)   \
                                          | (8UL &#60;&#60; GFD_FORMAT_DEF_1_CH3_NUM_BITS_SHIFT)                          \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH2_NUM_BITS_SHIFT)                          \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH1_NUM_BITS_SHIFT)                          \
                                          | (8UL &#60;&#60; GFD_FORMAT_DEF_1_CH0_NUM_BITS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_1_VAL_P0</key>
                    <value>((GFD_FMT_1_TYPE_PALETTE_FORMAT &#60;&#60; GFD_FORMAT_DEF_1_FORMAT_TYPE_SHIFT)   \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH3_NUM_BITS_SHIFT)                          \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH2_NUM_BITS_SHIFT)                          \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH1_NUM_BITS_SHIFT)                          \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH0_NUM_BITS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_1_VAL_P1</key>
                    <value>((GFD_FMT_1_TYPE_PALETTE_FORMAT &#60;&#60; GFD_FORMAT_DEF_1_FORMAT_TYPE_SHIFT)   \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH3_NUM_BITS_SHIFT)                          \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH2_NUM_BITS_SHIFT)                          \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH1_NUM_BITS_SHIFT)                          \
                                          | (1UL &#60;&#60; GFD_FORMAT_DEF_1_CH0_NUM_BITS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_1_VAL_P2</key>
                    <value>((GFD_FMT_1_TYPE_PALETTE_FORMAT &#60;&#60; GFD_FORMAT_DEF_1_FORMAT_TYPE_SHIFT)   \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH3_NUM_BITS_SHIFT)                          \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH2_NUM_BITS_SHIFT)                          \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH1_NUM_BITS_SHIFT)                          \
                                          | (2UL &#60;&#60; GFD_FORMAT_DEF_1_CH0_NUM_BITS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_1_VAL_P4</key>
                    <value>((GFD_FMT_1_TYPE_PALETTE_FORMAT &#60;&#60; GFD_FORMAT_DEF_1_FORMAT_TYPE_SHIFT)   \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH3_NUM_BITS_SHIFT)                          \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH2_NUM_BITS_SHIFT)                          \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH1_NUM_BITS_SHIFT)                          \
                                          | (4UL &#60;&#60; GFD_FORMAT_DEF_1_CH0_NUM_BITS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_1_VAL_P8</key>
                    <value>((GFD_FMT_1_TYPE_PALETTE_FORMAT &#60;&#60; GFD_FORMAT_DEF_1_FORMAT_TYPE_SHIFT)   \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH3_NUM_BITS_SHIFT)                          \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH2_NUM_BITS_SHIFT)                          \
                                          | (0UL &#60;&#60; GFD_FORMAT_DEF_1_CH1_NUM_BITS_SHIFT)                          \
                                          | (8UL &#60;&#60; GFD_FORMAT_DEF_1_CH0_NUM_BITS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_AYCRCB8888</key>
                    <value>((24UL &#60;&#60; GFD_FORMAT_DEF_2_CH3_LSB_POS_SHIFT)               \
                                          | (16UL &#60;&#60; GFD_FORMAT_DEF_2_CH2_LSB_POS_SHIFT)             \
                                          | ( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH1_LSB_POS_SHIFT)             \
                                          | ( 8UL &#60;&#60; GFD_FORMAT_DEF_2_CH0_LSB_POS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_YCRCBA8888</key>
                    <value>(( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH3_LSB_POS_SHIFT)               \
                                          | (24UL &#60;&#60; GFD_FORMAT_DEF_2_CH2_LSB_POS_SHIFT)             \
                                          | ( 8UL &#60;&#60; GFD_FORMAT_DEF_2_CH1_LSB_POS_SHIFT)             \
                                          | (16UL &#60;&#60; GFD_FORMAT_DEF_2_CH0_LSB_POS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_ARGB8888</key>
                    <value>((24UL &#60;&#60; GFD_FORMAT_DEF_2_CH3_LSB_POS_SHIFT)               \
                                          | (16UL &#60;&#60; GFD_FORMAT_DEF_2_CH2_LSB_POS_SHIFT)             \
                                          | ( 8UL &#60;&#60; GFD_FORMAT_DEF_2_CH1_LSB_POS_SHIFT)             \
                                          | ( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH0_LSB_POS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_RGBA8888</key>
                    <value>(( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH3_LSB_POS_SHIFT)               \
                                          | (24UL &#60;&#60; GFD_FORMAT_DEF_2_CH2_LSB_POS_SHIFT)             \
                                          | (16UL &#60;&#60; GFD_FORMAT_DEF_2_CH1_LSB_POS_SHIFT)             \
                                          | ( 8UL &#60;&#60; GFD_FORMAT_DEF_2_CH0_LSB_POS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_WRGB1555</key>
                    <value>((15UL &#60;&#60; GFD_FORMAT_DEF_2_CH3_LSB_POS_SHIFT)               \
                                          | (10UL &#60;&#60; GFD_FORMAT_DEF_2_CH2_LSB_POS_SHIFT)             \
                                          | ( 5UL &#60;&#60; GFD_FORMAT_DEF_2_CH1_LSB_POS_SHIFT)             \
                                          | ( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH0_LSB_POS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_RGBW5551</key>
                    <value>(( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH3_LSB_POS_SHIFT)               \
                                          | (11UL &#60;&#60; GFD_FORMAT_DEF_2_CH2_LSB_POS_SHIFT)             \
                                          | ( 6UL &#60;&#60; GFD_FORMAT_DEF_2_CH1_LSB_POS_SHIFT)             \
                                          | ( 1UL &#60;&#60; GFD_FORMAT_DEF_2_CH0_LSB_POS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_ARGB4444</key>
                    <value>((12UL &#60;&#60; GFD_FORMAT_DEF_2_CH3_LSB_POS_SHIFT)               \
                                          | ( 8UL &#60;&#60; GFD_FORMAT_DEF_2_CH2_LSB_POS_SHIFT)             \
                                          | ( 4UL &#60;&#60; GFD_FORMAT_DEF_2_CH1_LSB_POS_SHIFT)             \
                                          | ( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH0_LSB_POS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_RGBA4444</key>
                    <value>(( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH3_LSB_POS_SHIFT)               \
                                          | (12UL &#60;&#60; GFD_FORMAT_DEF_2_CH2_LSB_POS_SHIFT)             \
                                          | ( 8UL &#60;&#60; GFD_FORMAT_DEF_2_CH1_LSB_POS_SHIFT)             \
                                          | ( 4UL &#60;&#60; GFD_FORMAT_DEF_2_CH0_LSB_POS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_AP88</key>
                    <value>(( 8UL &#60;&#60; GFD_FORMAT_DEF_2_CH3_LSB_POS_SHIFT)               \
                                          | ( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH2_LSB_POS_SHIFT)             \
                                          | ( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH1_LSB_POS_SHIFT)             \
                                          | ( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH0_LSB_POS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_Px</key>
                    <value>(( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH3_LSB_POS_SHIFT)               \
                                          | ( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH2_LSB_POS_SHIFT)             \
                                          | ( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH1_LSB_POS_SHIFT)             \
                                          | ( 0UL &#60;&#60; GFD_FORMAT_DEF_2_CH0_LSB_POS_SHIFT))</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_P0</key>
                    <value>GFD_FMT_2_VAL_Px</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_P1</key>
                    <value>GFD_FMT_2_VAL_Px</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_P2</key>
                    <value>GFD_FMT_2_VAL_Px</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_P4</key>
                    <value>GFD_FMT_2_VAL_Px</value>
                </define>
                <define>
                    <key>GFD_FMT_2_VAL_P8</key>
                    <value>GFD_FMT_2_VAL_Px</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>I2S</corePrefix>
            <prefixName>I2S</prefixName>
             <registerRangeList>
                <range>
                    <start>i2stxctrla_ch0</start>
                    <end>DataRegister_ch0</end>
                    <action>Structure</action>
                    <identifier>I2S_CHANNEL_TYPE</identifier>
                    <instance>channel</instance>
                    <count>3</count>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>I2S_MAX_CHAN_CNT</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>I2S_INTMASK_TX_ALL_INT_MASK</key>
                    <value>I2S_INTMASK_TXUNDERFLOWMASK_MASK | I2S_INTMASK_TXFULLMASK_MASK | I2S_INTMASK_TXHALFEMPTYMASK_MASK | I2S_INTMASK_TXEMPTYMASK_MASK</value>
                </define>
                <define>
                    <key>I2S_INTMASK_RX_ALL_INT_MASK</key>
                    <value>I2S_INTMASK_RXOVERFLOWMASK_MASK | I2S_INTMASK_RXFULLMASK_MASK | I2S_INTMASK_RXHALFFULLMASK_MASK | I2S_INTMASK_RXEMPTYMASK_MASK</value>
                </define>
                <define>
                    <key>I2S_INTMASK_ALL_INT_MASK</key>
                    <value>I2S_INTMASK_TX_ALL_INT_MASK | I2S_INTMASK_RX_ALL_INT_MASK</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>PIXELVALVE</corePrefix>
            <prefixName>PV</prefixName>
            <constants>
                <define>
                    <key>PV_INTSTAT_RESERVED0_MASK</key>
                    <value>0xfffff000UL</value>
                </define>
                <define>
                    <key>PV_C_FIFO_FULL_LEVEL_9</key>
                    <value>0x00000009UL</value>
                </define>
                <define>
                    <key>PV_C_FIFO_FULL_LEVEL_HIGH_3</key>
                    <value>0x00000003UL</value>
                </define>
                <define>
                    <key>PV_C_PIX_F_18_24BPP_DSI_CMD_VID</key>
                    <value>0x00000004UL</value>
                </define>
                <define>
                    <key>PV_C_PCLK_SEL_DSI</key>
                    <value>0x00000000UL</value>
                </define>
                <define>
                    <key>PV_C_PCLK_SEL_DVP</key>
                    <value>0x00000001UL</value>
                </define>
                <define>
                    <key>PV_PULSE_MATCH_V_V_ST_V_ADR</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>PV_PULSE_MATCH_H_H_ST_H_FP</key>
                    <value>4UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>BVN_MVFD_MFD_8B_HD</corePrefix>
            <prefixName>MFD</prefixName>
            <corePrefixOverride>BVN_MVFD_MFD_8B_HD</corePrefixOverride>
            <constants>
                <define>
                    <key>MFD_ERR_INTSTAT_RESERVED0_MASK</key>
                    <value>0xfffffff8UL</value>
                </define>
                <define>
                    <key>MFD_FEEDER_CNTL_BOT_INIT_PHASE_16</key>
                    <value>0x00000010UL</value>
                </define>
                <define>
                    <key>MFD_FEEDER_CNTL_MEM_VID_MODE_2D</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>MFD_FEEDER_CNTL_BVB_VID_MODE_2D</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>MFD_FEEDER_CNTL_IMG_FMT_AVC_MPEG</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>MFD_FEEDER_CNTL_TOP_INIT_PHASE_112</key>
                    <value>0x00000070UL</value>
                </define>
                <define>
                    <key>MFD_FEEDER_CNTL_IMG_FMT_SHIFT</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>MFD_LAC_CNTL_CR_TYPE_CHROMA_422</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>MFD_LAC_CNTL_CR_TYPE_SHIFT</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>MFD_LAC_CNTL_O_TYPE_PROGRESSIVE</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>MFD_LAC_CNTL_CR_INTERPOLATION_FRAME</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>MFD_LAC_CNTL_STRIPE_WIDTH_SEL_128</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>MFD_LUMA_NMBY_VALUE_36</key>
                    <value>0x00000024UL</value>
                </define>
                <define>
                    <key>MFD_CHROMA_NMBY_VALUE_20</key>
                    <value>0x00000014UL</value>
                </define>
                <define>
                    <key>MFD_VGC_ORDER_COMP_3_SEL_CB</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>MFD_VGC_ORDER_COMP_2_SEL_Y0</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>MFD_VGC_ORDER_COMP_1_SEL_CR</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>MFD_VGC_ORDER_COMP_0_SEL_Y1</key>
                    <value>3UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>OTP</corePrefix>
            <prefixName>OTP</prefixName>
            <constants>
                <define>
                    <key>OTP_ADDR_START</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>OTP_ADDR_END</key>
                    <value>255UL</value>
                </define>
                <define>
                    <key>OTP_DATA_MASK_WITH_ECC</key>
                    <value>0x3FFFFFFUL</value>
                </define>
                <define>
                    <key>OTP_ECC_BITS</key>
                    <value>6UL</value>
                </define>
                <define>
                    <key>OTP_ADDR_BRCM_REG_START</key>
                    <value>12UL</value>
                </define>
                <define>
                    <key>OTP_ADDR_BRCM_REG_END</key>
                    <value>63UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>MMI</corePrefix>
            <prefixName>MDIO</prefixName>
            <constants>
                <define>
                    <key>MDIO_BASE0</key>
                    <value>MDIO_BASE</value>
                </define>
                <define>
                    <key>MDIO_BASE1</key>
                    <value>UNDEFINED</value>
                </define>
                <define>
                    <key>MDIO_BASE2</key>
                    <value>UNDEFINED</value>
                </define>
                <define>
                    <key>MDIO_CMD_OPCODE_CL22_WRITE</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>MDIO_CMD_OPCODE_CL22_READ</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>MDIO_CMD_OPCODE_CL45_WRITE_ADDR</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>MDIO_CMD_OPCODE_CL45_WRITE_DATA</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>MDIO_CMD_OPCODE_CL45_READ</key>
                    <value>3UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>AFE</corePrefix>
            <prefixName>AFE</prefixName>
        </RDB>
        <RDB>
            <corePrefix>DMA330</corePrefix>
            <prefixName>DMA330</prefixName>
        </RDB>
        <RDB>
            <corePrefix>SPI</corePrefix>
            <prefixName>SPI</prefixName>
        </RDB>
        <RDB>
            <corePrefix>SD_HOST_IP</corePrefix>
            <prefixName>SD_HOST_IP</prefixName>
        </RDB>
        <RDB>
            <corePrefix>SD_HOST</corePrefix>
            <prefixName>SD_HOST</prefixName>
        </RDB>
    </RDBList>
</RDB_Cfg>
