INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/AXI_DDR_ZC706/AXI_DDR_ZC706.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/AXI_DDR_ZC706/AXI_DDR_ZC706.srcs/sources_1/new/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/AXI_DDR_ZC706/AXI_DDR_ZC706.srcs/sources_1/new/fsm_v3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_v3'
