{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575654473611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575654473612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 11:47:53 2019 " "Processing started: Fri Dec  6 11:47:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575654473612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654473612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654473612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575654473734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575654473734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProyectoFinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ProyectoFinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProyectoFinal " "Found entity 1: ProyectoFinal" {  } { { "ProyectoFinal.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654482776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654482776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483074 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654483074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_datos-Behavioral " "Found design unit 1: memoria_datos-Behavioral" {  } { { "memoria_datos.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria_datos.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483075 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_datos " "Found entity 1: memoria_datos" {  } { { "memoria_datos.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654483075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_programa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_programa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_programa-Behavioral " "Found design unit 1: contador_programa-Behavioral" {  } { { "contador_programa.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/contador_programa.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483075 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_programa " "Found entity 1: contador_programa" {  } { { "contador_programa.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/contador_programa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654483075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/sensa_boton.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483076 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/sensa_boton.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654483076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_acoplo_1_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_acoplo_1_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_acoplo_1_fetch-Behavioral " "Found design unit 1: registro_acoplo_1_fetch-Behavioral" {  } { { "registro_acoplo_1_fetch.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_1_fetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483076 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_acoplo_1_fetch " "Found entity 1: registro_acoplo_1_fetch" {  } { { "registro_acoplo_1_fetch.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_1_fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654483076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_decodificacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulo_decodificacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_decodificacion-Behavioral " "Found design unit 1: modulo_decodificacion-Behavioral" {  } { { "modulo_decodificacion.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/modulo_decodificacion.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483077 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_decodificacion " "Found entity 1: modulo_decodificacion" {  } { { "modulo_decodificacion.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/modulo_decodificacion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654483077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_intermedio_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_intermedio_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_intermedio_decode-Behavioral " "Found design unit 1: registro_intermedio_decode-Behavioral" {  } { { "registro_intermedio_decode.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_intermedio_decode.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483077 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_intermedio_decode " "Found entity 1: registro_intermedio_decode" {  } { { "registro_intermedio_decode.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_intermedio_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654483077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_operandos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_operandos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector_operandos-Behavioral " "Found design unit 1: selector_operandos-Behavioral" {  } { { "selector_operandos.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/selector_operandos.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483077 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector_operandos " "Found entity 1: selector_operandos" {  } { { "selector_operandos.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/selector_operandos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654483077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_acoplo_2_decodifica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_acoplo_2_decodifica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_acoplo_2_decodifica-Behavioral " "Found design unit 1: registro_acoplo_2_decodifica-Behavioral" {  } { { "registro_acoplo_2_decodifica.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_2_decodifica.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483078 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_acoplo_2_decodifica " "Found entity 1: registro_acoplo_2_decodifica" {  } { { "registro_acoplo_2_decodifica.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_2_decodifica.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654483078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WB_Logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file WB_Logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB_Logic-Behavioral " "Found design unit 1: WB_Logic-Behavioral" {  } { { "WB_Logic.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/WB_Logic.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483078 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB_Logic " "Found entity 1: WB_Logic" {  } { { "WB_Logic.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/WB_Logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654483078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_exec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulo_exec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_exec-Behavioral " "Found design unit 1: modulo_exec-Behavioral" {  } { { "modulo_exec.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/modulo_exec.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483079 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_exec " "Found entity 1: modulo_exec" {  } { { "modulo_exec.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/modulo_exec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654483079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_acoplo_3_exec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_acoplo_3_exec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_acoplo_3_exec-Behavioral " "Found design unit 1: registro_acoplo_3_exec-Behavioral" {  } { { "registro_acoplo_3_exec.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_3_exec.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483079 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_acoplo_3_exec " "Found entity 1: registro_acoplo_3_exec" {  } { { "registro_acoplo_3_exec.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_3_exec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575654483079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654483079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProyectoFinal " "Elaborating entity \"ProyectoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575654483123 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "IN " "Pin \"IN\" not connected" {  } { { "ProyectoFinal.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { -376 1416 1584 -360 "IN\[3..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1575654483124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_programa contador_programa:contador_de_programa " "Elaborating entity \"contador_programa\" for hierarchy \"contador_programa:contador_de_programa\"" {  } { { "ProyectoFinal.bdf" "contador_de_programa" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { 984 168 384 1096 "contador_de_programa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575654483124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst\"" {  } { { "ProyectoFinal.bdf" "inst" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { -80 -64 96 0 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575654483125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Logic WB_Logic:inst7 " "Elaborating entity \"WB_Logic\" for hierarchy \"WB_Logic:inst7\"" {  } { { "ProyectoFinal.bdf" "inst7" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { 112 3896 4128 256 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575654483126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_acoplo_3_exec registro_acoplo_3_exec:inst9 " "Elaborating entity \"registro_acoplo_3_exec\" for hierarchy \"registro_acoplo_3_exec:inst9\"" {  } { { "ProyectoFinal.bdf" "inst9" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { 168 3480 3736 344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575654483127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_exec modulo_exec:inst8 " "Elaborating entity \"modulo_exec\" for hierarchy \"modulo_exec:inst8\"" {  } { { "ProyectoFinal.bdf" "inst8" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { 248 3080 3328 392 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575654483127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_acoplo_2_decodifica registro_acoplo_2_decodifica:inst6 " "Elaborating entity \"registro_acoplo_2_decodifica\" for hierarchy \"registro_acoplo_2_decodifica:inst6\"" {  } { { "ProyectoFinal.bdf" "inst6" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { 448 2656 2920 624 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575654483128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_operandos selector_operandos:inst5 " "Elaborating entity \"selector_operandos\" for hierarchy \"selector_operandos:inst5\"" {  } { { "ProyectoFinal.bdf" "inst5" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { 840 2192 2472 984 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575654483129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_datos memoria_datos:inst1 " "Elaborating entity \"memoria_datos\" for hierarchy \"memoria_datos:inst1\"" {  } { { "ProyectoFinal.bdf" "inst1" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { 904 1712 1936 1080 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575654483130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_decodificacion modulo_decodificacion:inst4 " "Elaborating entity \"modulo_decodificacion\" for hierarchy \"modulo_decodificacion:inst4\"" {  } { { "ProyectoFinal.bdf" "inst4" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { 728 1104 1368 968 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575654483131 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DatoOp2 modulo_decodificacion.vhd(58) " "Verilog HDL or VHDL warning at modulo_decodificacion.vhd(58): object \"DatoOp2\" assigned a value but never read" {  } { { "modulo_decodificacion.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/modulo_decodificacion.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575654483132 "|ProyectoFinal|modulo_decodificacion:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_acoplo_1_fetch registro_acoplo_1_fetch:inst3 " "Elaborating entity \"registro_acoplo_1_fetch\" for hierarchy \"registro_acoplo_1_fetch:inst3\"" {  } { { "ProyectoFinal.bdf" "inst3" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { 848 720 928 992 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575654483155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:MEMORIA_PROGRAMA " "Elaborating entity \"memoria\" for hierarchy \"memoria:MEMORIA_PROGRAMA\"" {  } { { "ProyectoFinal.bdf" "MEMORIA_PROGRAMA" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { 984 432 640 1064 "MEMORIA_PROGRAMA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575654483161 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0000 memoria.vhd(16) " "VHDL Signal Declaration warning at memoria.vhd(16): used explicit default value for signal \"Dir_0000\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483162 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0001 memoria.vhd(18) " "VHDL Signal Declaration warning at memoria.vhd(18): used explicit default value for signal \"Dir_0001\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483162 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0002 memoria.vhd(20) " "VHDL Signal Declaration warning at memoria.vhd(20): used explicit default value for signal \"Dir_0002\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483162 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0003 memoria.vhd(22) " "VHDL Signal Declaration warning at memoria.vhd(22): used explicit default value for signal \"Dir_0003\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483162 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0004 memoria.vhd(24) " "VHDL Signal Declaration warning at memoria.vhd(24): used explicit default value for signal \"Dir_0004\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483162 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0005 memoria.vhd(26) " "VHDL Signal Declaration warning at memoria.vhd(26): used explicit default value for signal \"Dir_0005\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483162 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0006 memoria.vhd(28) " "VHDL Signal Declaration warning at memoria.vhd(28): used explicit default value for signal \"Dir_0006\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483162 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0007 memoria.vhd(30) " "VHDL Signal Declaration warning at memoria.vhd(30): used explicit default value for signal \"Dir_0007\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0008 memoria.vhd(32) " "VHDL Signal Declaration warning at memoria.vhd(32): used explicit default value for signal \"Dir_0008\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0009 memoria.vhd(34) " "VHDL Signal Declaration warning at memoria.vhd(34): used explicit default value for signal \"Dir_0009\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_000A memoria.vhd(36) " "VHDL Signal Declaration warning at memoria.vhd(36): used explicit default value for signal \"Dir_000A\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_000B memoria.vhd(38) " "VHDL Signal Declaration warning at memoria.vhd(38): used explicit default value for signal \"Dir_000B\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_000C memoria.vhd(40) " "VHDL Signal Declaration warning at memoria.vhd(40): used explicit default value for signal \"Dir_000C\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_000D memoria.vhd(42) " "VHDL Signal Declaration warning at memoria.vhd(42): used explicit default value for signal \"Dir_000D\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_000E memoria.vhd(44) " "VHDL Signal Declaration warning at memoria.vhd(44): used explicit default value for signal \"Dir_000E\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_000F memoria.vhd(46) " "VHDL Signal Declaration warning at memoria.vhd(46): used explicit default value for signal \"Dir_000F\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0010 memoria.vhd(48) " "VHDL Signal Declaration warning at memoria.vhd(48): used explicit default value for signal \"Dir_0010\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0011 memoria.vhd(50) " "VHDL Signal Declaration warning at memoria.vhd(50): used explicit default value for signal \"Dir_0011\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0012 memoria.vhd(52) " "VHDL Signal Declaration warning at memoria.vhd(52): used explicit default value for signal \"Dir_0012\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0013 memoria.vhd(54) " "VHDL Signal Declaration warning at memoria.vhd(54): used explicit default value for signal \"Dir_0013\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0014 memoria.vhd(56) " "VHDL Signal Declaration warning at memoria.vhd(56): used explicit default value for signal \"Dir_0014\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0015 memoria.vhd(58) " "VHDL Signal Declaration warning at memoria.vhd(58): used explicit default value for signal \"Dir_0015\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0016 memoria.vhd(60) " "VHDL Signal Declaration warning at memoria.vhd(60): used explicit default value for signal \"Dir_0016\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0017 memoria.vhd(62) " "VHDL Signal Declaration warning at memoria.vhd(62): used explicit default value for signal \"Dir_0017\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0018 memoria.vhd(64) " "VHDL Signal Declaration warning at memoria.vhd(64): used explicit default value for signal \"Dir_0018\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_0019 memoria.vhd(66) " "VHDL Signal Declaration warning at memoria.vhd(66): used explicit default value for signal \"Dir_0019\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Dir_001A memoria.vhd(68) " "VHDL Signal Declaration warning at memoria.vhd(68): used explicit default value for signal \"Dir_001A\" because signal was never assigned a value" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575654483163 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0000 memoria.vhd(76) " "VHDL Process Statement warning at memoria.vhd(76): signal \"Dir_0000\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0001 memoria.vhd(78) " "VHDL Process Statement warning at memoria.vhd(78): signal \"Dir_0001\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0002 memoria.vhd(80) " "VHDL Process Statement warning at memoria.vhd(80): signal \"Dir_0002\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0003 memoria.vhd(82) " "VHDL Process Statement warning at memoria.vhd(82): signal \"Dir_0003\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0004 memoria.vhd(84) " "VHDL Process Statement warning at memoria.vhd(84): signal \"Dir_0004\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0005 memoria.vhd(86) " "VHDL Process Statement warning at memoria.vhd(86): signal \"Dir_0005\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0006 memoria.vhd(88) " "VHDL Process Statement warning at memoria.vhd(88): signal \"Dir_0006\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0007 memoria.vhd(90) " "VHDL Process Statement warning at memoria.vhd(90): signal \"Dir_0007\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0008 memoria.vhd(92) " "VHDL Process Statement warning at memoria.vhd(92): signal \"Dir_0008\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0009 memoria.vhd(94) " "VHDL Process Statement warning at memoria.vhd(94): signal \"Dir_0009\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_000A memoria.vhd(96) " "VHDL Process Statement warning at memoria.vhd(96): signal \"Dir_000A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_000B memoria.vhd(98) " "VHDL Process Statement warning at memoria.vhd(98): signal \"Dir_000B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_000C memoria.vhd(100) " "VHDL Process Statement warning at memoria.vhd(100): signal \"Dir_000C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_000D memoria.vhd(102) " "VHDL Process Statement warning at memoria.vhd(102): signal \"Dir_000D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_000E memoria.vhd(104) " "VHDL Process Statement warning at memoria.vhd(104): signal \"Dir_000E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_000F memoria.vhd(106) " "VHDL Process Statement warning at memoria.vhd(106): signal \"Dir_000F\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0010 memoria.vhd(108) " "VHDL Process Statement warning at memoria.vhd(108): signal \"Dir_0010\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0011 memoria.vhd(110) " "VHDL Process Statement warning at memoria.vhd(110): signal \"Dir_0011\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0012 memoria.vhd(112) " "VHDL Process Statement warning at memoria.vhd(112): signal \"Dir_0012\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483165 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0013 memoria.vhd(114) " "VHDL Process Statement warning at memoria.vhd(114): signal \"Dir_0013\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483166 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0014 memoria.vhd(116) " "VHDL Process Statement warning at memoria.vhd(116): signal \"Dir_0014\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483166 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0015 memoria.vhd(118) " "VHDL Process Statement warning at memoria.vhd(118): signal \"Dir_0015\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483166 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0016 memoria.vhd(120) " "VHDL Process Statement warning at memoria.vhd(120): signal \"Dir_0016\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483166 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0017 memoria.vhd(122) " "VHDL Process Statement warning at memoria.vhd(122): signal \"Dir_0017\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483166 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0018 memoria.vhd(124) " "VHDL Process Statement warning at memoria.vhd(124): signal \"Dir_0018\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483166 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_0019 memoria.vhd(126) " "VHDL Process Statement warning at memoria.vhd(126): signal \"Dir_0019\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483166 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir_001A memoria.vhd(128) " "VHDL Process Statement warning at memoria.vhd(128): signal \"Dir_001A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575654483166 "|ProyectoFinal|memoria:MEMORIA_PROGRAMA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_intermedio_decode registro_intermedio_decode:inst2 " "Elaborating entity \"registro_intermedio_decode\" for hierarchy \"registro_intermedio_decode:inst2\"" {  } { { "ProyectoFinal.bdf" "inst2" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { 632 1704 1968 808 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575654483170 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575654484569 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575654484569 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "boton " "No output dependent on input pin \"boton\"" {  } { { "ProyectoFinal.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { -72 -352 -184 -56 "boton" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575654485525 "|ProyectoFinal|boton"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ProyectoFinal.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { -40 -352 -184 -24 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575654485525 "|ProyectoFinal|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "ProyectoFinal.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { 0 -352 -184 16 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575654485525 "|ProyectoFinal|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[3\] " "No output dependent on input pin \"IN\[3\]\"" {  } { { "ProyectoFinal.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { -376 1416 1584 -360 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575654485525 "|ProyectoFinal|IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[2\] " "No output dependent on input pin \"IN\[2\]\"" {  } { { "ProyectoFinal.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { -376 1416 1584 -360 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575654485525 "|ProyectoFinal|IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[1\] " "No output dependent on input pin \"IN\[1\]\"" {  } { { "ProyectoFinal.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { -376 1416 1584 -360 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575654485525 "|ProyectoFinal|IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[0\] " "No output dependent on input pin \"IN\[0\]\"" {  } { { "ProyectoFinal.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf" { { -376 1416 1584 -360 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575654485525 "|ProyectoFinal|IN[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575654485525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575654485535 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575654485535 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575654485535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "968 " "Peak virtual memory: 968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575654485550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 11:48:05 2019 " "Processing ended: Fri Dec  6 11:48:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575654485550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575654485550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575654485550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575654485550 ""}
