ARM GAS  /tmp/cceyHnSQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"periph_serial.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.USART_Structure_Normal_Setting,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	USART_Structure_Normal_Setting:
  26              	.LVL0:
  27              	.LFB123:
  28              		.file 1 "Bsp/periph_serial.c"
   1:Bsp/periph_serial.c **** #include "periph_serial.h"
   2:Bsp/periph_serial.c **** #include "periph_gpio.h"
   3:Bsp/periph_serial.c **** #include "periph_nvic.h"
   4:Bsp/periph_serial.c **** #include "periph_dma.h"
   5:Bsp/periph_serial.c **** #include "stm32f4xx_usart.h"
   6:Bsp/periph_serial.c **** #include "stm32f4xx_rcc.h"
   7:Bsp/periph_serial.c **** #include "stm32f4xx_dma.h"
   8:Bsp/periph_serial.c **** 
   9:Bsp/periph_serial.c **** #ifdef STM32F40XX
  10:Bsp/periph_serial.c **** static void (*Serial_IO_Init[Serial_Port_Sum])(void) = {GPIO_USART1_IO_Init,
  11:Bsp/periph_serial.c **** 														GPIO_USART2_IO_Init,
  12:Bsp/periph_serial.c **** 														GPIO_USART3_IO_Init,
  13:Bsp/periph_serial.c **** 														GPIO_USART6_IO_Init};
  14:Bsp/periph_serial.c **** 
  15:Bsp/periph_serial.c **** static void (*RCC_APBPeriphClockCmd[Serial_Port_Sum])(uint32_t RCC_APB2Periph, FunctionalState NewS
  16:Bsp/periph_serial.c **** 																											RCC_APB1PeriphClockCmd,
  17:Bsp/periph_serial.c **** 																											RCC_APB1PeriphClockCmd,
  18:Bsp/periph_serial.c **** 																											RCC_APB2PeriphClockCmd};
  19:Bsp/periph_serial.c **** 
  20:Bsp/periph_serial.c **** static uint32_t RCC_APBPeriph_SerialCLK[Serial_Port_Sum] = {RCC_APB2Periph_USART1,
  21:Bsp/periph_serial.c **** 															RCC_APB1Periph_USART2,
  22:Bsp/periph_serial.c **** 															RCC_APB1Periph_USART3,
  23:Bsp/periph_serial.c **** 															RCC_APB2Periph_USART6};
  24:Bsp/periph_serial.c **** 
  25:Bsp/periph_serial.c **** USART_TypeDef *Serial_Port[Serial_Port_Sum] = {USART1,
  26:Bsp/periph_serial.c **** 											   USART2,
  27:Bsp/periph_serial.c **** 											   USART3,
  28:Bsp/periph_serial.c **** 											   USART6};
  29:Bsp/periph_serial.c **** 
  30:Bsp/periph_serial.c **** static uint8_t Serial_RX_IRQ_Channel[Serial_Port_Sum] = {USART1_IRQn,
ARM GAS  /tmp/cceyHnSQ.s 			page 2


  31:Bsp/periph_serial.c **** 														 USART2_IRQn,
  32:Bsp/periph_serial.c **** 														 USART3_IRQn,
  33:Bsp/periph_serial.c **** 														 USART6_IRQn};
  34:Bsp/periph_serial.c **** 
  35:Bsp/periph_serial.c **** static uint8_t Serial_DMA_TX_IRQ_Channel[Serial_Port_Sum] = {DMA2_Stream7_IRQn,
  36:Bsp/periph_serial.c **** 															 DMA1_Stream6_IRQn,
  37:Bsp/periph_serial.c **** 															 DMA1_Stream3_IRQn,
  38:Bsp/periph_serial.c **** 															 DMA2_Stream7_IRQn};
  39:Bsp/periph_serial.c **** 
  40:Bsp/periph_serial.c **** static uint32_t Serial_DMA_CLK[Serial_Port_Sum] = {Serial1_DMA_CLK,
  41:Bsp/periph_serial.c **** 												   Serial2_DMA_CLK,
  42:Bsp/periph_serial.c **** 												   Serial3_DMA_CLK,
  43:Bsp/periph_serial.c **** 												   Serial6_DMA_CLK};
  44:Bsp/periph_serial.c **** 
  45:Bsp/periph_serial.c **** static uint32_t Serial_DMA_RX_Channel[Serial_Port_Sum] = {Serial1_DMA_RX_Channel,
  46:Bsp/periph_serial.c **** 														  Serial2_DMA_RX_Channel,
  47:Bsp/periph_serial.c **** 														  Serial3_DMA_RX_Channel,
  48:Bsp/periph_serial.c **** 														  Serial6_DMA_RX_Channel};
  49:Bsp/periph_serial.c **** 
  50:Bsp/periph_serial.c **** static DMA_Stream_TypeDef *Serial_DMA_RX_Stream[Serial_Port_Sum] = {Serial1_DMA_RX_Stream,
  51:Bsp/periph_serial.c **** 																	Serial2_DMA_RX_Stream,
  52:Bsp/periph_serial.c **** 																	Serial3_DMA_RX_Stream,
  53:Bsp/periph_serial.c **** 																	Serial6_DMA_RX_Stream};
  54:Bsp/periph_serial.c **** 
  55:Bsp/periph_serial.c **** static uint32_t Serial_DMA_TX_Channel[Serial_Port_Sum] = {Serial1_DMA_TX_Channel,
  56:Bsp/periph_serial.c **** 														  Serial2_DMA_TX_Channel,
  57:Bsp/periph_serial.c **** 														  Serial3_DMA_TX_Channel,
  58:Bsp/periph_serial.c **** 														  Serial6_DMA_TX_Channel};
  59:Bsp/periph_serial.c **** 
  60:Bsp/periph_serial.c **** static DMA_Stream_TypeDef *Serial_DMA_TX_Stream[Serial_Port_Sum] = {Serial1_DMA_TX_Stream,
  61:Bsp/periph_serial.c **** 																	Serial2_DMA_TX_Stream,
  62:Bsp/periph_serial.c **** 																	Serial3_DMA_TX_Stream,
  63:Bsp/periph_serial.c **** 																	Serial6_DMA_TX_Stream};
  64:Bsp/periph_serial.c **** 
  65:Bsp/periph_serial.c **** static uint32_t DMA_TX_FinishFlag[Serial_Port_Sum] = {DMA_FLAG_TCIF7,
  66:Bsp/periph_serial.c **** 													  DMA_FLAG_TCIF6,
  67:Bsp/periph_serial.c **** 													  DMA_FLAG_TCIF3,
  68:Bsp/periph_serial.c **** 													  DMA_FLAG_TCIF7};
  69:Bsp/periph_serial.c **** #endif
  70:Bsp/periph_serial.c **** 
  71:Bsp/periph_serial.c **** #if (MATEKF411)
  72:Bsp/periph_serial.c **** static void (*Seril_IO_Init[Serial_Port_Sum])(void) = {GPIO_USART1_IO_Init,
  73:Bsp/periph_serial.c **** 													   GPIO_USART2_IO_Init,
  74:Bsp/periph_serial.c **** 													   GPIO_USART6_IO_Init};
  75:Bsp/periph_serial.c **** 
  76:Bsp/periph_serial.c **** static void (*RCC_APBPeriphClockCmd[Serial_Port_Sum])(uint32_t RCC_APB2Periph, FunctionalState NewS
  77:Bsp/periph_serial.c **** 																											RCC_APB1PeriphClockCmd,
  78:Bsp/periph_serial.c **** 																											RCC_APB2PeriphClockCmd};
  79:Bsp/periph_serial.c **** 
  80:Bsp/periph_serial.c **** static uint32_t RCC_APBPeriph_SerialCLK[Serial_Port_Sum] = {RCC_APB2Periph_USART1,
  81:Bsp/periph_serial.c **** 															RCC_APB1Periph_USART2,
  82:Bsp/periph_serial.c **** 															RCC_APB2Periph_USART6};
  83:Bsp/periph_serial.c **** 
  84:Bsp/periph_serial.c **** static USART_TypeDef *Serial_Port[Serial_Port_Sum] = {USART1,
  85:Bsp/periph_serial.c **** 													  USART2,
  86:Bsp/periph_serial.c **** 													  USART6};
  87:Bsp/periph_serial.c **** 
ARM GAS  /tmp/cceyHnSQ.s 			page 3


  88:Bsp/periph_serial.c **** static uint8_t Serial_IRQ_Channel[Serial_Port_Sum] = {USART1_IRQn,
  89:Bsp/periph_serial.c **** 													  USART2_IRQn,
  90:Bsp/periph_serial.c **** 													  USART6_IRQn};
  91:Bsp/periph_serial.c **** 
  92:Bsp/periph_serial.c **** static uint32_t Serial_DMA_CLK[Serial_Port_Sum] = {Serial1_DMA_CLK,
  93:Bsp/periph_serial.c **** 												   Serial2_DMA_CLK,
  94:Bsp/periph_serial.c **** 												   Serial6_DMA_CLK};
  95:Bsp/periph_serial.c **** 
  96:Bsp/periph_serial.c **** static uint32_t Serial_DMA_Channel[Serial_Port_Sum] = {Serial1_DMA_Channel,
  97:Bsp/periph_serial.c **** 													   Serial2_DMA_Channel,
  98:Bsp/periph_serial.c **** 													   Serial6_DMA_Channel};
  99:Bsp/periph_serial.c **** 
 100:Bsp/periph_serial.c **** static DMA_Stream_TypeDef *Serial_DMA_Stream[Serial_Port_Sum] = {Serial1_DMA_Stream,
 101:Bsp/periph_serial.c **** 																 Serial2_DMA_Stream,
 102:Bsp/periph_serial.c **** 																 Serial6_DMA_Stream};
 103:Bsp/periph_serial.c **** #endif
 104:Bsp/periph_serial.c **** 
 105:Bsp/periph_serial.c **** static void USART_Structure_Normal_Setting(USART_InitTypeDef *USART_InitStructure, uint32_t bound)
 106:Bsp/periph_serial.c **** {
  29              		.loc 1 106 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 107:Bsp/periph_serial.c **** 	USART_InitStructure->USART_BaudRate = bound;
  34              		.loc 1 107 2 view .LVU1
  35              		.loc 1 107 38 is_stmt 0 view .LVU2
  36 0000 0160     		str	r1, [r0]
 108:Bsp/periph_serial.c **** 	USART_InitStructure->USART_WordLength = USART_WordLength_8b;
  37              		.loc 1 108 2 is_stmt 1 view .LVU3
  38              		.loc 1 108 40 is_stmt 0 view .LVU4
  39 0002 0023     		movs	r3, #0
  40 0004 8380     		strh	r3, [r0, #4]	@ movhi
 109:Bsp/periph_serial.c **** 	USART_InitStructure->USART_StopBits = USART_StopBits_1;
  41              		.loc 1 109 2 is_stmt 1 view .LVU5
  42              		.loc 1 109 38 is_stmt 0 view .LVU6
  43 0006 C380     		strh	r3, [r0, #6]	@ movhi
 110:Bsp/periph_serial.c **** 	USART_InitStructure->USART_Parity = USART_Parity_No;
  44              		.loc 1 110 2 is_stmt 1 view .LVU7
  45              		.loc 1 110 36 is_stmt 0 view .LVU8
  46 0008 0381     		strh	r3, [r0, #8]	@ movhi
 111:Bsp/periph_serial.c **** 	USART_InitStructure->USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  47              		.loc 1 111 2 is_stmt 1 view .LVU9
  48              		.loc 1 111 49 is_stmt 0 view .LVU10
  49 000a 8381     		strh	r3, [r0, #12]	@ movhi
 112:Bsp/periph_serial.c **** 	USART_InitStructure->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
  50              		.loc 1 112 2 is_stmt 1 view .LVU11
  51              		.loc 1 112 34 is_stmt 0 view .LVU12
  52 000c 0C23     		movs	r3, #12
  53 000e 4381     		strh	r3, [r0, #10]	@ movhi
 113:Bsp/periph_serial.c **** }
  54              		.loc 1 113 1 view .LVU13
  55 0010 7047     		bx	lr
  56              		.cfi_endproc
  57              	.LFE123:
  59              		.section	.text.USART_Structure_SBus_Setting,"ax",%progbits
  60              		.align	1
ARM GAS  /tmp/cceyHnSQ.s 			page 4


  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu fpv4-sp-d16
  66              	USART_Structure_SBus_Setting:
  67              	.LVL1:
  68              	.LFB124:
 114:Bsp/periph_serial.c **** 
 115:Bsp/periph_serial.c **** static void USART_Structure_SBus_Setting(USART_InitTypeDef *USART_InitStructure, uint32_t bound)
 116:Bsp/periph_serial.c **** {
  69              		.loc 1 116 1 is_stmt 1 view -0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 0, uses_anonymous_args = 0
  73              		@ link register save eliminated.
 117:Bsp/periph_serial.c **** 	USART_InitStructure->USART_BaudRate = bound;
  74              		.loc 1 117 2 view .LVU15
  75              		.loc 1 117 38 is_stmt 0 view .LVU16
  76 0000 0160     		str	r1, [r0]
 118:Bsp/periph_serial.c **** 	USART_InitStructure->USART_WordLength = USART_WordLength_9b;
  77              		.loc 1 118 2 is_stmt 1 view .LVU17
  78              		.loc 1 118 40 is_stmt 0 view .LVU18
  79 0002 4FF48053 		mov	r3, #4096
  80 0006 8380     		strh	r3, [r0, #4]	@ movhi
 119:Bsp/periph_serial.c **** 	USART_InitStructure->USART_StopBits = USART_StopBits_2;
  81              		.loc 1 119 2 is_stmt 1 view .LVU19
  82              		.loc 1 119 38 is_stmt 0 view .LVU20
  83 0008 4FF40053 		mov	r3, #8192
  84 000c C380     		strh	r3, [r0, #6]	@ movhi
 120:Bsp/periph_serial.c **** 	USART_InitStructure->USART_Parity = USART_Parity_Even;
  85              		.loc 1 120 2 is_stmt 1 view .LVU21
  86              		.loc 1 120 36 is_stmt 0 view .LVU22
  87 000e 4FF48063 		mov	r3, #1024
  88 0012 0381     		strh	r3, [r0, #8]	@ movhi
 121:Bsp/periph_serial.c **** 	USART_InitStructure->USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  89              		.loc 1 121 2 is_stmt 1 view .LVU23
  90              		.loc 1 121 49 is_stmt 0 view .LVU24
  91 0014 0023     		movs	r3, #0
  92 0016 8381     		strh	r3, [r0, #12]	@ movhi
 122:Bsp/periph_serial.c **** 	USART_InitStructure->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
  93              		.loc 1 122 2 is_stmt 1 view .LVU25
  94              		.loc 1 122 34 is_stmt 0 view .LVU26
  95 0018 0C23     		movs	r3, #12
  96 001a 4381     		strh	r3, [r0, #10]	@ movhi
 123:Bsp/periph_serial.c **** }
  97              		.loc 1 123 1 view .LVU27
  98 001c 7047     		bx	lr
  99              		.cfi_endproc
 100              	.LFE124:
 102              		.section	.text.Serial_IRQ_RX_Init,"ax",%progbits
 103              		.align	1
 104              		.global	Serial_IRQ_RX_Init
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu fpv4-sp-d16
 110              	Serial_IRQ_RX_Init:
ARM GAS  /tmp/cceyHnSQ.s 			page 5


 111              	.LVL2:
 112              	.LFB125:
 124:Bsp/periph_serial.c **** 
 125:Bsp/periph_serial.c **** static void (*Serial_Structure_Setting[Serial_Func_Sum])(USART_InitTypeDef *USART_InitStructure, ui
 126:Bsp/periph_serial.c **** 																													USART_Structure_SBus_Setting};
 127:Bsp/periph_serial.c **** 
 128:Bsp/periph_serial.c **** void Serial_IRQ_RX_Init(Serial_List Serial, uint32_t bound, uint8_t PreemptionPriority, uint8_t Sub
 129:Bsp/periph_serial.c **** {
 113              		.loc 1 129 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 4, pretend = 0, frame = 16
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		.loc 1 129 1 is_stmt 0 view .LVU29
 118 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 119              	.LCFI0:
 120              		.cfi_def_cfa_offset 20
 121              		.cfi_offset 4, -20
 122              		.cfi_offset 5, -16
 123              		.cfi_offset 6, -12
 124              		.cfi_offset 7, -8
 125              		.cfi_offset 14, -4
 126 0002 85B0     		sub	sp, sp, #20
 127              	.LCFI1:
 128              		.cfi_def_cfa_offset 40
 129 0004 0446     		mov	r4, r0
 130 0006 0D46     		mov	r5, r1
 131 0008 1646     		mov	r6, r2
 132 000a 1F46     		mov	r7, r3
 130:Bsp/periph_serial.c **** 	USART_InitTypeDef USART_InitStructure;
 133              		.loc 1 130 2 is_stmt 1 view .LVU30
 131:Bsp/periph_serial.c **** 	Serial_IO_Init[Serial]();
 134              		.loc 1 131 2 view .LVU31
 135              		.loc 1 131 16 is_stmt 0 view .LVU32
 136 000c 174B     		ldr	r3, .L5
 137              	.LVL3:
 138              		.loc 1 131 16 view .LVU33
 139 000e 53F82030 		ldr	r3, [r3, r0, lsl #2]
 140              		.loc 1 131 2 view .LVU34
 141 0012 9847     		blx	r3
 142              	.LVL4:
 132:Bsp/periph_serial.c **** 
 133:Bsp/periph_serial.c **** 	RCC_APBPeriphClockCmd[Serial](RCC_APBPeriph_SerialCLK[Serial], ENABLE);
 143              		.loc 1 133 2 is_stmt 1 view .LVU35
 144              		.loc 1 133 23 is_stmt 0 view .LVU36
 145 0014 164B     		ldr	r3, .L5+4
 146 0016 53F82430 		ldr	r3, [r3, r4, lsl #2]
 147              		.loc 1 133 2 view .LVU37
 148 001a 0121     		movs	r1, #1
 149 001c 154A     		ldr	r2, .L5+8
 150 001e 52F82400 		ldr	r0, [r2, r4, lsl #2]
 151 0022 9847     		blx	r3
 152              	.LVL5:
 134:Bsp/periph_serial.c **** 
 135:Bsp/periph_serial.c **** 	Serial_Structure_Setting[type](&USART_InitStructure, bound);
 153              		.loc 1 135 2 is_stmt 1 view .LVU38
 154              		.loc 1 135 26 is_stmt 0 view .LVU39
 155 0024 9DF82820 		ldrb	r2, [sp, #40]	@ zero_extendqisi2
ARM GAS  /tmp/cceyHnSQ.s 			page 6


 156 0028 134B     		ldr	r3, .L5+12
 157 002a 53F82230 		ldr	r3, [r3, r2, lsl #2]
 158              		.loc 1 135 2 view .LVU40
 159 002e 2946     		mov	r1, r5
 160 0030 6846     		mov	r0, sp
 161 0032 9847     		blx	r3
 162              	.LVL6:
 136:Bsp/periph_serial.c **** 	USART_Init(Serial_Port[Serial], &USART_InitStructure);
 163              		.loc 1 136 2 is_stmt 1 view .LVU41
 164 0034 114D     		ldr	r5, .L5+16
 165              	.LVL7:
 166              		.loc 1 136 2 is_stmt 0 view .LVU42
 167 0036 6946     		mov	r1, sp
 168 0038 55F82400 		ldr	r0, [r5, r4, lsl #2]
 169 003c FFF7FEFF 		bl	USART_Init
 170              	.LVL8:
 137:Bsp/periph_serial.c **** 	USART_Cmd(Serial_Port[Serial], ENABLE);
 171              		.loc 1 137 2 is_stmt 1 view .LVU43
 172 0040 0121     		movs	r1, #1
 173 0042 55F82400 		ldr	r0, [r5, r4, lsl #2]
 174 0046 FFF7FEFF 		bl	USART_Cmd
 175              	.LVL9:
 138:Bsp/periph_serial.c **** 	USART_ITConfig(Serial_Port[Serial], USART_IT_RXNE, ENABLE);
 176              		.loc 1 138 2 view .LVU44
 177 004a 0122     		movs	r2, #1
 178 004c 40F22551 		movw	r1, #1317
 179 0050 55F82400 		ldr	r0, [r5, r4, lsl #2]
 180 0054 FFF7FEFF 		bl	USART_ITConfig
 181              	.LVL10:
 139:Bsp/periph_serial.c **** 
 140:Bsp/periph_serial.c **** 	periph_nvic_Structure_Setting(Serial_RX_IRQ_Channel[Serial], PreemptionPriority, SubPriority, ENAB
 182              		.loc 1 140 2 view .LVU45
 183 0058 0123     		movs	r3, #1
 184 005a 3A46     		mov	r2, r7
 185 005c 3146     		mov	r1, r6
 186 005e 0848     		ldr	r0, .L5+20
 187 0060 005D     		ldrb	r0, [r0, r4]	@ zero_extendqisi2
 188 0062 FFF7FEFF 		bl	periph_nvic_Structure_Setting
 189              	.LVL11:
 141:Bsp/periph_serial.c **** }
 190              		.loc 1 141 1 is_stmt 0 view .LVU46
 191 0066 05B0     		add	sp, sp, #20
 192              	.LCFI2:
 193              		.cfi_def_cfa_offset 20
 194              		@ sp needed
 195 0068 F0BD     		pop	{r4, r5, r6, r7, pc}
 196              	.LVL12:
 197              	.L6:
 198              		.loc 1 141 1 view .LVU47
 199 006a 00BF     		.align	2
 200              	.L5:
 201 006c 00000000 		.word	.LANCHOR0
 202 0070 00000000 		.word	.LANCHOR1
 203 0074 00000000 		.word	.LANCHOR2
 204 0078 00000000 		.word	.LANCHOR3
 205 007c 00000000 		.word	.LANCHOR4
 206 0080 00000000 		.word	.LANCHOR5
ARM GAS  /tmp/cceyHnSQ.s 			page 7


 207              		.cfi_endproc
 208              	.LFE125:
 210              		.section	.text.Serial_DMA_RX_Init,"ax",%progbits
 211              		.align	1
 212              		.global	Serial_DMA_RX_Init
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 216              		.fpu fpv4-sp-d16
 218              	Serial_DMA_RX_Init:
 219              	.LVL13:
 220              	.LFB126:
 142:Bsp/periph_serial.c **** 
 143:Bsp/periph_serial.c **** void Serial_DMA_RX_Init(Serial_List Serial, uint32_t bound, uint8_t PreemptionPriority, uint8_t Sub
 144:Bsp/periph_serial.c **** {
 221              		.loc 1 144 1 is_stmt 1 view -0
 222              		.cfi_startproc
 223              		@ args = 12, pretend = 0, frame = 80
 224              		@ frame_needed = 0, uses_anonymous_args = 0
 225              		.loc 1 144 1 is_stmt 0 view .LVU49
 226 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 227              	.LCFI3:
 228              		.cfi_def_cfa_offset 20
 229              		.cfi_offset 4, -20
 230              		.cfi_offset 5, -16
 231              		.cfi_offset 6, -12
 232              		.cfi_offset 7, -8
 233              		.cfi_offset 14, -4
 234 0002 97B0     		sub	sp, sp, #92
 235              	.LCFI4:
 236              		.cfi_def_cfa_offset 112
 237 0004 0446     		mov	r4, r0
 238 0006 0D46     		mov	r5, r1
 239 0008 1646     		mov	r6, r2
 240 000a 1F46     		mov	r7, r3
 145:Bsp/periph_serial.c **** 	USART_InitTypeDef USART_InitStructure;
 241              		.loc 1 145 2 is_stmt 1 view .LVU50
 146:Bsp/periph_serial.c **** 	DMA_InitTypeDef DMA_InitStructure;
 242              		.loc 1 146 2 view .LVU51
 147:Bsp/periph_serial.c **** 
 148:Bsp/periph_serial.c **** 	Serial_IO_Init[Serial]();
 243              		.loc 1 148 2 view .LVU52
 244              		.loc 1 148 16 is_stmt 0 view .LVU53
 245 000c 314B     		ldr	r3, .L9
 246              	.LVL14:
 247              		.loc 1 148 16 view .LVU54
 248 000e 53F82030 		ldr	r3, [r3, r0, lsl #2]
 249              		.loc 1 148 2 view .LVU55
 250 0012 9847     		blx	r3
 251              	.LVL15:
 149:Bsp/periph_serial.c **** 
 150:Bsp/periph_serial.c **** 	RCC_APBPeriphClockCmd[Serial](RCC_APBPeriph_SerialCLK[Serial], ENABLE);
 252              		.loc 1 150 2 is_stmt 1 view .LVU56
 253              		.loc 1 150 23 is_stmt 0 view .LVU57
 254 0014 304B     		ldr	r3, .L9+4
 255 0016 53F82430 		ldr	r3, [r3, r4, lsl #2]
 256              		.loc 1 150 2 view .LVU58
ARM GAS  /tmp/cceyHnSQ.s 			page 8


 257 001a 0121     		movs	r1, #1
 258 001c 2F4A     		ldr	r2, .L9+8
 259 001e 52F82400 		ldr	r0, [r2, r4, lsl #2]
 260 0022 9847     		blx	r3
 261              	.LVL16:
 151:Bsp/periph_serial.c **** 	Serial_Structure_Setting[type](&USART_InitStructure, bound);
 262              		.loc 1 151 2 is_stmt 1 view .LVU59
 263              		.loc 1 151 26 is_stmt 0 view .LVU60
 264 0024 9DF87820 		ldrb	r2, [sp, #120]	@ zero_extendqisi2
 265 0028 2D4B     		ldr	r3, .L9+12
 266 002a 53F82230 		ldr	r3, [r3, r2, lsl #2]
 267              		.loc 1 151 2 view .LVU61
 268 002e 2946     		mov	r1, r5
 269 0030 12A8     		add	r0, sp, #72
 270 0032 9847     		blx	r3
 271              	.LVL17:
 152:Bsp/periph_serial.c **** 	USART_Init(Serial_Port[Serial], &USART_InitStructure);
 272              		.loc 1 152 2 is_stmt 1 view .LVU62
 273 0034 2B4D     		ldr	r5, .L9+16
 274              	.LVL18:
 275              		.loc 1 152 2 is_stmt 0 view .LVU63
 276 0036 12A9     		add	r1, sp, #72
 277 0038 55F82400 		ldr	r0, [r5, r4, lsl #2]
 278 003c FFF7FEFF 		bl	USART_Init
 279              	.LVL19:
 153:Bsp/periph_serial.c **** 
 154:Bsp/periph_serial.c **** 	USART_ITConfig(Serial_Port[Serial], USART_IT_RXNE, DISABLE);
 280              		.loc 1 154 2 is_stmt 1 view .LVU64
 281 0040 0022     		movs	r2, #0
 282 0042 40F22551 		movw	r1, #1317
 283 0046 55F82400 		ldr	r0, [r5, r4, lsl #2]
 284 004a FFF7FEFF 		bl	USART_ITConfig
 285              	.LVL20:
 155:Bsp/periph_serial.c **** 	USART_ITConfig(Serial_Port[Serial], USART_IT_TC, DISABLE);
 286              		.loc 1 155 2 view .LVU65
 287 004e 0022     		movs	r2, #0
 288 0050 40F22661 		movw	r1, #1574
 289 0054 55F82400 		ldr	r0, [r5, r4, lsl #2]
 290 0058 FFF7FEFF 		bl	USART_ITConfig
 291              	.LVL21:
 156:Bsp/periph_serial.c **** 	USART_ITConfig(Serial_Port[Serial], USART_IT_TXE, DISABLE);
 292              		.loc 1 156 2 view .LVU66
 293 005c 0022     		movs	r2, #0
 294 005e 40F22771 		movw	r1, #1831
 295 0062 55F82400 		ldr	r0, [r5, r4, lsl #2]
 296 0066 FFF7FEFF 		bl	USART_ITConfig
 297              	.LVL22:
 157:Bsp/periph_serial.c **** 	USART_ITConfig(Serial_Port[Serial], USART_IT_IDLE, ENABLE);
 298              		.loc 1 157 2 view .LVU67
 299 006a 0122     		movs	r2, #1
 300 006c 40F22441 		movw	r1, #1060
 301 0070 55F82400 		ldr	r0, [r5, r4, lsl #2]
 302 0074 FFF7FEFF 		bl	USART_ITConfig
 303              	.LVL23:
 158:Bsp/periph_serial.c **** 
 159:Bsp/periph_serial.c **** 	USART_DMACmd(Serial_Port[Serial], USART_DMAReq_Rx, ENABLE);
 304              		.loc 1 159 2 view .LVU68
ARM GAS  /tmp/cceyHnSQ.s 			page 9


 305 0078 0122     		movs	r2, #1
 306 007a 4021     		movs	r1, #64
 307 007c 55F82400 		ldr	r0, [r5, r4, lsl #2]
 308 0080 FFF7FEFF 		bl	USART_DMACmd
 309              	.LVL24:
 160:Bsp/periph_serial.c **** 	periph_DMA_Serial(&DMA_InitStructure, Serial_DMA_RX_Channel[Serial], (uint32_t)&Serial_Port[Serial
 310              		.loc 1 160 2 view .LVU69
 311              		.loc 1 160 93 is_stmt 0 view .LVU70
 312 0084 55F82420 		ldr	r2, [r5, r4, lsl #2]
 313              		.loc 1 160 2 view .LVU71
 314 0088 0223     		movs	r3, #2
 315 008a 0193     		str	r3, [sp, #4]
 316 008c BDF87430 		ldrh	r3, [sp, #116]
 317 0090 0093     		str	r3, [sp]
 318 0092 1C9B     		ldr	r3, [sp, #112]
 319 0094 0432     		adds	r2, r2, #4
 320 0096 1449     		ldr	r1, .L9+20
 321 0098 51F82410 		ldr	r1, [r1, r4, lsl #2]
 322 009c 03A8     		add	r0, sp, #12
 323 009e FFF7FEFF 		bl	periph_DMA_Serial
 324              	.LVL25:
 161:Bsp/periph_serial.c **** 	periph_DMA_WithoutIRQ_Init(Serial_DMA_CLK[Serial], Serial_DMA_RX_Stream[Serial], &DMA_InitStructur
 325              		.loc 1 161 2 is_stmt 1 view .LVU72
 326 00a2 0123     		movs	r3, #1
 327 00a4 03AA     		add	r2, sp, #12
 328 00a6 1149     		ldr	r1, .L9+24
 329 00a8 51F82410 		ldr	r1, [r1, r4, lsl #2]
 330 00ac 1048     		ldr	r0, .L9+28
 331 00ae 50F82400 		ldr	r0, [r0, r4, lsl #2]
 332 00b2 FFF7FEFF 		bl	periph_DMA_WithoutIRQ_Init
 333              	.LVL26:
 162:Bsp/periph_serial.c **** 
 163:Bsp/periph_serial.c **** 	periph_nvic_Structure_Setting(Serial_RX_IRQ_Channel[Serial], PreemptionPriority, SubPriority, ENAB
 334              		.loc 1 163 2 view .LVU73
 335 00b6 0123     		movs	r3, #1
 336 00b8 3A46     		mov	r2, r7
 337 00ba 3146     		mov	r1, r6
 338 00bc 0D48     		ldr	r0, .L9+32
 339 00be 005D     		ldrb	r0, [r0, r4]	@ zero_extendqisi2
 340 00c0 FFF7FEFF 		bl	periph_nvic_Structure_Setting
 341              	.LVL27:
 164:Bsp/periph_serial.c **** 
 165:Bsp/periph_serial.c **** 	USART_Cmd(Serial_Port[Serial], ENABLE);
 342              		.loc 1 165 2 view .LVU74
 343 00c4 0121     		movs	r1, #1
 344 00c6 55F82400 		ldr	r0, [r5, r4, lsl #2]
 345 00ca FFF7FEFF 		bl	USART_Cmd
 346              	.LVL28:
 166:Bsp/periph_serial.c **** }
 347              		.loc 1 166 1 is_stmt 0 view .LVU75
 348 00ce 17B0     		add	sp, sp, #92
 349              	.LCFI5:
 350              		.cfi_def_cfa_offset 20
 351              		@ sp needed
 352 00d0 F0BD     		pop	{r4, r5, r6, r7, pc}
 353              	.LVL29:
 354              	.L10:
ARM GAS  /tmp/cceyHnSQ.s 			page 10


 355              		.loc 1 166 1 view .LVU76
 356 00d2 00BF     		.align	2
 357              	.L9:
 358 00d4 00000000 		.word	.LANCHOR0
 359 00d8 00000000 		.word	.LANCHOR1
 360 00dc 00000000 		.word	.LANCHOR2
 361 00e0 00000000 		.word	.LANCHOR3
 362 00e4 00000000 		.word	.LANCHOR4
 363 00e8 00000000 		.word	.LANCHOR6
 364 00ec 00000000 		.word	.LANCHOR7
 365 00f0 00000000 		.word	.LANCHOR8
 366 00f4 00000000 		.word	.LANCHOR5
 367              		.cfi_endproc
 368              	.LFE126:
 370              		.section	.text.Serial_DMA_TX_Init,"ax",%progbits
 371              		.align	1
 372              		.global	Serial_DMA_TX_Init
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 376              		.fpu fpv4-sp-d16
 378              	Serial_DMA_TX_Init:
 379              	.LVL30:
 380              	.LFB127:
 167:Bsp/periph_serial.c **** 
 168:Bsp/periph_serial.c **** void Serial_DMA_TX_Init(Serial_List Serial, uint32_t bound, uint8_t PreemptionPriority, uint8_t Sub
 169:Bsp/periph_serial.c **** {
 381              		.loc 1 169 1 is_stmt 1 view -0
 382              		.cfi_startproc
 383              		@ args = 12, pretend = 0, frame = 80
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 385              		.loc 1 169 1 is_stmt 0 view .LVU78
 386 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 387              	.LCFI6:
 388              		.cfi_def_cfa_offset 24
 389              		.cfi_offset 4, -24
 390              		.cfi_offset 5, -20
 391              		.cfi_offset 6, -16
 392              		.cfi_offset 7, -12
 393              		.cfi_offset 8, -8
 394              		.cfi_offset 14, -4
 395 0004 96B0     		sub	sp, sp, #88
 396              	.LCFI7:
 397              		.cfi_def_cfa_offset 112
 398 0006 0446     		mov	r4, r0
 399 0008 0D46     		mov	r5, r1
 400 000a 9046     		mov	r8, r2
 401 000c 1F46     		mov	r7, r3
 170:Bsp/periph_serial.c **** 	USART_InitTypeDef USART_InitStructure;
 402              		.loc 1 170 2 is_stmt 1 view .LVU79
 171:Bsp/periph_serial.c **** 	DMA_InitTypeDef DMA_TX_InitStructure;
 403              		.loc 1 171 2 view .LVU80
 172:Bsp/periph_serial.c **** 
 173:Bsp/periph_serial.c **** 	Serial_IO_Init[Serial]();
 404              		.loc 1 173 2 view .LVU81
 405              		.loc 1 173 16 is_stmt 0 view .LVU82
 406 000e 254B     		ldr	r3, .L13
ARM GAS  /tmp/cceyHnSQ.s 			page 11


 407              	.LVL31:
 408              		.loc 1 173 16 view .LVU83
 409 0010 53F82030 		ldr	r3, [r3, r0, lsl #2]
 410              		.loc 1 173 2 view .LVU84
 411 0014 9847     		blx	r3
 412              	.LVL32:
 174:Bsp/periph_serial.c **** 
 175:Bsp/periph_serial.c **** 	RCC_APBPeriphClockCmd[Serial](RCC_APBPeriph_SerialCLK[Serial], ENABLE);
 413              		.loc 1 175 2 is_stmt 1 view .LVU85
 414              		.loc 1 175 23 is_stmt 0 view .LVU86
 415 0016 244B     		ldr	r3, .L13+4
 416 0018 53F82430 		ldr	r3, [r3, r4, lsl #2]
 417              		.loc 1 175 2 view .LVU87
 418 001c 0121     		movs	r1, #1
 419 001e 234A     		ldr	r2, .L13+8
 420 0020 52F82400 		ldr	r0, [r2, r4, lsl #2]
 421 0024 9847     		blx	r3
 422              	.LVL33:
 176:Bsp/periph_serial.c **** 	Serial_Structure_Setting[type](&USART_InitStructure, bound);
 423              		.loc 1 176 2 is_stmt 1 view .LVU88
 424              		.loc 1 176 26 is_stmt 0 view .LVU89
 425 0026 9DF87820 		ldrb	r2, [sp, #120]	@ zero_extendqisi2
 426 002a 214B     		ldr	r3, .L13+12
 427 002c 53F82230 		ldr	r3, [r3, r2, lsl #2]
 428              		.loc 1 176 2 view .LVU90
 429 0030 2946     		mov	r1, r5
 430 0032 12A8     		add	r0, sp, #72
 431 0034 9847     		blx	r3
 432              	.LVL34:
 177:Bsp/periph_serial.c **** 	USART_Init(Serial_Port[Serial], &USART_InitStructure);
 433              		.loc 1 177 2 is_stmt 1 view .LVU91
 434 0036 1F4D     		ldr	r5, .L13+16
 435              	.LVL35:
 436              		.loc 1 177 2 is_stmt 0 view .LVU92
 437 0038 12A9     		add	r1, sp, #72
 438 003a 55F82400 		ldr	r0, [r5, r4, lsl #2]
 439 003e FFF7FEFF 		bl	USART_Init
 440              	.LVL36:
 178:Bsp/periph_serial.c **** 
 179:Bsp/periph_serial.c **** 	USART_DMACmd(Serial_Port[Serial], USART_DMAReq_Tx, ENABLE);
 441              		.loc 1 179 2 is_stmt 1 view .LVU93
 442 0042 0122     		movs	r2, #1
 443 0044 8021     		movs	r1, #128
 444 0046 55F82400 		ldr	r0, [r5, r4, lsl #2]
 445 004a FFF7FEFF 		bl	USART_DMACmd
 446              	.LVL37:
 180:Bsp/periph_serial.c **** 
 181:Bsp/periph_serial.c **** 	periph_DMA_Serial(&DMA_TX_InitStructure, Serial_DMA_TX_Channel[Serial], (uint32_t)&Serial_Port[Ser
 447              		.loc 1 181 2 view .LVU94
 448              		.loc 1 181 96 is_stmt 0 view .LVU95
 449 004e 55F82420 		ldr	r2, [r5, r4, lsl #2]
 450              		.loc 1 181 2 view .LVU96
 451 0052 0126     		movs	r6, #1
 452 0054 0196     		str	r6, [sp, #4]
 453 0056 BDF87430 		ldrh	r3, [sp, #116]
 454 005a 0093     		str	r3, [sp]
 455 005c 1C9B     		ldr	r3, [sp, #112]
ARM GAS  /tmp/cceyHnSQ.s 			page 12


 456 005e 0432     		adds	r2, r2, #4
 457 0060 1549     		ldr	r1, .L13+20
 458 0062 51F82410 		ldr	r1, [r1, r4, lsl #2]
 459 0066 03A8     		add	r0, sp, #12
 460 0068 FFF7FEFF 		bl	periph_DMA_Serial
 461              	.LVL38:
 182:Bsp/periph_serial.c **** 	periph_DMA_WithIRQ_Init(Serial_DMA_CLK[Serial], Serial_DMA_TX_Stream[Serial], &DMA_TX_InitStructur
 462              		.loc 1 182 2 is_stmt 1 view .LVU97
 463 006c 0023     		movs	r3, #0
 464 006e 0093     		str	r3, [sp]
 465 0070 1023     		movs	r3, #16
 466 0072 03AA     		add	r2, sp, #12
 467 0074 1149     		ldr	r1, .L13+24
 468 0076 51F82410 		ldr	r1, [r1, r4, lsl #2]
 469 007a 1148     		ldr	r0, .L13+28
 470 007c 50F82400 		ldr	r0, [r0, r4, lsl #2]
 471 0080 FFF7FEFF 		bl	periph_DMA_WithIRQ_Init
 472              	.LVL39:
 183:Bsp/periph_serial.c **** 	periph_nvic_Structure_Setting(Serial_DMA_TX_IRQ_Channel[Serial], PreemptionPriority, SubPriority +
 473              		.loc 1 183 2 view .LVU98
 474 0084 BA19     		adds	r2, r7, r6
 475 0086 3346     		mov	r3, r6
 476 0088 D2B2     		uxtb	r2, r2
 477 008a 4146     		mov	r1, r8
 478 008c 0D48     		ldr	r0, .L13+32
 479 008e 005D     		ldrb	r0, [r0, r4]	@ zero_extendqisi2
 480 0090 FFF7FEFF 		bl	periph_nvic_Structure_Setting
 481              	.LVL40:
 184:Bsp/periph_serial.c **** 
 185:Bsp/periph_serial.c **** 	USART_Cmd(Serial_Port[Serial], ENABLE);
 482              		.loc 1 185 2 view .LVU99
 483 0094 3146     		mov	r1, r6
 484 0096 55F82400 		ldr	r0, [r5, r4, lsl #2]
 485 009a FFF7FEFF 		bl	USART_Cmd
 486              	.LVL41:
 186:Bsp/periph_serial.c **** }
 487              		.loc 1 186 1 is_stmt 0 view .LVU100
 488 009e 16B0     		add	sp, sp, #88
 489              	.LCFI8:
 490              		.cfi_def_cfa_offset 24
 491              		@ sp needed
 492 00a0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 493              	.LVL42:
 494              	.L14:
 495              		.loc 1 186 1 view .LVU101
 496              		.align	2
 497              	.L13:
 498 00a4 00000000 		.word	.LANCHOR0
 499 00a8 00000000 		.word	.LANCHOR1
 500 00ac 00000000 		.word	.LANCHOR2
 501 00b0 00000000 		.word	.LANCHOR3
 502 00b4 00000000 		.word	.LANCHOR4
 503 00b8 00000000 		.word	.LANCHOR9
 504 00bc 00000000 		.word	.LANCHOR10
 505 00c0 00000000 		.word	.LANCHOR8
 506 00c4 00000000 		.word	.LANCHOR11
 507              		.cfi_endproc
ARM GAS  /tmp/cceyHnSQ.s 			page 13


 508              	.LFE127:
 510              		.section	.text.Serial_DMA_RXTX_Init,"ax",%progbits
 511              		.align	1
 512              		.global	Serial_DMA_RXTX_Init
 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 516              		.fpu fpv4-sp-d16
 518              	Serial_DMA_RXTX_Init:
 519              	.LVL43:
 520              	.LFB128:
 187:Bsp/periph_serial.c **** 
 188:Bsp/periph_serial.c **** void Serial_DMA_RXTX_Init(Serial_List Serial, uint32_t bound, uint8_t PreemptionPriority, uint8_t S
 189:Bsp/periph_serial.c **** {
 521              		.loc 1 189 1 is_stmt 1 view -0
 522              		.cfi_startproc
 523              		@ args = 16, pretend = 0, frame = 136
 524              		@ frame_needed = 0, uses_anonymous_args = 0
 525              		.loc 1 189 1 is_stmt 0 view .LVU103
 526 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 527              	.LCFI9:
 528              		.cfi_def_cfa_offset 32
 529              		.cfi_offset 4, -32
 530              		.cfi_offset 5, -28
 531              		.cfi_offset 6, -24
 532              		.cfi_offset 7, -20
 533              		.cfi_offset 8, -16
 534              		.cfi_offset 9, -12
 535              		.cfi_offset 10, -8
 536              		.cfi_offset 14, -4
 537 0004 A4B0     		sub	sp, sp, #144
 538              	.LCFI10:
 539              		.cfi_def_cfa_offset 176
 540 0006 0446     		mov	r4, r0
 541 0008 0D46     		mov	r5, r1
 542 000a 9046     		mov	r8, r2
 543 000c 1E46     		mov	r6, r3
 544 000e BDF8B8A0 		ldrh	r10, [sp, #184]
 190:Bsp/periph_serial.c **** 	USART_InitTypeDef USART_InitStructure;
 545              		.loc 1 190 2 is_stmt 1 view .LVU104
 191:Bsp/periph_serial.c **** 	DMA_InitTypeDef DMA_RX_InitStructure;
 546              		.loc 1 191 2 view .LVU105
 192:Bsp/periph_serial.c **** 	DMA_InitTypeDef DMA_TX_InitStructure;
 547              		.loc 1 192 2 view .LVU106
 193:Bsp/periph_serial.c **** 
 194:Bsp/periph_serial.c **** 	Serial_IO_Init[Serial]();
 548              		.loc 1 194 2 view .LVU107
 549              		.loc 1 194 16 is_stmt 0 view .LVU108
 550 0012 424B     		ldr	r3, .L17
 551              	.LVL44:
 552              		.loc 1 194 16 view .LVU109
 553 0014 53F82030 		ldr	r3, [r3, r0, lsl #2]
 554              		.loc 1 194 2 view .LVU110
 555 0018 9847     		blx	r3
 556              	.LVL45:
 195:Bsp/periph_serial.c **** 
 196:Bsp/periph_serial.c **** 	RCC_APBPeriphClockCmd[Serial](RCC_APBPeriph_SerialCLK[Serial], ENABLE);
ARM GAS  /tmp/cceyHnSQ.s 			page 14


 557              		.loc 1 196 2 is_stmt 1 view .LVU111
 558              		.loc 1 196 23 is_stmt 0 view .LVU112
 559 001a 414B     		ldr	r3, .L17+4
 560 001c 53F82430 		ldr	r3, [r3, r4, lsl #2]
 561              		.loc 1 196 2 view .LVU113
 562 0020 0121     		movs	r1, #1
 563 0022 404A     		ldr	r2, .L17+8
 564 0024 52F82400 		ldr	r0, [r2, r4, lsl #2]
 565 0028 9847     		blx	r3
 566              	.LVL46:
 197:Bsp/periph_serial.c **** 	Serial_Structure_Setting[type](&USART_InitStructure, bound);
 567              		.loc 1 197 2 is_stmt 1 view .LVU114
 568              		.loc 1 197 26 is_stmt 0 view .LVU115
 569 002a 9DF8BC20 		ldrb	r2, [sp, #188]	@ zero_extendqisi2
 570 002e 3E4B     		ldr	r3, .L17+12
 571 0030 53F82230 		ldr	r3, [r3, r2, lsl #2]
 572              		.loc 1 197 2 view .LVU116
 573 0034 2946     		mov	r1, r5
 574 0036 20A8     		add	r0, sp, #128
 575 0038 9847     		blx	r3
 576              	.LVL47:
 198:Bsp/periph_serial.c **** 	USART_Init(Serial_Port[Serial], &USART_InitStructure);
 577              		.loc 1 198 2 is_stmt 1 view .LVU117
 578 003a 3C4D     		ldr	r5, .L17+16
 579              	.LVL48:
 580              		.loc 1 198 2 is_stmt 0 view .LVU118
 581 003c 20A9     		add	r1, sp, #128
 582 003e 55F82400 		ldr	r0, [r5, r4, lsl #2]
 583 0042 FFF7FEFF 		bl	USART_Init
 584              	.LVL49:
 199:Bsp/periph_serial.c **** 
 200:Bsp/periph_serial.c **** 	USART_ITConfig(Serial_Port[Serial], USART_IT_RXNE, DISABLE);
 585              		.loc 1 200 2 is_stmt 1 view .LVU119
 586 0046 0022     		movs	r2, #0
 587 0048 40F22551 		movw	r1, #1317
 588 004c 55F82400 		ldr	r0, [r5, r4, lsl #2]
 589 0050 FFF7FEFF 		bl	USART_ITConfig
 590              	.LVL50:
 201:Bsp/periph_serial.c **** 	USART_ITConfig(Serial_Port[Serial], USART_IT_TC, DISABLE);
 591              		.loc 1 201 2 view .LVU120
 592 0054 0022     		movs	r2, #0
 593 0056 40F22661 		movw	r1, #1574
 594 005a 55F82400 		ldr	r0, [r5, r4, lsl #2]
 595 005e FFF7FEFF 		bl	USART_ITConfig
 596              	.LVL51:
 202:Bsp/periph_serial.c **** 	USART_ITConfig(Serial_Port[Serial], USART_IT_TXE, DISABLE);
 597              		.loc 1 202 2 view .LVU121
 598 0062 0022     		movs	r2, #0
 599 0064 40F22771 		movw	r1, #1831
 600 0068 55F82400 		ldr	r0, [r5, r4, lsl #2]
 601 006c FFF7FEFF 		bl	USART_ITConfig
 602              	.LVL52:
 203:Bsp/periph_serial.c **** 	USART_ITConfig(Serial_Port[Serial], USART_IT_IDLE, ENABLE);
 603              		.loc 1 203 2 view .LVU122
 604 0070 0122     		movs	r2, #1
 605 0072 40F22441 		movw	r1, #1060
 606 0076 55F82400 		ldr	r0, [r5, r4, lsl #2]
ARM GAS  /tmp/cceyHnSQ.s 			page 15


 607 007a FFF7FEFF 		bl	USART_ITConfig
 608              	.LVL53:
 204:Bsp/periph_serial.c **** 
 205:Bsp/periph_serial.c **** 	USART_DMACmd(Serial_Port[Serial], USART_DMAReq_Rx | USART_DMAReq_Tx, ENABLE);
 609              		.loc 1 205 2 view .LVU123
 610 007e 0122     		movs	r2, #1
 611 0080 C021     		movs	r1, #192
 612 0082 55F82400 		ldr	r0, [r5, r4, lsl #2]
 613 0086 FFF7FEFF 		bl	USART_DMACmd
 614              	.LVL54:
 206:Bsp/periph_serial.c **** 
 207:Bsp/periph_serial.c **** 	//Rx DMA Setting
 208:Bsp/periph_serial.c **** 	periph_DMA_Serial(&DMA_RX_InitStructure, Serial_DMA_RX_Channel[Serial], (uint32_t)&Serial_Port[Ser
 615              		.loc 1 208 2 view .LVU124
 616              		.loc 1 208 96 is_stmt 0 view .LVU125
 617 008a 55F82420 		ldr	r2, [r5, r4, lsl #2]
 618              		.loc 1 208 2 view .LVU126
 619 008e 0223     		movs	r3, #2
 620 0090 0193     		str	r3, [sp, #4]
 621 0092 CDF800A0 		str	r10, [sp]
 622 0096 2C9B     		ldr	r3, [sp, #176]
 623 0098 0432     		adds	r2, r2, #4
 624 009a 2549     		ldr	r1, .L17+20
 625 009c 51F82410 		ldr	r1, [r1, r4, lsl #2]
 626 00a0 11A8     		add	r0, sp, #68
 627 00a2 FFF7FEFF 		bl	periph_DMA_Serial
 628              	.LVL55:
 209:Bsp/periph_serial.c **** 	periph_DMA_WithoutIRQ_Init(Serial_DMA_CLK[Serial], Serial_DMA_RX_Stream[Serial], &DMA_RX_InitStruc
 629              		.loc 1 209 2 is_stmt 1 view .LVU127
 630 00a6 234B     		ldr	r3, .L17+24
 631 00a8 53F82490 		ldr	r9, [r3, r4, lsl #2]
 632 00ac 0123     		movs	r3, #1
 633 00ae 11AA     		add	r2, sp, #68
 634 00b0 2149     		ldr	r1, .L17+28
 635 00b2 51F82410 		ldr	r1, [r1, r4, lsl #2]
 636 00b6 4846     		mov	r0, r9
 637 00b8 FFF7FEFF 		bl	periph_DMA_WithoutIRQ_Init
 638              	.LVL56:
 210:Bsp/periph_serial.c **** 	periph_nvic_Structure_Setting(Serial_RX_IRQ_Channel[Serial], PreemptionPriority, SubPriority, ENAB
 639              		.loc 1 210 2 view .LVU128
 640 00bc 0123     		movs	r3, #1
 641 00be 3246     		mov	r2, r6
 642 00c0 4146     		mov	r1, r8
 643 00c2 1E48     		ldr	r0, .L17+32
 644 00c4 005D     		ldrb	r0, [r0, r4]	@ zero_extendqisi2
 645 00c6 FFF7FEFF 		bl	periph_nvic_Structure_Setting
 646              	.LVL57:
 211:Bsp/periph_serial.c **** 
 212:Bsp/periph_serial.c **** 	//Tx DMA Setting
 213:Bsp/periph_serial.c **** 	periph_DMA_Serial(&DMA_TX_InitStructure, Serial_DMA_TX_Channel[Serial], (uint32_t)&Serial_Port[Ser
 647              		.loc 1 213 2 view .LVU129
 648              		.loc 1 213 96 is_stmt 0 view .LVU130
 649 00ca 55F82420 		ldr	r2, [r5, r4, lsl #2]
 650              		.loc 1 213 2 view .LVU131
 651 00ce 0127     		movs	r7, #1
 652 00d0 0197     		str	r7, [sp, #4]
 653 00d2 CDF800A0 		str	r10, [sp]
ARM GAS  /tmp/cceyHnSQ.s 			page 16


 654 00d6 2D9B     		ldr	r3, [sp, #180]
 655 00d8 0432     		adds	r2, r2, #4
 656 00da 1949     		ldr	r1, .L17+36
 657 00dc 51F82410 		ldr	r1, [r1, r4, lsl #2]
 658 00e0 02A8     		add	r0, sp, #8
 659 00e2 FFF7FEFF 		bl	periph_DMA_Serial
 660              	.LVL58:
 214:Bsp/periph_serial.c **** 	periph_DMA_WithIRQ_Init(Serial_DMA_CLK[Serial], Serial_DMA_TX_Stream[Serial], &DMA_TX_InitStructur
 661              		.loc 1 214 2 is_stmt 1 view .LVU132
 662 00e6 0023     		movs	r3, #0
 663 00e8 0093     		str	r3, [sp]
 664 00ea 1023     		movs	r3, #16
 665 00ec 02AA     		add	r2, sp, #8
 666 00ee 1549     		ldr	r1, .L17+40
 667 00f0 51F82410 		ldr	r1, [r1, r4, lsl #2]
 668 00f4 4846     		mov	r0, r9
 669 00f6 FFF7FEFF 		bl	periph_DMA_WithIRQ_Init
 670              	.LVL59:
 215:Bsp/periph_serial.c **** 	periph_nvic_Structure_Setting(Serial_DMA_TX_IRQ_Channel[Serial], PreemptionPriority, SubPriority +
 671              		.loc 1 215 2 view .LVU133
 672 00fa F219     		adds	r2, r6, r7
 673 00fc 3B46     		mov	r3, r7
 674 00fe D2B2     		uxtb	r2, r2
 675 0100 4146     		mov	r1, r8
 676 0102 1148     		ldr	r0, .L17+44
 677 0104 005D     		ldrb	r0, [r0, r4]	@ zero_extendqisi2
 678 0106 FFF7FEFF 		bl	periph_nvic_Structure_Setting
 679              	.LVL60:
 216:Bsp/periph_serial.c **** 
 217:Bsp/periph_serial.c **** 	USART_Cmd(Serial_Port[Serial], ENABLE);
 680              		.loc 1 217 2 view .LVU134
 681 010a 3946     		mov	r1, r7
 682 010c 55F82400 		ldr	r0, [r5, r4, lsl #2]
 683 0110 FFF7FEFF 		bl	USART_Cmd
 684              	.LVL61:
 218:Bsp/periph_serial.c **** }
 685              		.loc 1 218 1 is_stmt 0 view .LVU135
 686 0114 24B0     		add	sp, sp, #144
 687              	.LCFI11:
 688              		.cfi_def_cfa_offset 32
 689              		@ sp needed
 690 0116 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 691              	.LVL62:
 692              	.L18:
 693              		.loc 1 218 1 view .LVU136
 694 011a 00BF     		.align	2
 695              	.L17:
 696 011c 00000000 		.word	.LANCHOR0
 697 0120 00000000 		.word	.LANCHOR1
 698 0124 00000000 		.word	.LANCHOR2
 699 0128 00000000 		.word	.LANCHOR3
 700 012c 00000000 		.word	.LANCHOR4
 701 0130 00000000 		.word	.LANCHOR6
 702 0134 00000000 		.word	.LANCHOR8
 703 0138 00000000 		.word	.LANCHOR7
 704 013c 00000000 		.word	.LANCHOR5
 705 0140 00000000 		.word	.LANCHOR9
ARM GAS  /tmp/cceyHnSQ.s 			page 17


 706 0144 00000000 		.word	.LANCHOR10
 707 0148 00000000 		.word	.LANCHOR11
 708              		.cfi_endproc
 709              	.LFE128:
 711              		.section	.text.Serial_SendStr,"ax",%progbits
 712              		.align	1
 713              		.global	Serial_SendStr
 714              		.syntax unified
 715              		.thumb
 716              		.thumb_func
 717              		.fpu fpv4-sp-d16
 719              	Serial_SendStr:
 720              	.LVL63:
 721              	.LFB129:
 219:Bsp/periph_serial.c **** 
 220:Bsp/periph_serial.c **** void Serial_SendStr(USART_TypeDef *Serial_port, const char *Str_Output)
 221:Bsp/periph_serial.c **** {
 722              		.loc 1 221 1 is_stmt 1 view -0
 723              		.cfi_startproc
 724              		@ args = 0, pretend = 0, frame = 0
 725              		@ frame_needed = 0, uses_anonymous_args = 0
 726              		.loc 1 221 1 is_stmt 0 view .LVU138
 727 0000 38B5     		push	{r3, r4, r5, lr}
 728              	.LCFI12:
 729              		.cfi_def_cfa_offset 16
 730              		.cfi_offset 3, -16
 731              		.cfi_offset 4, -12
 732              		.cfi_offset 5, -8
 733              		.cfi_offset 14, -4
 734 0002 0446     		mov	r4, r0
 735 0004 0D46     		mov	r5, r1
 222:Bsp/periph_serial.c **** 	while (*Str_Output != '\0')
 736              		.loc 1 222 2 is_stmt 1 view .LVU139
 737              		.loc 1 222 8 is_stmt 0 view .LVU140
 738 0006 04E0     		b	.L20
 739              	.LVL64:
 740              	.L24:
 223:Bsp/periph_serial.c **** 	{
 224:Bsp/periph_serial.c **** 		while (USART_GetFlagStatus(Serial_port, USART_FLAG_TC) == RESET)
 225:Bsp/periph_serial.c **** 			;
 226:Bsp/periph_serial.c **** 		USART_SendData(Serial_port, *Str_Output);
 741              		.loc 1 226 3 is_stmt 1 view .LVU141
 742 0008 15F8011B 		ldrb	r1, [r5], #1	@ zero_extendqisi2
 743              	.LVL65:
 744              		.loc 1 226 3 is_stmt 0 view .LVU142
 745 000c 2046     		mov	r0, r4
 746 000e FFF7FEFF 		bl	USART_SendData
 747              	.LVL66:
 227:Bsp/periph_serial.c **** 		Str_Output++;
 748              		.loc 1 227 3 is_stmt 1 view .LVU143
 749              	.L20:
 222:Bsp/periph_serial.c **** 	while (*Str_Output != '\0')
 750              		.loc 1 222 9 is_stmt 0 view .LVU144
 751 0012 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 222:Bsp/periph_serial.c **** 	while (*Str_Output != '\0')
 752              		.loc 1 222 8 view .LVU145
 753 0014 33B1     		cbz	r3, .L23
ARM GAS  /tmp/cceyHnSQ.s 			page 18


 754              	.L21:
 225:Bsp/periph_serial.c **** 		USART_SendData(Serial_port, *Str_Output);
 755              		.loc 1 225 4 is_stmt 1 discriminator 1 view .LVU146
 224:Bsp/periph_serial.c **** 			;
 756              		.loc 1 224 10 is_stmt 0 discriminator 1 view .LVU147
 757 0016 4021     		movs	r1, #64
 758 0018 2046     		mov	r0, r4
 759 001a FFF7FEFF 		bl	USART_GetFlagStatus
 760              	.LVL67:
 224:Bsp/periph_serial.c **** 			;
 761              		.loc 1 224 9 discriminator 1 view .LVU148
 762 001e 0028     		cmp	r0, #0
 763 0020 F9D0     		beq	.L21
 764 0022 F1E7     		b	.L24
 765              	.L23:
 228:Bsp/periph_serial.c **** 	}
 229:Bsp/periph_serial.c **** }
 766              		.loc 1 229 1 view .LVU149
 767 0024 38BD     		pop	{r3, r4, r5, pc}
 768              		.loc 1 229 1 view .LVU150
 769              		.cfi_endproc
 770              	.LFE129:
 772              		.section	.text.Serial_SendBuff,"ax",%progbits
 773              		.align	1
 774              		.global	Serial_SendBuff
 775              		.syntax unified
 776              		.thumb
 777              		.thumb_func
 778              		.fpu fpv4-sp-d16
 780              	Serial_SendBuff:
 781              	.LVL68:
 782              	.LFB130:
 230:Bsp/periph_serial.c **** 
 231:Bsp/periph_serial.c **** void Serial_SendBuff(USART_TypeDef *Serial_port, char *Buff, uint16_t Len)
 232:Bsp/periph_serial.c **** {
 783              		.loc 1 232 1 is_stmt 1 view -0
 784              		.cfi_startproc
 785              		@ args = 0, pretend = 0, frame = 0
 786              		@ frame_needed = 0, uses_anonymous_args = 0
 787              		.loc 1 232 1 is_stmt 0 view .LVU152
 788 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 789              	.LCFI13:
 790              		.cfi_def_cfa_offset 24
 791              		.cfi_offset 3, -24
 792              		.cfi_offset 4, -20
 793              		.cfi_offset 5, -16
 794              		.cfi_offset 6, -12
 795              		.cfi_offset 7, -8
 796              		.cfi_offset 14, -4
 797 0002 0446     		mov	r4, r0
 798 0004 0F46     		mov	r7, r1
 799 0006 1646     		mov	r6, r2
 233:Bsp/periph_serial.c **** 	for (uint8_t Buff_index = 0; Buff_index < Len; Buff_index++)
 800              		.loc 1 233 2 is_stmt 1 view .LVU153
 801              	.LBB2:
 802              		.loc 1 233 7 view .LVU154
 803              	.LVL69:
ARM GAS  /tmp/cceyHnSQ.s 			page 19


 804              		.loc 1 233 15 is_stmt 0 view .LVU155
 805 0008 0025     		movs	r5, #0
 806              		.loc 1 233 2 view .LVU156
 807 000a 05E0     		b	.L26
 808              	.LVL70:
 809              	.L30:
 234:Bsp/periph_serial.c **** 	{
 235:Bsp/periph_serial.c **** 		while (USART_GetFlagStatus(Serial_port, USART_FLAG_TC) == RESET)
 236:Bsp/periph_serial.c **** 			;
 237:Bsp/periph_serial.c **** 		USART_SendData(Serial_port, Buff[Buff_index]);
 810              		.loc 1 237 3 is_stmt 1 discriminator 2 view .LVU157
 811 000c 795D     		ldrb	r1, [r7, r5]	@ zero_extendqisi2
 812 000e 2046     		mov	r0, r4
 813 0010 FFF7FEFF 		bl	USART_SendData
 814              	.LVL71:
 233:Bsp/periph_serial.c **** 	for (uint8_t Buff_index = 0; Buff_index < Len; Buff_index++)
 815              		.loc 1 233 59 is_stmt 0 discriminator 2 view .LVU158
 816 0014 0135     		adds	r5, r5, #1
 817              	.LVL72:
 233:Bsp/periph_serial.c **** 	for (uint8_t Buff_index = 0; Buff_index < Len; Buff_index++)
 818              		.loc 1 233 59 discriminator 2 view .LVU159
 819 0016 EDB2     		uxtb	r5, r5
 820              	.LVL73:
 821              	.L26:
 233:Bsp/periph_serial.c **** 	for (uint8_t Buff_index = 0; Buff_index < Len; Buff_index++)
 822              		.loc 1 233 42 discriminator 1 view .LVU160
 823 0018 ABB2     		uxth	r3, r5
 233:Bsp/periph_serial.c **** 	for (uint8_t Buff_index = 0; Buff_index < Len; Buff_index++)
 824              		.loc 1 233 2 discriminator 1 view .LVU161
 825 001a B342     		cmp	r3, r6
 826 001c 06D2     		bcs	.L29
 827              	.L27:
 236:Bsp/periph_serial.c **** 		USART_SendData(Serial_port, Buff[Buff_index]);
 828              		.loc 1 236 4 is_stmt 1 discriminator 1 view .LVU162
 235:Bsp/periph_serial.c **** 			;
 829              		.loc 1 235 10 is_stmt 0 discriminator 1 view .LVU163
 830 001e 4021     		movs	r1, #64
 831 0020 2046     		mov	r0, r4
 832 0022 FFF7FEFF 		bl	USART_GetFlagStatus
 833              	.LVL74:
 235:Bsp/periph_serial.c **** 			;
 834              		.loc 1 235 9 discriminator 1 view .LVU164
 835 0026 0028     		cmp	r0, #0
 836 0028 F9D0     		beq	.L27
 837 002a EFE7     		b	.L30
 838              	.L29:
 235:Bsp/periph_serial.c **** 			;
 839              		.loc 1 235 9 discriminator 1 view .LVU165
 840              	.LBE2:
 238:Bsp/periph_serial.c **** 	}
 239:Bsp/periph_serial.c **** }
 841              		.loc 1 239 1 view .LVU166
 842 002c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 843              		.loc 1 239 1 view .LVU167
 844              		.cfi_endproc
 845              	.LFE130:
 847              		.section	.text.Serial_DMA_TX_IRQSetting,"ax",%progbits
ARM GAS  /tmp/cceyHnSQ.s 			page 20


 848              		.align	1
 849              		.global	Serial_DMA_TX_IRQSetting
 850              		.syntax unified
 851              		.thumb
 852              		.thumb_func
 853              		.fpu fpv4-sp-d16
 855              	Serial_DMA_TX_IRQSetting:
 856              	.LVL75:
 857              	.LFB131:
 240:Bsp/periph_serial.c **** 
 241:Bsp/periph_serial.c **** void Serial_DMA_TX_IRQSetting(Serial_List serial_id)
 242:Bsp/periph_serial.c **** {
 858              		.loc 1 242 1 is_stmt 1 view -0
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 0
 861              		@ frame_needed = 0, uses_anonymous_args = 0
 862              		.loc 1 242 1 is_stmt 0 view .LVU169
 863 0000 38B5     		push	{r3, r4, r5, lr}
 864              	.LCFI14:
 865              		.cfi_def_cfa_offset 16
 866              		.cfi_offset 3, -16
 867              		.cfi_offset 4, -12
 868              		.cfi_offset 5, -8
 869              		.cfi_offset 14, -4
 870 0002 0446     		mov	r4, r0
 243:Bsp/periph_serial.c **** 	if (DMA_GetFlagStatus(Serial_DMA_TX_Stream[serial_id], DMA_TX_FinishFlag[serial_id]) == SET)
 871              		.loc 1 243 2 is_stmt 1 view .LVU170
 872              		.loc 1 243 6 is_stmt 0 view .LVU171
 873 0004 104B     		ldr	r3, .L35
 874 0006 53F82010 		ldr	r1, [r3, r0, lsl #2]
 875 000a 104B     		ldr	r3, .L35+4
 876 000c 53F82000 		ldr	r0, [r3, r0, lsl #2]
 877              	.LVL76:
 878              		.loc 1 243 6 view .LVU172
 879 0010 FFF7FEFF 		bl	DMA_GetFlagStatus
 880              	.LVL77:
 881              		.loc 1 243 5 view .LVU173
 882 0014 0128     		cmp	r0, #1
 883 0016 00D0     		beq	.L34
 884              	.L31:
 244:Bsp/periph_serial.c **** 	{
 245:Bsp/periph_serial.c **** 		DMA_ClearFlag(Serial_DMA_TX_Stream[serial_id], DMA_TX_FinishFlag[serial_id]);
 246:Bsp/periph_serial.c **** 		DMA_Cmd(Serial_DMA_TX_Stream[serial_id], DISABLE);
 247:Bsp/periph_serial.c **** 
 248:Bsp/periph_serial.c **** 		USART_ITConfig(Serial_Port[serial_id], USART_IT_TC, ENABLE);
 249:Bsp/periph_serial.c **** 	}
 250:Bsp/periph_serial.c **** }
 885              		.loc 1 250 1 view .LVU174
 886 0018 38BD     		pop	{r3, r4, r5, pc}
 887              	.L34:
 245:Bsp/periph_serial.c **** 		DMA_Cmd(Serial_DMA_TX_Stream[serial_id], DISABLE);
 888              		.loc 1 245 3 is_stmt 1 view .LVU175
 889 001a 0C4B     		ldr	r3, .L35+4
 890 001c 53F82450 		ldr	r5, [r3, r4, lsl #2]
 891 0020 094B     		ldr	r3, .L35
 892 0022 53F82410 		ldr	r1, [r3, r4, lsl #2]
 893 0026 2846     		mov	r0, r5
ARM GAS  /tmp/cceyHnSQ.s 			page 21


 894 0028 FFF7FEFF 		bl	DMA_ClearFlag
 895              	.LVL78:
 246:Bsp/periph_serial.c **** 
 896              		.loc 1 246 3 view .LVU176
 897 002c 0021     		movs	r1, #0
 898 002e 2846     		mov	r0, r5
 899 0030 FFF7FEFF 		bl	DMA_Cmd
 900              	.LVL79:
 248:Bsp/periph_serial.c **** 	}
 901              		.loc 1 248 3 view .LVU177
 902 0034 0122     		movs	r2, #1
 903 0036 40F22661 		movw	r1, #1574
 904 003a 054B     		ldr	r3, .L35+8
 905 003c 53F82400 		ldr	r0, [r3, r4, lsl #2]
 906 0040 FFF7FEFF 		bl	USART_ITConfig
 907              	.LVL80:
 908              		.loc 1 250 1 is_stmt 0 view .LVU178
 909 0044 E8E7     		b	.L31
 910              	.L36:
 911 0046 00BF     		.align	2
 912              	.L35:
 913 0048 00000000 		.word	.LANCHOR12
 914 004c 00000000 		.word	.LANCHOR10
 915 0050 00000000 		.word	.LANCHOR4
 916              		.cfi_endproc
 917              	.LFE131:
 919              		.section	.text.Serial_DMA_SendBuff,"ax",%progbits
 920              		.align	1
 921              		.global	Serial_DMA_SendBuff
 922              		.syntax unified
 923              		.thumb
 924              		.thumb_func
 925              		.fpu fpv4-sp-d16
 927              	Serial_DMA_SendBuff:
 928              	.LVL81:
 929              	.LFB132:
 251:Bsp/periph_serial.c **** 
 252:Bsp/periph_serial.c **** void Serial_DMA_SendBuff(Serial_List serial_id, uint16_t len)
 253:Bsp/periph_serial.c **** {
 930              		.loc 1 253 1 is_stmt 1 view -0
 931              		.cfi_startproc
 932              		@ args = 0, pretend = 0, frame = 0
 933              		@ frame_needed = 0, uses_anonymous_args = 0
 934              		.loc 1 253 1 is_stmt 0 view .LVU180
 935 0000 70B5     		push	{r4, r5, r6, lr}
 936              	.LCFI15:
 937              		.cfi_def_cfa_offset 16
 938              		.cfi_offset 4, -16
 939              		.cfi_offset 5, -12
 940              		.cfi_offset 6, -8
 941              		.cfi_offset 14, -4
 942 0002 0546     		mov	r5, r0
 943 0004 0E46     		mov	r6, r1
 254:Bsp/periph_serial.c **** 	DMA_Cmd(Serial_DMA_TX_Stream[serial_id], DISABLE);
 944              		.loc 1 254 2 is_stmt 1 view .LVU181
 945 0006 0B4B     		ldr	r3, .L39
 946 0008 53F82040 		ldr	r4, [r3, r0, lsl #2]
ARM GAS  /tmp/cceyHnSQ.s 			page 22


 947 000c 0021     		movs	r1, #0
 948              	.LVL82:
 949              		.loc 1 254 2 is_stmt 0 view .LVU182
 950 000e 2046     		mov	r0, r4
 951              	.LVL83:
 952              		.loc 1 254 2 view .LVU183
 953 0010 FFF7FEFF 		bl	DMA_Cmd
 954              	.LVL84:
 255:Bsp/periph_serial.c **** 	DMA_SetCurrDataCounter(Serial_DMA_TX_Stream[serial_id], (uint16_t)len);
 955              		.loc 1 255 2 is_stmt 1 view .LVU184
 956 0014 3146     		mov	r1, r6
 957 0016 2046     		mov	r0, r4
 958 0018 FFF7FEFF 		bl	DMA_SetCurrDataCounter
 959              	.LVL85:
 256:Bsp/periph_serial.c **** 	DMA_Cmd(Serial_DMA_TX_Stream[serial_id], ENABLE);
 960              		.loc 1 256 2 view .LVU185
 961 001c 0121     		movs	r1, #1
 962 001e 2046     		mov	r0, r4
 963 0020 FFF7FEFF 		bl	DMA_Cmd
 964              	.LVL86:
 257:Bsp/periph_serial.c **** 	USART_DMACmd(Serial_Port[serial_id], USART_DMAReq_Tx, ENABLE);
 965              		.loc 1 257 2 view .LVU186
 966 0024 0122     		movs	r2, #1
 967 0026 8021     		movs	r1, #128
 968 0028 034B     		ldr	r3, .L39+4
 969 002a 53F82500 		ldr	r0, [r3, r5, lsl #2]
 970 002e FFF7FEFF 		bl	USART_DMACmd
 971              	.LVL87:
 258:Bsp/periph_serial.c **** }
 972              		.loc 1 258 1 is_stmt 0 view .LVU187
 973 0032 70BD     		pop	{r4, r5, r6, pc}
 974              	.L40:
 975              		.align	2
 976              	.L39:
 977 0034 00000000 		.word	.LANCHOR10
 978 0038 00000000 		.word	.LANCHOR4
 979              		.cfi_endproc
 980              	.LFE132:
 982              		.global	Serial_Port
 983              		.section	.data.Serial_Port,"aw"
 984              		.align	2
 985              		.set	.LANCHOR4,. + 0
 988              	Serial_Port:
 989 0000 00100140 		.word	1073811456
 990 0004 00440040 		.word	1073759232
 991 0008 00480040 		.word	1073760256
 992 000c 00140140 		.word	1073812480
 993              		.section	.rodata.DMA_TX_FinishFlag,"a"
 994              		.align	2
 995              		.set	.LANCHOR12,. + 0
 998              	DMA_TX_FinishFlag:
 999 0000 00000028 		.word	671088640
 1000 0004 00002020 		.word	538968064
 1001 0008 00000018 		.word	402653184
 1002 000c 00000028 		.word	671088640
 1003              		.section	.rodata.RCC_APBPeriphClockCmd,"a"
 1004              		.align	2
ARM GAS  /tmp/cceyHnSQ.s 			page 23


 1005              		.set	.LANCHOR1,. + 0
 1008              	RCC_APBPeriphClockCmd:
 1009 0000 00000000 		.word	RCC_APB2PeriphClockCmd
 1010 0004 00000000 		.word	RCC_APB1PeriphClockCmd
 1011 0008 00000000 		.word	RCC_APB1PeriphClockCmd
 1012 000c 00000000 		.word	RCC_APB2PeriphClockCmd
 1013              		.section	.rodata.RCC_APBPeriph_SerialCLK,"a"
 1014              		.align	2
 1015              		.set	.LANCHOR2,. + 0
 1018              	RCC_APBPeriph_SerialCLK:
 1019 0000 10000000 		.word	16
 1020 0004 00000200 		.word	131072
 1021 0008 00000400 		.word	262144
 1022 000c 20000000 		.word	32
 1023              		.section	.rodata.Serial_DMA_CLK,"a"
 1024              		.align	2
 1025              		.set	.LANCHOR8,. + 0
 1028              	Serial_DMA_CLK:
 1029 0000 00004000 		.word	4194304
 1030 0004 00002000 		.word	2097152
 1031 0008 00002000 		.word	2097152
 1032 000c 00004000 		.word	4194304
 1033              		.section	.rodata.Serial_DMA_RX_Channel,"a"
 1034              		.align	2
 1035              		.set	.LANCHOR6,. + 0
 1038              	Serial_DMA_RX_Channel:
 1039 0000 00000008 		.word	134217728
 1040 0004 00000008 		.word	134217728
 1041 0008 00000008 		.word	134217728
 1042 000c 0000000A 		.word	167772160
 1043              		.section	.rodata.Serial_DMA_RX_Stream,"a"
 1044              		.align	2
 1045              		.set	.LANCHOR7,. + 0
 1048              	Serial_DMA_RX_Stream:
 1049 0000 88640240 		.word	1073898632
 1050 0004 88600240 		.word	1073897608
 1051 0008 28600240 		.word	1073897512
 1052 000c 28640240 		.word	1073898536
 1053              		.section	.rodata.Serial_DMA_TX_Channel,"a"
 1054              		.align	2
 1055              		.set	.LANCHOR9,. + 0
 1058              	Serial_DMA_TX_Channel:
 1059 0000 00000008 		.word	134217728
 1060 0004 00000008 		.word	134217728
 1061 0008 00000008 		.word	134217728
 1062 000c 0000000A 		.word	167772160
 1063              		.section	.rodata.Serial_DMA_TX_IRQ_Channel,"a"
 1064              		.align	2
 1065              		.set	.LANCHOR11,. + 0
 1068              	Serial_DMA_TX_IRQ_Channel:
 1069 0000 46       		.byte	70
 1070 0001 11       		.byte	17
 1071 0002 0E       		.byte	14
 1072 0003 46       		.byte	70
 1073              		.section	.rodata.Serial_DMA_TX_Stream,"a"
 1074              		.align	2
 1075              		.set	.LANCHOR10,. + 0
ARM GAS  /tmp/cceyHnSQ.s 			page 24


 1078              	Serial_DMA_TX_Stream:
 1079 0000 B8640240 		.word	1073898680
 1080 0004 A0600240 		.word	1073897632
 1081 0008 58600240 		.word	1073897560
 1082 000c B8640240 		.word	1073898680
 1083              		.section	.rodata.Serial_IO_Init,"a"
 1084              		.align	2
 1085              		.set	.LANCHOR0,. + 0
 1088              	Serial_IO_Init:
 1089 0000 00000000 		.word	GPIO_USART1_IO_Init
 1090 0004 00000000 		.word	GPIO_USART2_IO_Init
 1091 0008 00000000 		.word	GPIO_USART3_IO_Init
 1092 000c 00000000 		.word	GPIO_USART6_IO_Init
 1093              		.section	.rodata.Serial_RX_IRQ_Channel,"a"
 1094              		.align	2
 1095              		.set	.LANCHOR5,. + 0
 1098              	Serial_RX_IRQ_Channel:
 1099 0000 25       		.byte	37
 1100 0001 26       		.byte	38
 1101 0002 27       		.byte	39
 1102 0003 47       		.byte	71
 1103              		.section	.rodata.Serial_Structure_Setting,"a"
 1104              		.align	2
 1105              		.set	.LANCHOR3,. + 0
 1108              	Serial_Structure_Setting:
 1109 0000 00000000 		.word	USART_Structure_Normal_Setting
 1110 0004 00000000 		.word	USART_Structure_SBus_Setting
 1111              		.text
 1112              	.Letext0:
 1113              		.file 2 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 1114              		.file 3 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 1115              		.file 4 "F4_CORE/core_cm4.h"
 1116              		.file 5 "USER/system_stm32f4xx.h"
 1117              		.file 6 "USER/stm32f4xx.h"
 1118              		.file 7 "FWLIB/inc/stm32f4xx_dma.h"
 1119              		.file 8 "FWLIB/inc/stm32f4xx_usart.h"
 1120              		.file 9 "Bsp/periph_serial.h"
 1121              		.file 10 "Bsp/periph_dma.h"
 1122              		.file 11 "Bsp/periph_nvic.h"
ARM GAS  /tmp/cceyHnSQ.s 			page 25


DEFINED SYMBOLS
                            *ABS*:0000000000000000 periph_serial.c
     /tmp/cceyHnSQ.s:18     .text.USART_Structure_Normal_Setting:0000000000000000 $t
     /tmp/cceyHnSQ.s:25     .text.USART_Structure_Normal_Setting:0000000000000000 USART_Structure_Normal_Setting
     /tmp/cceyHnSQ.s:60     .text.USART_Structure_SBus_Setting:0000000000000000 $t
     /tmp/cceyHnSQ.s:66     .text.USART_Structure_SBus_Setting:0000000000000000 USART_Structure_SBus_Setting
     /tmp/cceyHnSQ.s:103    .text.Serial_IRQ_RX_Init:0000000000000000 $t
     /tmp/cceyHnSQ.s:110    .text.Serial_IRQ_RX_Init:0000000000000000 Serial_IRQ_RX_Init
     /tmp/cceyHnSQ.s:201    .text.Serial_IRQ_RX_Init:000000000000006c $d
     /tmp/cceyHnSQ.s:211    .text.Serial_DMA_RX_Init:0000000000000000 $t
     /tmp/cceyHnSQ.s:218    .text.Serial_DMA_RX_Init:0000000000000000 Serial_DMA_RX_Init
     /tmp/cceyHnSQ.s:358    .text.Serial_DMA_RX_Init:00000000000000d4 $d
     /tmp/cceyHnSQ.s:371    .text.Serial_DMA_TX_Init:0000000000000000 $t
     /tmp/cceyHnSQ.s:378    .text.Serial_DMA_TX_Init:0000000000000000 Serial_DMA_TX_Init
     /tmp/cceyHnSQ.s:498    .text.Serial_DMA_TX_Init:00000000000000a4 $d
     /tmp/cceyHnSQ.s:511    .text.Serial_DMA_RXTX_Init:0000000000000000 $t
     /tmp/cceyHnSQ.s:518    .text.Serial_DMA_RXTX_Init:0000000000000000 Serial_DMA_RXTX_Init
     /tmp/cceyHnSQ.s:696    .text.Serial_DMA_RXTX_Init:000000000000011c $d
     /tmp/cceyHnSQ.s:712    .text.Serial_SendStr:0000000000000000 $t
     /tmp/cceyHnSQ.s:719    .text.Serial_SendStr:0000000000000000 Serial_SendStr
     /tmp/cceyHnSQ.s:773    .text.Serial_SendBuff:0000000000000000 $t
     /tmp/cceyHnSQ.s:780    .text.Serial_SendBuff:0000000000000000 Serial_SendBuff
     /tmp/cceyHnSQ.s:848    .text.Serial_DMA_TX_IRQSetting:0000000000000000 $t
     /tmp/cceyHnSQ.s:855    .text.Serial_DMA_TX_IRQSetting:0000000000000000 Serial_DMA_TX_IRQSetting
     /tmp/cceyHnSQ.s:913    .text.Serial_DMA_TX_IRQSetting:0000000000000048 $d
     /tmp/cceyHnSQ.s:920    .text.Serial_DMA_SendBuff:0000000000000000 $t
     /tmp/cceyHnSQ.s:927    .text.Serial_DMA_SendBuff:0000000000000000 Serial_DMA_SendBuff
     /tmp/cceyHnSQ.s:977    .text.Serial_DMA_SendBuff:0000000000000034 $d
     /tmp/cceyHnSQ.s:988    .data.Serial_Port:0000000000000000 Serial_Port
     /tmp/cceyHnSQ.s:984    .data.Serial_Port:0000000000000000 $d
     /tmp/cceyHnSQ.s:994    .rodata.DMA_TX_FinishFlag:0000000000000000 $d
     /tmp/cceyHnSQ.s:998    .rodata.DMA_TX_FinishFlag:0000000000000000 DMA_TX_FinishFlag
     /tmp/cceyHnSQ.s:1004   .rodata.RCC_APBPeriphClockCmd:0000000000000000 $d
     /tmp/cceyHnSQ.s:1008   .rodata.RCC_APBPeriphClockCmd:0000000000000000 RCC_APBPeriphClockCmd
     /tmp/cceyHnSQ.s:1014   .rodata.RCC_APBPeriph_SerialCLK:0000000000000000 $d
     /tmp/cceyHnSQ.s:1018   .rodata.RCC_APBPeriph_SerialCLK:0000000000000000 RCC_APBPeriph_SerialCLK
     /tmp/cceyHnSQ.s:1024   .rodata.Serial_DMA_CLK:0000000000000000 $d
     /tmp/cceyHnSQ.s:1028   .rodata.Serial_DMA_CLK:0000000000000000 Serial_DMA_CLK
     /tmp/cceyHnSQ.s:1034   .rodata.Serial_DMA_RX_Channel:0000000000000000 $d
     /tmp/cceyHnSQ.s:1038   .rodata.Serial_DMA_RX_Channel:0000000000000000 Serial_DMA_RX_Channel
     /tmp/cceyHnSQ.s:1044   .rodata.Serial_DMA_RX_Stream:0000000000000000 $d
     /tmp/cceyHnSQ.s:1048   .rodata.Serial_DMA_RX_Stream:0000000000000000 Serial_DMA_RX_Stream
     /tmp/cceyHnSQ.s:1054   .rodata.Serial_DMA_TX_Channel:0000000000000000 $d
     /tmp/cceyHnSQ.s:1058   .rodata.Serial_DMA_TX_Channel:0000000000000000 Serial_DMA_TX_Channel
     /tmp/cceyHnSQ.s:1064   .rodata.Serial_DMA_TX_IRQ_Channel:0000000000000000 $d
     /tmp/cceyHnSQ.s:1068   .rodata.Serial_DMA_TX_IRQ_Channel:0000000000000000 Serial_DMA_TX_IRQ_Channel
     /tmp/cceyHnSQ.s:1074   .rodata.Serial_DMA_TX_Stream:0000000000000000 $d
     /tmp/cceyHnSQ.s:1078   .rodata.Serial_DMA_TX_Stream:0000000000000000 Serial_DMA_TX_Stream
     /tmp/cceyHnSQ.s:1084   .rodata.Serial_IO_Init:0000000000000000 $d
     /tmp/cceyHnSQ.s:1088   .rodata.Serial_IO_Init:0000000000000000 Serial_IO_Init
     /tmp/cceyHnSQ.s:1094   .rodata.Serial_RX_IRQ_Channel:0000000000000000 $d
     /tmp/cceyHnSQ.s:1098   .rodata.Serial_RX_IRQ_Channel:0000000000000000 Serial_RX_IRQ_Channel
     /tmp/cceyHnSQ.s:1104   .rodata.Serial_Structure_Setting:0000000000000000 $d
     /tmp/cceyHnSQ.s:1108   .rodata.Serial_Structure_Setting:0000000000000000 Serial_Structure_Setting

UNDEFINED SYMBOLS
USART_Init
ARM GAS  /tmp/cceyHnSQ.s 			page 26


USART_Cmd
USART_ITConfig
periph_nvic_Structure_Setting
USART_DMACmd
periph_DMA_Serial
periph_DMA_WithoutIRQ_Init
periph_DMA_WithIRQ_Init
USART_SendData
USART_GetFlagStatus
DMA_GetFlagStatus
DMA_ClearFlag
DMA_Cmd
DMA_SetCurrDataCounter
RCC_APB2PeriphClockCmd
RCC_APB1PeriphClockCmd
GPIO_USART1_IO_Init
GPIO_USART2_IO_Init
GPIO_USART3_IO_Init
GPIO_USART6_IO_Init
