
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10276 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.188 ; gain = 100.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_fir_compiler_0_0' [C:/Xilinx/Capston/project_2/project_2.runs/synth_1/.Xil/Vivado-13724-hmhlaptop/realtime/design_1_fir_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fir_compiler_0_0' (1#1) [C:/Xilinx/Capston/project_2/project_2.runs/synth_1/.Xil/Vivado-13724-hmhlaptop/realtime/design_1_fir_compiler_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fir_compiler_0' of module 'design_1_fir_compiler_0_0' requires 6 connections, but only 4 given [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:149]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_1' [C:/Xilinx/Capston/project_2/project_2.runs/synth_1/.Xil/Vivado-13724-hmhlaptop/realtime/design_1_processing_system7_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_1' (2#1) [C:/Xilinx/Capston/project_2/project_2.runs/synth_1/.Xil/Vivado-13724-hmhlaptop/realtime/design_1_processing_system7_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_3' [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:326]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1129]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Xilinx/Capston/project_2/project_2.runs/synth_1/.Xil/Vivado-13724-hmhlaptop/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (3#1) [C:/Xilinx/Capston/project_2/project_2.runs/synth_1/.Xil/Vivado-13724-hmhlaptop/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 60 connections, but only 58 given [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1368]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (4#1) [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1129]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1429]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (5#1) [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1429]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1687]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Xilinx/Capston/project_2/project_2.runs/synth_1/.Xil/Vivado-13724-hmhlaptop/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (6#1) [C:/Xilinx/Capston/project_2/project_2.runs/synth_1/.Xil/Vivado-13724-hmhlaptop/realtime/design_1_auto_pc_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 79 connections, but only 77 given [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:2002]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (7#1) [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1687]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Xilinx/Capston/project_2/project_2.runs/synth_1/.Xil/Vivado-13724-hmhlaptop/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (8#1) [C:/Xilinx/Capston/project_2/project_2.runs/synth_1/.Xil/Vivado-13724-hmhlaptop/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_arid' does not match port width (24) of module 'design_1_xbar_0' [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1054]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_awid' does not match port width (24) of module 'design_1_xbar_0' [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1066]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_3' (9#1) [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:326]
WARNING: [Synth 8-350] instance 'ps7_0_axi_periph' of module 'design_1_ps7_0_axi_periph_3' requires 98 connections, but only 72 given [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:217]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_3' [C:/Xilinx/Capston/project_2/project_2.runs/synth_1/.Xil/Vivado-13724-hmhlaptop/realtime/design_1_rst_ps7_0_100M_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_3' (10#1) [C:/Xilinx/Capston/project_2/project_2.runs/synth_1/.Xil/Vivado-13724-hmhlaptop/realtime/design_1_rst_ps7_0_100M_3_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_3' requires 10 connections, but only 7 given [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:290]
INFO: [Synth 8-6157] synthesizing module 'design_1_xadc_wiz_0_3' [C:/Xilinx/Capston/project_2/project_2.runs/synth_1/.Xil/Vivado-13724-hmhlaptop/realtime/design_1_xadc_wiz_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xadc_wiz_0_3' (11#1) [C:/Xilinx/Capston/project_2/project_2.runs/synth_1/.Xil/Vivado-13724-hmhlaptop/realtime/design_1_xadc_wiz_0_3_stub.v:5]
ERROR: [Synth 8-448] named port connection 'm_axis_tdata' does not exist for instance 'xadc_wiz_0' of module 'design_1_xadc_wiz_0_3' [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:299]
ERROR: [Synth 8-448] named port connection 'm_axis_tready' does not exist for instance 'xadc_wiz_0' of module 'design_1_xadc_wiz_0_3' [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:300]
ERROR: [Synth 8-448] named port connection 'm_axis_tvalid' does not exist for instance 'xadc_wiz_0' of module 'design_1_xadc_wiz_0_3' [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:301]
ERROR: [Synth 8-448] named port connection 's_axis_aclk' does not exist for instance 'xadc_wiz_0' of module 'design_1_xadc_wiz_0_3' [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:321]
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'design_1_xadc_wiz_0_3' requires 31 connections, but only 21 given [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:298]
ERROR: [Synth 8-6156] failed synthesizing module 'design_1' [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
ERROR: [Synth 8-6156] failed synthesizing module 'design_1_wrapper' [C:/Xilinx/Capston/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 466.801 ; gain = 156.039
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 8 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Apr  7 15:17:44 2021...
