

================================================================
== Vitis HLS Report for 'FFT'
================================================================
* Date:           Fri Feb  4 03:54:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        fft_32
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.771 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      302|      302|  3.020 us|  3.020 us|  303|  303|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 20 [2/2] (2.32ns)   --->   "%call_ln0 = call void @FFT_Pipeline_VITIS_LOOP_58_1, i32 %data_IN, i16 %xin_M_real_V, i16 %xin_M_imag_V"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FFT_Pipeline_VITIS_LOOP_58_1, i32 %data_IN, i16 %xin_M_real_V, i16 %xin_M_imag_V"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FFT_Pipeline_bitreversal_label1, i5 %rev_32, i16 %xin_M_real_V, i16 %xin_M_imag_V, i16 %data_OUT0_M_real_V, i16 %data_OUT0_M_imag_V"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FFT_Pipeline_bitreversal_label1, i5 %rev_32, i16 %xin_M_real_V, i16 %xin_M_imag_V, i16 %data_OUT0_M_real_V, i16 %data_OUT0_M_imag_V"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.56>
ST_6 : Operation 25 [2/2] (3.56ns)   --->   "%call_ln62 = call void @FFT0.1, i4 1, i4 0, i3 4, i3 1, i16 %data_OUT0_M_real_V, i16 %data_OUT0_M_imag_V, i16 %data_OUT1_M_real_V, i16 %data_OUT1_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:62]   --->   Operation 25 'call' 'call_ln62' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln62 = call void @FFT0.1, i4 1, i4 0, i3 4, i3 1, i16 %data_OUT0_M_real_V, i16 %data_OUT0_M_imag_V, i16 %data_OUT1_M_real_V, i16 %data_OUT1_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:62]   --->   Operation 26 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.56>
ST_8 : Operation 27 [2/2] (3.56ns)   --->   "%call_ln63 = call void @FFT0.1, i4 2, i4 8, i3 3, i3 2, i16 %data_OUT1_M_real_V, i16 %data_OUT1_M_imag_V, i16 %data_OUT2_M_real_V, i16 %data_OUT2_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:63]   --->   Operation 27 'call' 'call_ln63' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln63 = call void @FFT0.1, i4 2, i4 8, i3 3, i3 2, i16 %data_OUT1_M_real_V, i16 %data_OUT1_M_imag_V, i16 %data_OUT2_M_real_V, i16 %data_OUT2_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:63]   --->   Operation 28 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.56>
ST_10 : Operation 29 [2/2] (3.56ns)   --->   "%call_ln64 = call void @FFT0.1, i4 4, i4 4, i3 2, i3 3, i16 %data_OUT2_M_real_V, i16 %data_OUT2_M_imag_V, i16 %data_OUT3_M_real_V, i16 %data_OUT3_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:64]   --->   Operation 29 'call' 'call_ln64' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln64 = call void @FFT0.1, i4 4, i4 4, i3 2, i3 3, i16 %data_OUT2_M_real_V, i16 %data_OUT2_M_imag_V, i16 %data_OUT3_M_real_V, i16 %data_OUT3_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:64]   --->   Operation 30 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.56>
ST_12 : Operation 31 [2/2] (3.56ns)   --->   "%call_ln65 = call void @FFT0.1, i4 8, i4 2, i3 1, i3 4, i16 %data_OUT3_M_real_V, i16 %data_OUT3_M_imag_V, i16 %data_OUT4_M_real_V, i16 %data_OUT4_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:65]   --->   Operation 31 'call' 'call_ln65' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln65 = call void @FFT0.1, i4 8, i4 2, i3 1, i3 4, i16 %data_OUT3_M_real_V, i16 %data_OUT3_M_imag_V, i16 %data_OUT4_M_real_V, i16 %data_OUT4_M_imag_V, i10 %W_M_real_V, i9 %W_M_imag_V" [../vhls/fixed/fft.cpp:65]   --->   Operation 32 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FFT_Pipeline_FFT_label1, i10 %W_M_real_V, i9 %W_M_imag_V, i16 %data_OUT4_M_real_V, i16 %data_OUT4_M_imag_V, i16 %xout_M_real_V, i16 %xout_M_imag_V"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FFT_Pipeline_FFT_label1, i10 %W_M_real_V, i9 %W_M_imag_V, i16 %data_OUT4_M_real_V, i16 %data_OUT4_M_imag_V, i16 %xout_M_real_V, i16 %xout_M_imag_V"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 35 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 35 'wait' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FFT_Pipeline_VITIS_LOOP_68_2, i32 %data_OUT, i16 %xout_M_real_V, i16 %xout_M_imag_V"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 37 [1/2] (2.32ns)   --->   "%call_ln0 = call void @FFT_Pipeline_VITIS_LOOP_68_2, i32 %data_OUT, i16 %xout_M_real_V, i16 %xout_M_imag_V"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 38 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_IN, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_IN"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_OUT, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_OUT"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [../vhls/fixed/fft.cpp:69]   --->   Operation 43 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 2.32ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'FFT_Pipeline_VITIS_LOOP_58_1' [26]  (2.32 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 3.56ns
The critical path consists of the following:
	'call' operation ('call_ln62', ../vhls/fixed/fft.cpp:62) to 'FFT0.1' [29]  (3.56 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 3.56ns
The critical path consists of the following:
	'call' operation ('call_ln63', ../vhls/fixed/fft.cpp:63) to 'FFT0.1' [30]  (3.56 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 3.56ns
The critical path consists of the following:
	'call' operation ('call_ln64', ../vhls/fixed/fft.cpp:64) to 'FFT0.1' [31]  (3.56 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 3.56ns
The critical path consists of the following:
	'call' operation ('call_ln65', ../vhls/fixed/fft.cpp:65) to 'FFT0.1' [32]  (3.56 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 2.32ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'FFT_Pipeline_VITIS_LOOP_68_2' [35]  (2.32 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
