# usage_LCD

```verilog
	`include"LCD.v"
	module usage_LCD(clk_sys, rst_n, rs, rw, en, data_in, lcd_on, BL, rotate);
	/*-----ports declaration-----*/
	input  clk_sys, rst_n, rotate;
	output rs, rw, en, lcd_on, BL;
	output [7:0]data_in;
	/*-----variables-----*/
	reg tick_newdata;
	reg [15:0]cnt_1khz;//~49999
	reg [25:0]cnt_1hz;//~49999999
	reg tick_1khz, tick_1hz;
	reg [127:0]Hello_world;
	/*-----instantiate module LCD-----*/
	LCD U0(
		.clk_sys(clk_sys), 
		.rst_n(rst_n), 
		.rs(rs), 
		.rw(rw), 
		.en(en), 
		.data_in(data_in), 
		.lcd_on(lcd_on), 
		.BL(BL), 
		.rotate(1'b0), 
		.tick_newdata(tick_newdata),
		.tick_1khz(tick_1khz), 
		.tick_1hz(tick_1hz),
		.data0 (Hello_world[127:120]),
		.data1 (Hello_world[119:112]),
		.data2 (Hello_world[111:104]),
		.data3 (Hello_world[103:96]),
		.data4 (Hello_world[95:88]),
		.data5 (Hello_world[87:80]),
		.data6 (Hello_world[79:72]),
		.data7 (Hello_world[71:64]),
		.data8 (Hello_world[63:56]),
		.data9 (Hello_world[55:48]),
		.data10(Hello_world[47:40]),
		.data11(Hello_world[39:32]),
		.data12(Hello_world[31:24]),
		.data13(Hello_world[23:16]),
		.data14(Hello_world[15:8]),
		.data15(Hello_world[7:0]),
		.data16(8'h51),
		.data17(8'h52),
		.data18(8'h53),
		.data19(8'h54),
		.data20(8'h55),
		.data21(8'h56),
		.data22(8'h57),
		.data23(8'h58),
		.data24(8'h59),
		.data25(8'h5a),
		.data26(8'h61),
		.data27(8'h62),
		.data28(8'h63),
		.data29(8'h64),
		.data30(8'h65),
		.data31(8'h66),
		.data32(8'h67),
		.data33(8'h68),
		.data34(8'h69),
		.data35(8'h6a),
		.data36(8'h6b),
		.data37(8'h6c),
		.data38(8'h6d),
		.data39(8'h6e)
	);
	/*-----1khz counter-----*/
	always@(posedge clk_sys or negedge rst_n)begin
		if(!rst_n)cnt_1khz <= 16'd0;
		else begin
			if(cnt_1khz<16'd49999)cnt_1khz <= cnt_1khz + 16'd1;
			else                  cnt_1khz <= 16'd0;
		end
	end
	/*-----1hz counter-----*/
	always@(posedge clk_sys or negedge rst_n)begin
		if(!rst_n)cnt_1hz <= 26'd0;
		else begin
			if(cnt_1hz<26'd49999999)cnt_1hz <= cnt_1hz + 26'd1;
			else                    cnt_1hz <= 26'd0;
		end
	end
	/*-----make 1khz tick-----*/
	always@(posedge clk_sys or negedge rst_n)begin
		if(!rst_n)tick_1khz <= 1'b0;
		else begin
			if(cnt_1khz==16'd49998)tick_1khz <= 1'b1;
			else                   tick_1khz <= 1'b0;
		end
	end
	/*-----make 1hz tick-----*/
	always@(posedge clk_sys or negedge rst_n)begin
		if(!rst_n)tick_1hz <= 1'b0;
		else begin
			if(cnt_1hz==26'd49999998)tick_1hz <= 1'b1;
			else                     tick_1hz <= 1'b0;
		end
	end
	/*-----change data-----*/
	always@(posedge clk_sys or negedge rst_n)begin
		if(!rst_n)tick_newdata <= 1'b0;
		else begin
			if(tick_1hz)tick_newdata <= 1'b1;
			else        tick_newdata <= 1'b0;
		end
	end
	always@(posedge clk_sys or negedge rst_n)begin
		if(!rst_n)begin
			Hello_world <= {128'h20_20_48_65_6C_6C_6F_20_77_6F_72_6C_64_21_20_20};
		end
		else begin
			if(tick_1hz)begin
				Hello_world <= {Hello_world[119:0],Hello_world[127:120]};
			end
			else begin
				Hello_world <= Hello_world;
			end
		end
	end
	endmodule
```

可ring shift & rotate