{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700653688788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700653688804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 20:48:08 2023 " "Processing started: Wed Nov 22 20:48:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700653688804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653688804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653688804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700653689072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700653689072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 11 11 " "Found 11 design units, including 11 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""} { "Info" "ISGN_ENTITY_NAME" "2 _and2 " "Found entity 2: _and2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and3 " "Found entity 3: _and3" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""} { "Info" "ISGN_ENTITY_NAME" "4 _and4 " "Found entity 4: _and4" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""} { "Info" "ISGN_ENTITY_NAME" "5 _and5 " "Found entity 5: _and5" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""} { "Info" "ISGN_ENTITY_NAME" "6 _or2 " "Found entity 6: _or2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""} { "Info" "ISGN_ENTITY_NAME" "7 _or3 " "Found entity 7: _or3" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""} { "Info" "ISGN_ENTITY_NAME" "8 _or4 " "Found entity 8: _or4" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or5 " "Found entity 9: _or5" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""} { "Info" "ISGN_ENTITY_NAME" "10 _nand2 " "Found entity 10: _nand2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""} { "Info" "ISGN_ENTITY_NAME" "11 _xor2 " "Found entity 11: _xor2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_v2 " "Found entity 1: fa_v2" {  } { { "fa_v2.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/fa_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb4 " "Found entity 1: clb4" {  } { { "clb4.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(54) " "Verilog HDL warning at multiplier.v(54): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700653694937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(65) " "Verilog HDL warning at multiplier.v(65): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700653694953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiplier.v(90) " "Verilog HDL warning at multiplier.v(90): extended using \"x\" or \"z\"" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700653694953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cal_radix4.v(22) " "Verilog HDL warning at cal_radix4.v(22): extended using \"x\" or \"z\"" {  } { { "cal_radix4.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700653694953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cal_radix4.v 1 1 " "Found 1 design units, including 1 entities, in source file cal_radix4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cal_radix4 " "Found entity 1: cal_radix4" {  } { { "cal_radix4.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla128.v 1 1 " "Found 1 design units, including 1 entities, in source file cla128.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla128 " "Found entity 1: cla128" {  } { { "cla128.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cal_radix4.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cal_radix4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cal_radix4 " "Found entity 1: tb_cal_radix4" {  } { { "tb_cal_radix4.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/tb_cal_radix4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cla128.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cla128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cla128 " "Found entity 1: tb_cla128" {  } { { "tb_cla128.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/tb_cla128.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multiplier " "Found entity 1: tb_multiplier" {  } { { "tb_multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/tb_multiplier.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla8.v 1 1 " "Found 1 design units, including 1 entities, in source file cla8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla8 " "Found entity 1: cla8" {  } { { "cla8.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653694953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700653694969 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_result multiplier.v(63) " "Verilog HDL Always Construct warning at multiplier.v(63): variable \"next_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700653694969 "|multiplier"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_result multiplier.v(64) " "Verilog HDL Always Construct warning at multiplier.v(64): variable \"next_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700653694969 "|multiplier"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiplier multiplier.v(81) " "Verilog HDL Always Construct warning at multiplier.v(81): variable \"multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700653694969 "|multiplier"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiplicand multiplier.v(82) " "Verilog HDL Always Construct warning at multiplier.v(82): variable \"multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700653694969 "|multiplier"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cp_multiplicand multiplier.v(85) " "Verilog HDL Always Construct warning at multiplier.v(85): variable \"cp_multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700653694969 "|multiplier"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cp_multiplicand multiplier.v(86) " "Verilog HDL Always Construct warning at multiplier.v(86): variable \"cp_multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700653694969 "|multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LSB multiplier.v(76) " "Verilog HDL Always Construct warning at multiplier.v(76): inferring latch(es) for variable \"LSB\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700653694969 "|multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cp_multiplicand multiplier.v(76) " "Verilog HDL Always Construct warning at multiplier.v(76): inferring latch(es) for variable \"cp_multiplicand\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700653694969 "|multiplier"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cp_multiplier multiplier.v(76) " "Verilog HDL Always Construct warning at multiplier.v(76): inferring latch(es) for variable \"cp_multiplier\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700653694969 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[0\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[0\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[1\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[1\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[2\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[2\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[3\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[3\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[4\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[4\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[5\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[5\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[6\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[6\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[7\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[7\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[8\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[8\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[9\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[9\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[10\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[10\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[11\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[11\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[12\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[12\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[13\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[13\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[14\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[14\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[15\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[15\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[16\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[16\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[17\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[17\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[18\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[18\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[19\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[19\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[20\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[20\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[21\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[21\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[22\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[22\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[23\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[23\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[24\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[24\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[25\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[25\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[26\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[26\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[27\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[27\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[28\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[28\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[29\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[29\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[30\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[30\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[31\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[31\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[32\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[32\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[33\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[33\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[34\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[34\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[35\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[35\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[36\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[36\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[37\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[37\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[38\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[38\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[39\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[39\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[40\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[40\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[41\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[41\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[42\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[42\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[43\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[43\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[44\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[44\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[45\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[45\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[46\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[46\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[47\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[47\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[48\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[48\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[49\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[49\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[50\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[50\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[51\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[51\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[52\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[52\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[53\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[53\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[54\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[54\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[55\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[55\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[56\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[56\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[57\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[57\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[58\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[58\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[59\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[59\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[60\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[60\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[61\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[61\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[62\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[62\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplier\[63\] multiplier.v(76) " "Inferred latch for \"cp_multiplier\[63\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[0\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[0\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[1\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[1\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[2\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[2\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[3\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[3\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[4\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[4\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[5\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[5\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[6\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[6\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[7\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[7\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[8\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[8\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[9\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[9\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[10\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[10\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[11\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[11\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[12\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[12\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[13\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[13\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[14\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[14\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[15\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[15\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[16\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[16\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[17\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[17\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[18\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[18\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[19\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[19\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[20\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[20\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[21\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[21\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[22\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[22\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[23\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[23\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[24\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[24\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[25\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[25\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[26\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[26\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[27\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[27\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[28\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[28\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[29\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[29\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[30\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[30\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[31\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[31\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[32\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[32\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[33\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[33\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[34\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[34\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[35\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[35\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[36\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[36\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[37\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[37\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[38\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[38\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[39\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[39\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[40\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[40\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[41\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[41\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[42\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[42\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[43\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[43\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[44\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[44\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[45\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[45\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[46\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[46\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[47\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[47\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[48\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[48\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[49\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[49\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[50\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[50\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[51\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[51\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[52\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[52\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[53\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[53\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[54\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[54\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[55\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[55\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[56\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[56\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[57\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[57\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[58\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[58\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[59\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[59\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[60\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[60\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[61\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[61\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[62\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[62\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp_multiplicand\[63\] multiplier.v(76) " "Inferred latch for \"cp_multiplicand\[63\]\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSB multiplier.v(76) " "Inferred latch for \"LSB\" at multiplier.v(76)" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653694984 "|multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cal_radix4 cal_radix4:U0 " "Elaborating entity \"cal_radix4\" for hierarchy \"cal_radix4:U0\"" {  } { { "multiplier.v" "U0" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695005 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_out cal_radix4.v(18) " "Verilog HDL Always Construct warning at cal_radix4.v(18): variable \"add_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cal_radix4.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700653695005 "|multiplier|cal_radix4:U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift_add_out cal_radix4.v(19) " "Verilog HDL Always Construct warning at cal_radix4.v(19): variable \"shift_add_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cal_radix4.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700653695005 "|multiplier|cal_radix4:U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shift_sub_out cal_radix4.v(20) " "Verilog HDL Always Construct warning at cal_radix4.v(20): variable \"shift_sub_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cal_radix4.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700653695005 "|multiplier|cal_radix4:U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_out cal_radix4.v(21) " "Verilog HDL Always Construct warning at cal_radix4.v(21): variable \"sub_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cal_radix4.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700653695005 "|multiplier|cal_radix4:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla128 cal_radix4:U0\|cla128:cla128_add " "Elaborating entity \"cla128\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\"" {  } { { "cal_radix4.v" "cla128_add" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cal_radix4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32 " "Elaborating entity \"cla32\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\"" {  } { { "cla128.v" "U0_cla32" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla128.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4 " "Elaborating entity \"cla4\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\"" {  } { { "cla32.v" "U0_cla4" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_v2 cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa " "Elaborating entity \"fa_v2\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\"" {  } { { "cla4.v" "U0_fa" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2 " "Elaborating entity \"_xor2\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\"" {  } { { "fa_v2.v" "U0_xor2" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/fa_v2.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_inv:U0_inv " "Elaborating entity \"_inv\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_inv:U0_inv\"" {  } { { "gates.v" "U0_inv" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_and2:U2_and2 " "Elaborating entity \"_and2\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_and2:U2_and2\"" {  } { { "gates.v" "U2_and2" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_or2:U4_or2 " "Elaborating entity \"_or2\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|fa_v2:U0_fa\|_xor2:U0_xor2\|_or2:U4_or2\"" {  } { { "gates.v" "U4_or2" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/gates.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb4 cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4 " "Elaborating entity \"clb4\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\"" {  } { { "cla4.v" "U4_clb4" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/cla4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U0_and3 " "Elaborating entity \"_and3\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U0_and3\"" {  } { { "clb4.v" "U0_and3" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U0_or3 " "Elaborating entity \"_or3\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U0_or3\"" {  } { { "clb4.v" "U0_or3" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and4 cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U0_and4 " "Elaborating entity \"_and4\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U0_and4\"" {  } { { "clb4.v" "U0_and4" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or4 cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U0_or4 " "Elaborating entity \"_or4\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U0_or4\"" {  } { { "clb4.v" "U0_or4" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and5 cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U0_and5 " "Elaborating entity \"_and5\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U0_and5\"" {  } { { "clb4.v" "U0_and5" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or5 cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U0_or5 " "Elaborating entity \"_or5\" for hierarchy \"cal_radix4:U0\|cla128:cla128_add\|cla32:U0_cla32\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U0_or5\"" {  } { { "clb4.v" "U0_or5" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/clb4.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653695048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla8 cla8:cla8_count " "Elaborating entity \"cla8\" for hierarchy \"cla8:cla8_count\"" {  } { { "multiplier.v" "cla8_count" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653698314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[0\] " "Latch cp_multiplicand\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LSB " "Latch LSB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[1\] " "Latch cp_multiplicand\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[2\] " "Latch cp_multiplicand\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[3\] " "Latch cp_multiplicand\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[4\] " "Latch cp_multiplicand\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[5\] " "Latch cp_multiplicand\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[6\] " "Latch cp_multiplicand\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[7\] " "Latch cp_multiplicand\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[8\] " "Latch cp_multiplicand\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[9\] " "Latch cp_multiplicand\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[10\] " "Latch cp_multiplicand\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[11\] " "Latch cp_multiplicand\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[12\] " "Latch cp_multiplicand\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[13\] " "Latch cp_multiplicand\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[14\] " "Latch cp_multiplicand\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[15\] " "Latch cp_multiplicand\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[16\] " "Latch cp_multiplicand\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[17\] " "Latch cp_multiplicand\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[18\] " "Latch cp_multiplicand\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[19\] " "Latch cp_multiplicand\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[20\] " "Latch cp_multiplicand\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[21\] " "Latch cp_multiplicand\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[22\] " "Latch cp_multiplicand\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[23\] " "Latch cp_multiplicand\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[24\] " "Latch cp_multiplicand\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[25\] " "Latch cp_multiplicand\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[26\] " "Latch cp_multiplicand\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[27\] " "Latch cp_multiplicand\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[28\] " "Latch cp_multiplicand\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[29\] " "Latch cp_multiplicand\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[30\] " "Latch cp_multiplicand\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[31\] " "Latch cp_multiplicand\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[32\] " "Latch cp_multiplicand\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[33\] " "Latch cp_multiplicand\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[34\] " "Latch cp_multiplicand\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[35\] " "Latch cp_multiplicand\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[36\] " "Latch cp_multiplicand\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[37\] " "Latch cp_multiplicand\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[38\] " "Latch cp_multiplicand\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[39\] " "Latch cp_multiplicand\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[40\] " "Latch cp_multiplicand\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[41\] " "Latch cp_multiplicand\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[42\] " "Latch cp_multiplicand\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[43\] " "Latch cp_multiplicand\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[44\] " "Latch cp_multiplicand\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[45\] " "Latch cp_multiplicand\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[46\] " "Latch cp_multiplicand\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[47\] " "Latch cp_multiplicand\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[48\] " "Latch cp_multiplicand\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[49\] " "Latch cp_multiplicand\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[50\] " "Latch cp_multiplicand\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[51\] " "Latch cp_multiplicand\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[52\] " "Latch cp_multiplicand\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[53\] " "Latch cp_multiplicand\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[54\] " "Latch cp_multiplicand\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[55\] " "Latch cp_multiplicand\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[56\] " "Latch cp_multiplicand\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[57\] " "Latch cp_multiplicand\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[58\] " "Latch cp_multiplicand\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[59\] " "Latch cp_multiplicand\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[60\] " "Latch cp_multiplicand\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[61\] " "Latch cp_multiplicand\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[62\] " "Latch cp_multiplicand\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cp_multiplicand\[63\] " "Latch cp_multiplicand\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700653700542 ""}  } { { "multiplier.v" "" { Text "C:/Users/kk200/verilog/Assignment9. Multiplier/multiplier.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700653700542 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700653701224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kk200/verilog/Assignment9. Multiplier/output_files/multiplier.map.smsg " "Generated suppressed messages file C:/Users/kk200/verilog/Assignment9. Multiplier/output_files/multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653701691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700653702415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653702415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1088 " "Implemented 1088 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "132 " "Implemented 132 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700653702525 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700653702525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "827 " "Implemented 827 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700653702525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700653702525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700653702557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 20:48:22 2023 " "Processing ended: Wed Nov 22 20:48:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700653702557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700653702557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700653702557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653702557 ""}
