```verilog
module top_module(
    input clk,
    input reset,
    input ena,
    output reg pm,
    output reg [7:0] hh,
    output reg [7:0] mm,
    output reg [7:0] ss
);

    // State encoding for AM/PM
    parameter AM = 1'b0;
    parameter PM = 1'b1;

    // BCD count limits
    parameter MAX_SS = 8'h59; // 59 seconds
    parameter MAX_MM = 8'h59; // 59 minutes
    parameter BCD_12 = 8'h12; // 12 in BCD
    parameter BCD_11 = 8'h11; // 11 in BCD
    parameter BCD_01 = 8'h01; // 01 in BCD
    parameter BCD_00 = 8'h00; // 00 in BCD

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            // Reset to 12:00:00 AM
            hh <= BCD_12;
            mm <= BCD_00;
            ss <= BCD_00;
            pm <= AM;
        end else if (ena) begin
            // Increment seconds
            if (ss == MAX_SS) begin
                ss <= BCD_00;
                // Increment minutes
                if (mm == MAX_MM) begin
                    mm <= BCD_00;
                    // Increment hours
                    if (hh == BCD_11) begin
                        hh <= BCD_12;
                        pm <= ~pm; // Toggle AM/PM
                    end else if (hh == BCD_12) begin
                        hh <= BCD_01;
                    end else begin
                        hh <= hh + 1;
                    end
                end else begin
                    mm <= mm + 1;
                end
            end else begin
                ss <= ss + 1;
            end
        end
    end

endmodule
```