

================================================================
== Vitis HLS Report for 'bf_inv'
================================================================
* Date:           Thu Dec 26 18:43:18 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.041 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64   |bf_inv_Pipeline_VITIS_LOOP_25_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70  |bf_inv_Pipeline_VITIS_LOOP_25_18  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76   |bf_inv_Pipeline_VITIS_LOOP_33_1   |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        |grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83  |bf_inv_Pipeline_VITIS_LOOP_33_19  |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3513|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      56|   1870|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     84|    -|
|Register         |        -|    -|    1359|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1415|   5467|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64   |bf_inv_Pipeline_VITIS_LOOP_25_1   |        0|   0|  18|  857|    0|
    |grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70  |bf_inv_Pipeline_VITIS_LOOP_25_18  |        0|   0|  18|  857|    0|
    |grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76   |bf_inv_Pipeline_VITIS_LOOP_33_1   |        0|   0|  10|   78|    0|
    |grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83  |bf_inv_Pipeline_VITIS_LOOP_33_19  |        0|   0|  10|   78|    0|
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+
    |Total                                       |                                  |        0|   0|  56| 1870|    0|
    +--------------------------------------------+----------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln28_1_fu_142_p2             |         +|   0|  0|   23|          16|           1|
    |add_ln28_fu_132_p2               |         +|   0|  0|   23|          16|           1|
    |j_fu_152_p2                      |         -|   0|  0|   24|          17|          17|
    |sub_ln1691_fu_228_p2             |         -|   0|  0|   24|           1|          17|
    |sub_ln80_fu_166_p2               |         -|   0|  0|   24|           1|          17|
    |ashr_ln1691_1_fu_260_p2          |      ashr|   0|  0|  579|         166|         166|
    |ashr_ln1691_fu_241_p2            |      ashr|   0|  0|  579|         166|         166|
    |icmp_ln1068_fu_116_p2            |      icmp|   0|  0|   62|         166|           1|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |ap_block_state8_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |g_V_1_fu_198_p3                  |    select|   0|  0|  166|           1|         166|
    |j_1_fu_172_p3                    |    select|   0|  0|   17|           1|          17|
    |r_1_fu_266_p3                    |    select|   0|  0|  166|           1|         166|
    |r_fu_247_p3                      |    select|   0|  0|  166|           1|         166|
    |select_ln77_fu_191_p3            |    select|   0|  0|  166|           1|         166|
    |u_V_fu_210_p3                    |    select|   0|  0|  166|           1|         166|
    |v_V_fu_205_p3                    |    select|   0|  0|  166|           1|         166|
    |shl_ln1691_1_fu_254_p2           |       shl|   0|  0|  579|         166|         166|
    |shl_ln1691_fu_222_p2             |       shl|   0|  0|  579|         166|         166|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 3513|         890|        1733|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  48|          9|    1|          9|
    |g_V_fu_42               |   9|          2|  166|        332|
    |u_V_2_fu_34             |   9|          2|  166|        332|
    |v_V_1_fu_38             |   9|          2|  166|        332|
    |z_V_write_assign_fu_46  |   9|          2|  166|        332|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  84|         17|  665|       1337|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                          |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                |    8|   0|    8|          0|
    |g_V_fu_42                                                |  166|   0|  166|          0|
    |grp_bf_inv_Pipeline_VITIS_LOOP_25_18_fu_70_ap_start_reg  |    1|   0|    1|          0|
    |grp_bf_inv_Pipeline_VITIS_LOOP_25_1_fu_64_ap_start_reg   |    1|   0|    1|          0|
    |grp_bf_inv_Pipeline_VITIS_LOOP_33_19_fu_83_ap_start_reg  |    1|   0|    1|          0|
    |grp_bf_inv_Pipeline_VITIS_LOOP_33_1_fu_76_ap_start_reg   |    1|   0|    1|          0|
    |j_1_reg_340                                              |   17|   0|   17|          0|
    |r_1_reg_367                                              |  166|   0|  166|          0|
    |r_reg_362                                                |  166|   0|  166|          0|
    |select_ln77_reg_352                                      |  166|   0|  166|          0|
    |tmp_11_reg_346                                           |    1|   0|    1|          0|
    |tmp_reg_332                                              |    1|   0|    1|          0|
    |u_V_2_fu_34                                              |  166|   0|  166|          0|
    |u_V_reg_357                                              |  166|   0|  166|          0|
    |v_V_1_fu_38                                              |  166|   0|  166|          0|
    |z_V_write_assign_fu_46                                   |  166|   0|  166|          0|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                    | 1359|   0| 1359|          0|
    +---------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|        bf_inv|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|        bf_inv|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|        bf_inv|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|        bf_inv|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|        bf_inv|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|        bf_inv|  return value|
|ap_return  |  out|  166|  ap_ctrl_hs|        bf_inv|  return value|
|x_V_read   |   in|  166|     ap_none|      x_V_read|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

