verilog work "/home/jem/Dropbox/mojo/fpga1Badder/work/planAhead/fpga1Badder/fpga1Badder.srcs/sources_1/imports/verilog/edge_detector_3.v"
verilog work "/home/jem/Dropbox/mojo/fpga1Badder/work/planAhead/fpga1Badder/fpga1Badder.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "/home/jem/Dropbox/mojo/fpga1Badder/work/planAhead/fpga1Badder/fpga1Badder.srcs/sources_1/imports/verilog/myFsm_2.v"
verilog work "/home/jem/Dropbox/mojo/fpga1Badder/work/planAhead/fpga1Badder/fpga1Badder.srcs/sources_1/imports/verilog/mojo_top_0.v"
