
Projet_PAD_DDR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007eb0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08008038  08008038  00009038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080c8  080080c8  0000a12c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080080c8  080080c8  000090c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080080d0  080080d0  0000a12c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080d0  080080d0  000090d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080080d4  080080d4  000090d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000012c  20000000  080080d8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a84  2000012c  08008204  0000a12c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000bb0  08008204  0000abb0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a12c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014190  00000000  00000000  0000a15c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003395  00000000  00000000  0001e2ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001020  00000000  00000000  00021688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c2f  00000000  00000000  000226a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002872d  00000000  00000000  000232d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014490  00000000  00000000  0004ba04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ecc8c  00000000  00000000  0005fe94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014cb20  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000417c  00000000  00000000  0014cb64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  00150ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000012c 	.word	0x2000012c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008020 	.word	0x08008020

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000130 	.word	0x20000130
 80001c4:	08008020 	.word	0x08008020

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fa1b 	bl	8000932 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f824 	bl	8000548 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 f8b4 	bl	800066c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000504:	f000 f882 	bl	800060c <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 8000508:	f006 ffe6 	bl	80074d8 <MX_USB_DEVICE_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // 1. Lecture de l'état du bouton (PC13 pour le bouton bleu)
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) // Si le bouton est appuyé (supposé actif bas)
 800050c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000510:	480a      	ldr	r0, [pc, #40]	@ (800053c <main+0x48>)
 8000512:	f000 fd63 	bl	8000fdc <HAL_GPIO_ReadPin>
 8000516:	4603      	mov	r3, r0
 8000518:	2b00      	cmp	r3, #0
 800051a:	d103      	bne.n	8000524 <main+0x30>
      {
          mouseReport[0] = 0x01; // Bit 0 à 1 => Clic Gauche
 800051c:	4b08      	ldr	r3, [pc, #32]	@ (8000540 <main+0x4c>)
 800051e:	2201      	movs	r2, #1
 8000520:	701a      	strb	r2, [r3, #0]
 8000522:	e002      	b.n	800052a <main+0x36>
      }
      else
      {
          mouseReport[0] = 0x00; // Bouton relâché => Pas de clic
 8000524:	4b06      	ldr	r3, [pc, #24]	@ (8000540 <main+0x4c>)
 8000526:	2200      	movs	r2, #0
 8000528:	701a      	strb	r2, [r3, #0]
      }

      // 2. Envoi du rapport au PC via USB
      // On envoie l'adresse de notre tableau, et la taille (4 octets)
      USBD_HID_SendReport(&hUsbDeviceFS, mouseReport, 4);
 800052a:	2204      	movs	r2, #4
 800052c:	4904      	ldr	r1, [pc, #16]	@ (8000540 <main+0x4c>)
 800052e:	4805      	ldr	r0, [pc, #20]	@ (8000544 <main+0x50>)
 8000530:	f005 fc06 	bl	8005d40 <USBD_HID_SendReport>

      // 3. Délai pour éviter de saturer le bus USB et faire un anti-rebond sommaire
      HAL_Delay(10);
 8000534:	200a      	movs	r0, #10
 8000536:	f000 fa71 	bl	8000a1c <HAL_Delay>
  {
 800053a:	e7e7      	b.n	800050c <main+0x18>
 800053c:	48000800 	.word	0x48000800
 8000540:	200001d0 	.word	0x200001d0
 8000544:	200001dc 	.word	0x200001dc

08000548 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b096      	sub	sp, #88	@ 0x58
 800054c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800054e:	f107 0314 	add.w	r3, r7, #20
 8000552:	2244      	movs	r2, #68	@ 0x44
 8000554:	2100      	movs	r1, #0
 8000556:	4618      	mov	r0, r3
 8000558:	f007 fd36 	bl	8007fc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800055c:	463b      	mov	r3, r7
 800055e:	2200      	movs	r2, #0
 8000560:	601a      	str	r2, [r3, #0]
 8000562:	605a      	str	r2, [r3, #4]
 8000564:	609a      	str	r2, [r3, #8]
 8000566:	60da      	str	r2, [r3, #12]
 8000568:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800056a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800056e:	f001 ff1b 	bl	80023a8 <HAL_PWREx_ControlVoltageScaling>
 8000572:	4603      	mov	r3, r0
 8000574:	2b00      	cmp	r3, #0
 8000576:	d001      	beq.n	800057c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000578:	f000 f8e0 	bl	800073c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800057c:	f001 fef6 	bl	800236c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000580:	4b21      	ldr	r3, [pc, #132]	@ (8000608 <SystemClock_Config+0xc0>)
 8000582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000586:	4a20      	ldr	r2, [pc, #128]	@ (8000608 <SystemClock_Config+0xc0>)
 8000588:	f023 0318 	bic.w	r3, r3, #24
 800058c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000590:	2314      	movs	r3, #20
 8000592:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000594:	2301      	movs	r3, #1
 8000596:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000598:	2301      	movs	r3, #1
 800059a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800059c:	2300      	movs	r3, #0
 800059e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80005a0:	2360      	movs	r3, #96	@ 0x60
 80005a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005a4:	2302      	movs	r3, #2
 80005a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80005a8:	2301      	movs	r3, #1
 80005aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80005ac:	2301      	movs	r3, #1
 80005ae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80005b0:	2328      	movs	r3, #40	@ 0x28
 80005b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80005b4:	2307      	movs	r3, #7
 80005b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005b8:	2302      	movs	r3, #2
 80005ba:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005bc:	2302      	movs	r3, #2
 80005be:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c0:	f107 0314 	add.w	r3, r7, #20
 80005c4:	4618      	mov	r0, r3
 80005c6:	f001 ff55 	bl	8002474 <HAL_RCC_OscConfig>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80005d0:	f000 f8b4 	bl	800073c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d4:	230f      	movs	r3, #15
 80005d6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005d8:	2303      	movs	r3, #3
 80005da:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005dc:	2300      	movs	r3, #0
 80005de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005e0:	2300      	movs	r3, #0
 80005e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005e4:	2300      	movs	r3, #0
 80005e6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005e8:	463b      	mov	r3, r7
 80005ea:	2104      	movs	r1, #4
 80005ec:	4618      	mov	r0, r3
 80005ee:	f002 fb1d 	bl	8002c2c <HAL_RCC_ClockConfig>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80005f8:	f000 f8a0 	bl	800073c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80005fc:	f003 f824 	bl	8003648 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000600:	bf00      	nop
 8000602:	3758      	adds	r7, #88	@ 0x58
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	40021000 	.word	0x40021000

0800060c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000610:	4b14      	ldr	r3, [pc, #80]	@ (8000664 <MX_USART2_UART_Init+0x58>)
 8000612:	4a15      	ldr	r2, [pc, #84]	@ (8000668 <MX_USART2_UART_Init+0x5c>)
 8000614:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000616:	4b13      	ldr	r3, [pc, #76]	@ (8000664 <MX_USART2_UART_Init+0x58>)
 8000618:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800061c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800061e:	4b11      	ldr	r3, [pc, #68]	@ (8000664 <MX_USART2_UART_Init+0x58>)
 8000620:	2200      	movs	r2, #0
 8000622:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000624:	4b0f      	ldr	r3, [pc, #60]	@ (8000664 <MX_USART2_UART_Init+0x58>)
 8000626:	2200      	movs	r2, #0
 8000628:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800062a:	4b0e      	ldr	r3, [pc, #56]	@ (8000664 <MX_USART2_UART_Init+0x58>)
 800062c:	2200      	movs	r2, #0
 800062e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000630:	4b0c      	ldr	r3, [pc, #48]	@ (8000664 <MX_USART2_UART_Init+0x58>)
 8000632:	220c      	movs	r2, #12
 8000634:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000636:	4b0b      	ldr	r3, [pc, #44]	@ (8000664 <MX_USART2_UART_Init+0x58>)
 8000638:	2200      	movs	r2, #0
 800063a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800063c:	4b09      	ldr	r3, [pc, #36]	@ (8000664 <MX_USART2_UART_Init+0x58>)
 800063e:	2200      	movs	r2, #0
 8000640:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000642:	4b08      	ldr	r3, [pc, #32]	@ (8000664 <MX_USART2_UART_Init+0x58>)
 8000644:	2200      	movs	r2, #0
 8000646:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000648:	4b06      	ldr	r3, [pc, #24]	@ (8000664 <MX_USART2_UART_Init+0x58>)
 800064a:	2200      	movs	r2, #0
 800064c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800064e:	4805      	ldr	r0, [pc, #20]	@ (8000664 <MX_USART2_UART_Init+0x58>)
 8000650:	f003 f9dc 	bl	8003a0c <HAL_UART_Init>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800065a:	f000 f86f 	bl	800073c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800065e:	bf00      	nop
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	20000148 	.word	0x20000148
 8000668:	40004400 	.word	0x40004400

0800066c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b088      	sub	sp, #32
 8000670:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000672:	f107 030c 	add.w	r3, r7, #12
 8000676:	2200      	movs	r2, #0
 8000678:	601a      	str	r2, [r3, #0]
 800067a:	605a      	str	r2, [r3, #4]
 800067c:	609a      	str	r2, [r3, #8]
 800067e:	60da      	str	r2, [r3, #12]
 8000680:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000682:	4b2b      	ldr	r3, [pc, #172]	@ (8000730 <MX_GPIO_Init+0xc4>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000686:	4a2a      	ldr	r2, [pc, #168]	@ (8000730 <MX_GPIO_Init+0xc4>)
 8000688:	f043 0304 	orr.w	r3, r3, #4
 800068c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800068e:	4b28      	ldr	r3, [pc, #160]	@ (8000730 <MX_GPIO_Init+0xc4>)
 8000690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000692:	f003 0304 	and.w	r3, r3, #4
 8000696:	60bb      	str	r3, [r7, #8]
 8000698:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800069a:	4b25      	ldr	r3, [pc, #148]	@ (8000730 <MX_GPIO_Init+0xc4>)
 800069c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800069e:	4a24      	ldr	r2, [pc, #144]	@ (8000730 <MX_GPIO_Init+0xc4>)
 80006a0:	f043 0301 	orr.w	r3, r3, #1
 80006a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006a6:	4b22      	ldr	r3, [pc, #136]	@ (8000730 <MX_GPIO_Init+0xc4>)
 80006a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006aa:	f003 0301 	and.w	r3, r3, #1
 80006ae:	607b      	str	r3, [r7, #4]
 80006b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000730 <MX_GPIO_Init+0xc4>)
 80006b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006b6:	4a1e      	ldr	r2, [pc, #120]	@ (8000730 <MX_GPIO_Init+0xc4>)
 80006b8:	f043 0302 	orr.w	r3, r3, #2
 80006bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006be:	4b1c      	ldr	r3, [pc, #112]	@ (8000730 <MX_GPIO_Init+0xc4>)
 80006c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c2:	f003 0302 	and.w	r3, r3, #2
 80006c6:	603b      	str	r3, [r7, #0]
 80006c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80006ca:	2200      	movs	r2, #0
 80006cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006d0:	4818      	ldr	r0, [pc, #96]	@ (8000734 <MX_GPIO_Init+0xc8>)
 80006d2:	f000 fc9b 	bl	800100c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_USER_Pin */
  GPIO_InitStruct.Pin = B1_USER_Pin;
 80006d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006dc:	2300      	movs	r3, #0
 80006de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	2300      	movs	r3, #0
 80006e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_USER_GPIO_Port, &GPIO_InitStruct);
 80006e4:	f107 030c 	add.w	r3, r7, #12
 80006e8:	4619      	mov	r1, r3
 80006ea:	4813      	ldr	r0, [pc, #76]	@ (8000738 <MX_GPIO_Init+0xcc>)
 80006ec:	f000 facc 	bl	8000c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : UP_Pin DOWN_Pin RIGHT_Pin LEFT_Pin */
  GPIO_InitStruct.Pin = UP_Pin|DOWN_Pin|RIGHT_Pin|LEFT_Pin;
 80006f0:	230f      	movs	r3, #15
 80006f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006f4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80006f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fa:	2300      	movs	r3, #0
 80006fc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006fe:	f107 030c 	add.w	r3, r7, #12
 8000702:	4619      	mov	r1, r3
 8000704:	480b      	ldr	r0, [pc, #44]	@ (8000734 <MX_GPIO_Init+0xc8>)
 8000706:	f000 fabf 	bl	8000c88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800070a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800070e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000710:	2301      	movs	r3, #1
 8000712:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000714:	2300      	movs	r3, #0
 8000716:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000718:	2300      	movs	r3, #0
 800071a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800071c:	f107 030c 	add.w	r3, r7, #12
 8000720:	4619      	mov	r1, r3
 8000722:	4804      	ldr	r0, [pc, #16]	@ (8000734 <MX_GPIO_Init+0xc8>)
 8000724:	f000 fab0 	bl	8000c88 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000728:	bf00      	nop
 800072a:	3720      	adds	r7, #32
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40021000 	.word	0x40021000
 8000734:	48000400 	.word	0x48000400
 8000738:	48000800 	.word	0x48000800

0800073c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000740:	b672      	cpsid	i
}
 8000742:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000744:	bf00      	nop
 8000746:	e7fd      	b.n	8000744 <Error_Handler+0x8>

08000748 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800074e:	4b0f      	ldr	r3, [pc, #60]	@ (800078c <HAL_MspInit+0x44>)
 8000750:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000752:	4a0e      	ldr	r2, [pc, #56]	@ (800078c <HAL_MspInit+0x44>)
 8000754:	f043 0301 	orr.w	r3, r3, #1
 8000758:	6613      	str	r3, [r2, #96]	@ 0x60
 800075a:	4b0c      	ldr	r3, [pc, #48]	@ (800078c <HAL_MspInit+0x44>)
 800075c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800075e:	f003 0301 	and.w	r3, r3, #1
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000766:	4b09      	ldr	r3, [pc, #36]	@ (800078c <HAL_MspInit+0x44>)
 8000768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800076a:	4a08      	ldr	r2, [pc, #32]	@ (800078c <HAL_MspInit+0x44>)
 800076c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000770:	6593      	str	r3, [r2, #88]	@ 0x58
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <HAL_MspInit+0x44>)
 8000774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000776:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800077a:	603b      	str	r3, [r7, #0]
 800077c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800077e:	bf00      	nop
 8000780:	370c      	adds	r7, #12
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	40021000 	.word	0x40021000

08000790 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b0ac      	sub	sp, #176	@ 0xb0
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000798:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
 80007a0:	605a      	str	r2, [r3, #4]
 80007a2:	609a      	str	r2, [r3, #8]
 80007a4:	60da      	str	r2, [r3, #12]
 80007a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007a8:	f107 0314 	add.w	r3, r7, #20
 80007ac:	2288      	movs	r2, #136	@ 0x88
 80007ae:	2100      	movs	r1, #0
 80007b0:	4618      	mov	r0, r3
 80007b2:	f007 fc09 	bl	8007fc8 <memset>
  if(huart->Instance==USART2)
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4a21      	ldr	r2, [pc, #132]	@ (8000840 <HAL_UART_MspInit+0xb0>)
 80007bc:	4293      	cmp	r3, r2
 80007be:	d13b      	bne.n	8000838 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80007c0:	2302      	movs	r3, #2
 80007c2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80007c4:	2300      	movs	r3, #0
 80007c6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007c8:	f107 0314 	add.w	r3, r7, #20
 80007cc:	4618      	mov	r0, r3
 80007ce:	f002 fc51 	bl	8003074 <HAL_RCCEx_PeriphCLKConfig>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80007d8:	f7ff ffb0 	bl	800073c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007dc:	4b19      	ldr	r3, [pc, #100]	@ (8000844 <HAL_UART_MspInit+0xb4>)
 80007de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007e0:	4a18      	ldr	r2, [pc, #96]	@ (8000844 <HAL_UART_MspInit+0xb4>)
 80007e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80007e8:	4b16      	ldr	r3, [pc, #88]	@ (8000844 <HAL_UART_MspInit+0xb4>)
 80007ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007f0:	613b      	str	r3, [r7, #16]
 80007f2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f4:	4b13      	ldr	r3, [pc, #76]	@ (8000844 <HAL_UART_MspInit+0xb4>)
 80007f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f8:	4a12      	ldr	r2, [pc, #72]	@ (8000844 <HAL_UART_MspInit+0xb4>)
 80007fa:	f043 0301 	orr.w	r3, r3, #1
 80007fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000800:	4b10      	ldr	r3, [pc, #64]	@ (8000844 <HAL_UART_MspInit+0xb4>)
 8000802:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000804:	f003 0301 	and.w	r3, r3, #1
 8000808:	60fb      	str	r3, [r7, #12]
 800080a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800080c:	230c      	movs	r3, #12
 800080e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000812:	2302      	movs	r3, #2
 8000814:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2300      	movs	r3, #0
 800081a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800081e:	2303      	movs	r3, #3
 8000820:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000824:	2307      	movs	r3, #7
 8000826:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800082a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800082e:	4619      	mov	r1, r3
 8000830:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000834:	f000 fa28 	bl	8000c88 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000838:	bf00      	nop
 800083a:	37b0      	adds	r7, #176	@ 0xb0
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	40004400 	.word	0x40004400
 8000844:	40021000 	.word	0x40021000

08000848 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800084c:	bf00      	nop
 800084e:	e7fd      	b.n	800084c <NMI_Handler+0x4>

08000850 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000854:	bf00      	nop
 8000856:	e7fd      	b.n	8000854 <HardFault_Handler+0x4>

08000858 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800085c:	bf00      	nop
 800085e:	e7fd      	b.n	800085c <MemManage_Handler+0x4>

08000860 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000864:	bf00      	nop
 8000866:	e7fd      	b.n	8000864 <BusFault_Handler+0x4>

08000868 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800086c:	bf00      	nop
 800086e:	e7fd      	b.n	800086c <UsageFault_Handler+0x4>

08000870 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000874:	bf00      	nop
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr

0800087e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800087e:	b480      	push	{r7}
 8000880:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000882:	bf00      	nop
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr

0800088c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000890:	bf00      	nop
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr

0800089a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800089a:	b580      	push	{r7, lr}
 800089c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800089e:	f000 f89d 	bl	80009dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008a2:	bf00      	nop
 80008a4:	bd80      	pop	{r7, pc}
	...

080008a8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80008ac:	4802      	ldr	r0, [pc, #8]	@ (80008b8 <OTG_FS_IRQHandler+0x10>)
 80008ae:	f000 fd03 	bl	80012b8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	200006b8 	.word	0x200006b8

080008bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80008c0:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <SystemInit+0x20>)
 80008c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008c6:	4a05      	ldr	r2, [pc, #20]	@ (80008dc <SystemInit+0x20>)
 80008c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80008d0:	bf00      	nop
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	e000ed00 	.word	0xe000ed00

080008e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80008e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000918 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008e4:	f7ff ffea 	bl	80008bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008e8:	480c      	ldr	r0, [pc, #48]	@ (800091c <LoopForever+0x6>)
  ldr r1, =_edata
 80008ea:	490d      	ldr	r1, [pc, #52]	@ (8000920 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000924 <LoopForever+0xe>)
  movs r3, #0
 80008ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008f0:	e002      	b.n	80008f8 <LoopCopyDataInit>

080008f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008f6:	3304      	adds	r3, #4

080008f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008fc:	d3f9      	bcc.n	80008f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000928 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000900:	4c0a      	ldr	r4, [pc, #40]	@ (800092c <LoopForever+0x16>)
  movs r3, #0
 8000902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000904:	e001      	b.n	800090a <LoopFillZerobss>

08000906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000908:	3204      	adds	r2, #4

0800090a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800090a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800090c:	d3fb      	bcc.n	8000906 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800090e:	f007 fb63 	bl	8007fd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000912:	f7ff fdef 	bl	80004f4 <main>

08000916 <LoopForever>:

LoopForever:
    b LoopForever
 8000916:	e7fe      	b.n	8000916 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000918:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800091c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000920:	2000012c 	.word	0x2000012c
  ldr r2, =_sidata
 8000924:	080080d8 	.word	0x080080d8
  ldr r2, =_sbss
 8000928:	2000012c 	.word	0x2000012c
  ldr r4, =_ebss
 800092c:	20000bb0 	.word	0x20000bb0

08000930 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000930:	e7fe      	b.n	8000930 <ADC1_2_IRQHandler>

08000932 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000932:	b580      	push	{r7, lr}
 8000934:	b082      	sub	sp, #8
 8000936:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000938:	2300      	movs	r3, #0
 800093a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800093c:	2003      	movs	r0, #3
 800093e:	f000 f961 	bl	8000c04 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000942:	200f      	movs	r0, #15
 8000944:	f000 f80e 	bl	8000964 <HAL_InitTick>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d002      	beq.n	8000954 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800094e:	2301      	movs	r3, #1
 8000950:	71fb      	strb	r3, [r7, #7]
 8000952:	e001      	b.n	8000958 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000954:	f7ff fef8 	bl	8000748 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000958:	79fb      	ldrb	r3, [r7, #7]
}
 800095a:	4618      	mov	r0, r3
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
	...

08000964 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800096c:	2300      	movs	r3, #0
 800096e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000970:	4b17      	ldr	r3, [pc, #92]	@ (80009d0 <HAL_InitTick+0x6c>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d023      	beq.n	80009c0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000978:	4b16      	ldr	r3, [pc, #88]	@ (80009d4 <HAL_InitTick+0x70>)
 800097a:	681a      	ldr	r2, [r3, #0]
 800097c:	4b14      	ldr	r3, [pc, #80]	@ (80009d0 <HAL_InitTick+0x6c>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	4619      	mov	r1, r3
 8000982:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000986:	fbb3 f3f1 	udiv	r3, r3, r1
 800098a:	fbb2 f3f3 	udiv	r3, r2, r3
 800098e:	4618      	mov	r0, r3
 8000990:	f000 f96d 	bl	8000c6e <HAL_SYSTICK_Config>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d10f      	bne.n	80009ba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	2b0f      	cmp	r3, #15
 800099e:	d809      	bhi.n	80009b4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009a0:	2200      	movs	r2, #0
 80009a2:	6879      	ldr	r1, [r7, #4]
 80009a4:	f04f 30ff 	mov.w	r0, #4294967295
 80009a8:	f000 f937 	bl	8000c1a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009ac:	4a0a      	ldr	r2, [pc, #40]	@ (80009d8 <HAL_InitTick+0x74>)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	6013      	str	r3, [r2, #0]
 80009b2:	e007      	b.n	80009c4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80009b4:	2301      	movs	r3, #1
 80009b6:	73fb      	strb	r3, [r7, #15]
 80009b8:	e004      	b.n	80009c4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80009ba:	2301      	movs	r3, #1
 80009bc:	73fb      	strb	r3, [r7, #15]
 80009be:	e001      	b.n	80009c4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80009c0:	2301      	movs	r3, #1
 80009c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80009c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	3710      	adds	r7, #16
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	20000008 	.word	0x20000008
 80009d4:	20000000 	.word	0x20000000
 80009d8:	20000004 	.word	0x20000004

080009dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009e0:	4b06      	ldr	r3, [pc, #24]	@ (80009fc <HAL_IncTick+0x20>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	461a      	mov	r2, r3
 80009e6:	4b06      	ldr	r3, [pc, #24]	@ (8000a00 <HAL_IncTick+0x24>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4413      	add	r3, r2
 80009ec:	4a04      	ldr	r2, [pc, #16]	@ (8000a00 <HAL_IncTick+0x24>)
 80009ee:	6013      	str	r3, [r2, #0]
}
 80009f0:	bf00      	nop
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	20000008 	.word	0x20000008
 8000a00:	200001d4 	.word	0x200001d4

08000a04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  return uwTick;
 8000a08:	4b03      	ldr	r3, [pc, #12]	@ (8000a18 <HAL_GetTick+0x14>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	200001d4 	.word	0x200001d4

08000a1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b084      	sub	sp, #16
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a24:	f7ff ffee 	bl	8000a04 <HAL_GetTick>
 8000a28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a34:	d005      	beq.n	8000a42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000a36:	4b0a      	ldr	r3, [pc, #40]	@ (8000a60 <HAL_Delay+0x44>)
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	461a      	mov	r2, r3
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	4413      	add	r3, r2
 8000a40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a42:	bf00      	nop
 8000a44:	f7ff ffde 	bl	8000a04 <HAL_GetTick>
 8000a48:	4602      	mov	r2, r0
 8000a4a:	68bb      	ldr	r3, [r7, #8]
 8000a4c:	1ad3      	subs	r3, r2, r3
 8000a4e:	68fa      	ldr	r2, [r7, #12]
 8000a50:	429a      	cmp	r2, r3
 8000a52:	d8f7      	bhi.n	8000a44 <HAL_Delay+0x28>
  {
  }
}
 8000a54:	bf00      	nop
 8000a56:	bf00      	nop
 8000a58:	3710      	adds	r7, #16
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	20000008 	.word	0x20000008

08000a64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b085      	sub	sp, #20
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	f003 0307 	and.w	r3, r3, #7
 8000a72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a74:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8000a76:	68db      	ldr	r3, [r3, #12]
 8000a78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a7a:	68ba      	ldr	r2, [r7, #8]
 8000a7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a80:	4013      	ands	r3, r2
 8000a82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a96:	4a04      	ldr	r2, [pc, #16]	@ (8000aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8000a98:	68bb      	ldr	r3, [r7, #8]
 8000a9a:	60d3      	str	r3, [r2, #12]
}
 8000a9c:	bf00      	nop
 8000a9e:	3714      	adds	r7, #20
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr
 8000aa8:	e000ed00 	.word	0xe000ed00

08000aac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ab0:	4b04      	ldr	r3, [pc, #16]	@ (8000ac4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ab2:	68db      	ldr	r3, [r3, #12]
 8000ab4:	0a1b      	lsrs	r3, r3, #8
 8000ab6:	f003 0307 	and.w	r3, r3, #7
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr
 8000ac4:	e000ed00 	.word	0xe000ed00

08000ac8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4603      	mov	r3, r0
 8000ad0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	db0b      	blt.n	8000af2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ada:	79fb      	ldrb	r3, [r7, #7]
 8000adc:	f003 021f 	and.w	r2, r3, #31
 8000ae0:	4907      	ldr	r1, [pc, #28]	@ (8000b00 <__NVIC_EnableIRQ+0x38>)
 8000ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae6:	095b      	lsrs	r3, r3, #5
 8000ae8:	2001      	movs	r0, #1
 8000aea:	fa00 f202 	lsl.w	r2, r0, r2
 8000aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000af2:	bf00      	nop
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	e000e100 	.word	0xe000e100

08000b04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	6039      	str	r1, [r7, #0]
 8000b0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	db0a      	blt.n	8000b2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	b2da      	uxtb	r2, r3
 8000b1c:	490c      	ldr	r1, [pc, #48]	@ (8000b50 <__NVIC_SetPriority+0x4c>)
 8000b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b22:	0112      	lsls	r2, r2, #4
 8000b24:	b2d2      	uxtb	r2, r2
 8000b26:	440b      	add	r3, r1
 8000b28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b2c:	e00a      	b.n	8000b44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	b2da      	uxtb	r2, r3
 8000b32:	4908      	ldr	r1, [pc, #32]	@ (8000b54 <__NVIC_SetPriority+0x50>)
 8000b34:	79fb      	ldrb	r3, [r7, #7]
 8000b36:	f003 030f 	and.w	r3, r3, #15
 8000b3a:	3b04      	subs	r3, #4
 8000b3c:	0112      	lsls	r2, r2, #4
 8000b3e:	b2d2      	uxtb	r2, r2
 8000b40:	440b      	add	r3, r1
 8000b42:	761a      	strb	r2, [r3, #24]
}
 8000b44:	bf00      	nop
 8000b46:	370c      	adds	r7, #12
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	e000e100 	.word	0xe000e100
 8000b54:	e000ed00 	.word	0xe000ed00

08000b58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b089      	sub	sp, #36	@ 0x24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	60f8      	str	r0, [r7, #12]
 8000b60:	60b9      	str	r1, [r7, #8]
 8000b62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	f003 0307 	and.w	r3, r3, #7
 8000b6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b6c:	69fb      	ldr	r3, [r7, #28]
 8000b6e:	f1c3 0307 	rsb	r3, r3, #7
 8000b72:	2b04      	cmp	r3, #4
 8000b74:	bf28      	it	cs
 8000b76:	2304      	movcs	r3, #4
 8000b78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b7a:	69fb      	ldr	r3, [r7, #28]
 8000b7c:	3304      	adds	r3, #4
 8000b7e:	2b06      	cmp	r3, #6
 8000b80:	d902      	bls.n	8000b88 <NVIC_EncodePriority+0x30>
 8000b82:	69fb      	ldr	r3, [r7, #28]
 8000b84:	3b03      	subs	r3, #3
 8000b86:	e000      	b.n	8000b8a <NVIC_EncodePriority+0x32>
 8000b88:	2300      	movs	r3, #0
 8000b8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b90:	69bb      	ldr	r3, [r7, #24]
 8000b92:	fa02 f303 	lsl.w	r3, r2, r3
 8000b96:	43da      	mvns	r2, r3
 8000b98:	68bb      	ldr	r3, [r7, #8]
 8000b9a:	401a      	ands	r2, r3
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ba0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8000baa:	43d9      	mvns	r1, r3
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bb0:	4313      	orrs	r3, r2
         );
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3724      	adds	r7, #36	@ 0x24
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
	...

08000bc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	3b01      	subs	r3, #1
 8000bcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000bd0:	d301      	bcc.n	8000bd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	e00f      	b.n	8000bf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8000c00 <SysTick_Config+0x40>)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	3b01      	subs	r3, #1
 8000bdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bde:	210f      	movs	r1, #15
 8000be0:	f04f 30ff 	mov.w	r0, #4294967295
 8000be4:	f7ff ff8e 	bl	8000b04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000be8:	4b05      	ldr	r3, [pc, #20]	@ (8000c00 <SysTick_Config+0x40>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bee:	4b04      	ldr	r3, [pc, #16]	@ (8000c00 <SysTick_Config+0x40>)
 8000bf0:	2207      	movs	r2, #7
 8000bf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bf4:	2300      	movs	r3, #0
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	e000e010 	.word	0xe000e010

08000c04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c0c:	6878      	ldr	r0, [r7, #4]
 8000c0e:	f7ff ff29 	bl	8000a64 <__NVIC_SetPriorityGrouping>
}
 8000c12:	bf00      	nop
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b086      	sub	sp, #24
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	4603      	mov	r3, r0
 8000c22:	60b9      	str	r1, [r7, #8]
 8000c24:	607a      	str	r2, [r7, #4]
 8000c26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c2c:	f7ff ff3e 	bl	8000aac <__NVIC_GetPriorityGrouping>
 8000c30:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c32:	687a      	ldr	r2, [r7, #4]
 8000c34:	68b9      	ldr	r1, [r7, #8]
 8000c36:	6978      	ldr	r0, [r7, #20]
 8000c38:	f7ff ff8e 	bl	8000b58 <NVIC_EncodePriority>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c42:	4611      	mov	r1, r2
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff ff5d 	bl	8000b04 <__NVIC_SetPriority>
}
 8000c4a:	bf00      	nop
 8000c4c:	3718      	adds	r7, #24
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b082      	sub	sp, #8
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	4603      	mov	r3, r0
 8000c5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c60:	4618      	mov	r0, r3
 8000c62:	f7ff ff31 	bl	8000ac8 <__NVIC_EnableIRQ>
}
 8000c66:	bf00      	nop
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b082      	sub	sp, #8
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c76:	6878      	ldr	r0, [r7, #4]
 8000c78:	f7ff ffa2 	bl	8000bc0 <SysTick_Config>
 8000c7c:	4603      	mov	r3, r0
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3708      	adds	r7, #8
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
	...

08000c88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b087      	sub	sp, #28
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c92:	2300      	movs	r3, #0
 8000c94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c96:	e17f      	b.n	8000f98 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	2101      	movs	r1, #1
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	f000 8171 	beq.w	8000f92 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	f003 0303 	and.w	r3, r3, #3
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d005      	beq.n	8000cc8 <HAL_GPIO_Init+0x40>
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	f003 0303 	and.w	r3, r3, #3
 8000cc4:	2b02      	cmp	r3, #2
 8000cc6:	d130      	bne.n	8000d2a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	689b      	ldr	r3, [r3, #8]
 8000ccc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	005b      	lsls	r3, r3, #1
 8000cd2:	2203      	movs	r2, #3
 8000cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd8:	43db      	mvns	r3, r3
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	4013      	ands	r3, r2
 8000cde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	68da      	ldr	r2, [r3, #12]
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	005b      	lsls	r3, r3, #1
 8000ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cec:	693a      	ldr	r2, [r7, #16]
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	693a      	ldr	r2, [r7, #16]
 8000cf6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000cfe:	2201      	movs	r2, #1
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	fa02 f303 	lsl.w	r3, r2, r3
 8000d06:	43db      	mvns	r3, r3
 8000d08:	693a      	ldr	r2, [r7, #16]
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	091b      	lsrs	r3, r3, #4
 8000d14:	f003 0201 	and.w	r2, r3, #1
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	4313      	orrs	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f003 0303 	and.w	r3, r3, #3
 8000d32:	2b03      	cmp	r3, #3
 8000d34:	d118      	bne.n	8000d68 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d3a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	fa02 f303 	lsl.w	r3, r2, r3
 8000d44:	43db      	mvns	r3, r3
 8000d46:	693a      	ldr	r2, [r7, #16]
 8000d48:	4013      	ands	r3, r2
 8000d4a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	08db      	lsrs	r3, r3, #3
 8000d52:	f003 0201 	and.w	r2, r3, #1
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5c:	693a      	ldr	r2, [r7, #16]
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	693a      	ldr	r2, [r7, #16]
 8000d66:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f003 0303 	and.w	r3, r3, #3
 8000d70:	2b03      	cmp	r3, #3
 8000d72:	d017      	beq.n	8000da4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	2203      	movs	r2, #3
 8000d80:	fa02 f303 	lsl.w	r3, r2, r3
 8000d84:	43db      	mvns	r3, r3
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	4013      	ands	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	689a      	ldr	r2, [r3, #8]
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	005b      	lsls	r3, r3, #1
 8000d94:	fa02 f303 	lsl.w	r3, r2, r3
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f003 0303 	and.w	r3, r3, #3
 8000dac:	2b02      	cmp	r3, #2
 8000dae:	d123      	bne.n	8000df8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	08da      	lsrs	r2, r3, #3
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	3208      	adds	r2, #8
 8000db8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	f003 0307 	and.w	r3, r3, #7
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	220f      	movs	r2, #15
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	691a      	ldr	r2, [r3, #16]
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	f003 0307 	and.w	r3, r3, #7
 8000dde:	009b      	lsls	r3, r3, #2
 8000de0:	fa02 f303 	lsl.w	r3, r2, r3
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	08da      	lsrs	r2, r3, #3
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	3208      	adds	r2, #8
 8000df2:	6939      	ldr	r1, [r7, #16]
 8000df4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	005b      	lsls	r3, r3, #1
 8000e02:	2203      	movs	r2, #3
 8000e04:	fa02 f303 	lsl.w	r3, r2, r3
 8000e08:	43db      	mvns	r3, r3
 8000e0a:	693a      	ldr	r2, [r7, #16]
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	f003 0203 	and.w	r2, r3, #3
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	005b      	lsls	r3, r3, #1
 8000e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e20:	693a      	ldr	r2, [r7, #16]
 8000e22:	4313      	orrs	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	f000 80ac 	beq.w	8000f92 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e3a:	4b5f      	ldr	r3, [pc, #380]	@ (8000fb8 <HAL_GPIO_Init+0x330>)
 8000e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e3e:	4a5e      	ldr	r2, [pc, #376]	@ (8000fb8 <HAL_GPIO_Init+0x330>)
 8000e40:	f043 0301 	orr.w	r3, r3, #1
 8000e44:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e46:	4b5c      	ldr	r3, [pc, #368]	@ (8000fb8 <HAL_GPIO_Init+0x330>)
 8000e48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	60bb      	str	r3, [r7, #8]
 8000e50:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e52:	4a5a      	ldr	r2, [pc, #360]	@ (8000fbc <HAL_GPIO_Init+0x334>)
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	089b      	lsrs	r3, r3, #2
 8000e58:	3302      	adds	r3, #2
 8000e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	f003 0303 	and.w	r3, r3, #3
 8000e66:	009b      	lsls	r3, r3, #2
 8000e68:	220f      	movs	r2, #15
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	693a      	ldr	r2, [r7, #16]
 8000e72:	4013      	ands	r3, r2
 8000e74:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000e7c:	d025      	beq.n	8000eca <HAL_GPIO_Init+0x242>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4a4f      	ldr	r2, [pc, #316]	@ (8000fc0 <HAL_GPIO_Init+0x338>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d01f      	beq.n	8000ec6 <HAL_GPIO_Init+0x23e>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4a4e      	ldr	r2, [pc, #312]	@ (8000fc4 <HAL_GPIO_Init+0x33c>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d019      	beq.n	8000ec2 <HAL_GPIO_Init+0x23a>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4a4d      	ldr	r2, [pc, #308]	@ (8000fc8 <HAL_GPIO_Init+0x340>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d013      	beq.n	8000ebe <HAL_GPIO_Init+0x236>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4a4c      	ldr	r2, [pc, #304]	@ (8000fcc <HAL_GPIO_Init+0x344>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d00d      	beq.n	8000eba <HAL_GPIO_Init+0x232>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	4a4b      	ldr	r2, [pc, #300]	@ (8000fd0 <HAL_GPIO_Init+0x348>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d007      	beq.n	8000eb6 <HAL_GPIO_Init+0x22e>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4a4a      	ldr	r2, [pc, #296]	@ (8000fd4 <HAL_GPIO_Init+0x34c>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d101      	bne.n	8000eb2 <HAL_GPIO_Init+0x22a>
 8000eae:	2306      	movs	r3, #6
 8000eb0:	e00c      	b.n	8000ecc <HAL_GPIO_Init+0x244>
 8000eb2:	2307      	movs	r3, #7
 8000eb4:	e00a      	b.n	8000ecc <HAL_GPIO_Init+0x244>
 8000eb6:	2305      	movs	r3, #5
 8000eb8:	e008      	b.n	8000ecc <HAL_GPIO_Init+0x244>
 8000eba:	2304      	movs	r3, #4
 8000ebc:	e006      	b.n	8000ecc <HAL_GPIO_Init+0x244>
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	e004      	b.n	8000ecc <HAL_GPIO_Init+0x244>
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	e002      	b.n	8000ecc <HAL_GPIO_Init+0x244>
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	e000      	b.n	8000ecc <HAL_GPIO_Init+0x244>
 8000eca:	2300      	movs	r3, #0
 8000ecc:	697a      	ldr	r2, [r7, #20]
 8000ece:	f002 0203 	and.w	r2, r2, #3
 8000ed2:	0092      	lsls	r2, r2, #2
 8000ed4:	4093      	lsls	r3, r2
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000edc:	4937      	ldr	r1, [pc, #220]	@ (8000fbc <HAL_GPIO_Init+0x334>)
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	089b      	lsrs	r3, r3, #2
 8000ee2:	3302      	adds	r3, #2
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000eea:	4b3b      	ldr	r3, [pc, #236]	@ (8000fd8 <HAL_GPIO_Init+0x350>)
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	693a      	ldr	r2, [r7, #16]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d003      	beq.n	8000f0e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000f0e:	4a32      	ldr	r2, [pc, #200]	@ (8000fd8 <HAL_GPIO_Init+0x350>)
 8000f10:	693b      	ldr	r3, [r7, #16]
 8000f12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000f14:	4b30      	ldr	r3, [pc, #192]	@ (8000fd8 <HAL_GPIO_Init+0x350>)
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	43db      	mvns	r3, r3
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d003      	beq.n	8000f38 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000f38:	4a27      	ldr	r2, [pc, #156]	@ (8000fd8 <HAL_GPIO_Init+0x350>)
 8000f3a:	693b      	ldr	r3, [r7, #16]
 8000f3c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000f3e:	4b26      	ldr	r3, [pc, #152]	@ (8000fd8 <HAL_GPIO_Init+0x350>)
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	43db      	mvns	r3, r3
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d003      	beq.n	8000f62 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000f62:	4a1d      	ldr	r2, [pc, #116]	@ (8000fd8 <HAL_GPIO_Init+0x350>)
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000f68:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd8 <HAL_GPIO_Init+0x350>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	43db      	mvns	r3, r3
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	4013      	ands	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d003      	beq.n	8000f8c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000f8c:	4a12      	ldr	r2, [pc, #72]	@ (8000fd8 <HAL_GPIO_Init+0x350>)
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	3301      	adds	r3, #1
 8000f96:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	fa22 f303 	lsr.w	r3, r2, r3
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	f47f ae78 	bne.w	8000c98 <HAL_GPIO_Init+0x10>
  }
}
 8000fa8:	bf00      	nop
 8000faa:	bf00      	nop
 8000fac:	371c      	adds	r7, #28
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	40010000 	.word	0x40010000
 8000fc0:	48000400 	.word	0x48000400
 8000fc4:	48000800 	.word	0x48000800
 8000fc8:	48000c00 	.word	0x48000c00
 8000fcc:	48001000 	.word	0x48001000
 8000fd0:	48001400 	.word	0x48001400
 8000fd4:	48001800 	.word	0x48001800
 8000fd8:	40010400 	.word	0x40010400

08000fdc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	691a      	ldr	r2, [r3, #16]
 8000fec:	887b      	ldrh	r3, [r7, #2]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d002      	beq.n	8000ffa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	73fb      	strb	r3, [r7, #15]
 8000ff8:	e001      	b.n	8000ffe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001000:	4618      	mov	r0, r3
 8001002:	3714      	adds	r7, #20
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	460b      	mov	r3, r1
 8001016:	807b      	strh	r3, [r7, #2]
 8001018:	4613      	mov	r3, r2
 800101a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800101c:	787b      	ldrb	r3, [r7, #1]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d003      	beq.n	800102a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001022:	887a      	ldrh	r2, [r7, #2]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001028:	e002      	b.n	8001030 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800102a:	887a      	ldrh	r2, [r7, #2]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b086      	sub	sp, #24
 8001040:	af02      	add	r7, sp, #8
 8001042:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d101      	bne.n	800104e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e101      	b.n	8001252 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001054:	b2db      	uxtb	r3, r3
 8001056:	2b00      	cmp	r3, #0
 8001058:	d106      	bne.n	8001068 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2200      	movs	r2, #0
 800105e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f006 fb80 	bl	8007768 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2203      	movs	r2, #3
 800106c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2200      	movs	r2, #0
 8001074:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4618      	mov	r0, r3
 800107c:	f003 fac1 	bl	8004602 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6818      	ldr	r0, [r3, #0]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	7c1a      	ldrb	r2, [r3, #16]
 8001088:	f88d 2000 	strb.w	r2, [sp]
 800108c:	3304      	adds	r3, #4
 800108e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001090:	f003 f9dd 	bl	800444e <USB_CoreInit>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d005      	beq.n	80010a6 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2202      	movs	r2, #2
 800109e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e0d5      	b.n	8001252 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	2100      	movs	r1, #0
 80010ac:	4618      	mov	r0, r3
 80010ae:	f003 fab9 	bl	8004624 <USB_SetCurrentMode>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d005      	beq.n	80010c4 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2202      	movs	r2, #2
 80010bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	e0c6      	b.n	8001252 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80010c4:	2300      	movs	r3, #0
 80010c6:	73fb      	strb	r3, [r7, #15]
 80010c8:	e04a      	b.n	8001160 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80010ca:	7bfa      	ldrb	r2, [r7, #15]
 80010cc:	6879      	ldr	r1, [r7, #4]
 80010ce:	4613      	mov	r3, r2
 80010d0:	00db      	lsls	r3, r3, #3
 80010d2:	4413      	add	r3, r2
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	440b      	add	r3, r1
 80010d8:	3315      	adds	r3, #21
 80010da:	2201      	movs	r2, #1
 80010dc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80010de:	7bfa      	ldrb	r2, [r7, #15]
 80010e0:	6879      	ldr	r1, [r7, #4]
 80010e2:	4613      	mov	r3, r2
 80010e4:	00db      	lsls	r3, r3, #3
 80010e6:	4413      	add	r3, r2
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	440b      	add	r3, r1
 80010ec:	3314      	adds	r3, #20
 80010ee:	7bfa      	ldrb	r2, [r7, #15]
 80010f0:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80010f2:	7bfa      	ldrb	r2, [r7, #15]
 80010f4:	7bfb      	ldrb	r3, [r7, #15]
 80010f6:	b298      	uxth	r0, r3
 80010f8:	6879      	ldr	r1, [r7, #4]
 80010fa:	4613      	mov	r3, r2
 80010fc:	00db      	lsls	r3, r3, #3
 80010fe:	4413      	add	r3, r2
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	440b      	add	r3, r1
 8001104:	332e      	adds	r3, #46	@ 0x2e
 8001106:	4602      	mov	r2, r0
 8001108:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800110a:	7bfa      	ldrb	r2, [r7, #15]
 800110c:	6879      	ldr	r1, [r7, #4]
 800110e:	4613      	mov	r3, r2
 8001110:	00db      	lsls	r3, r3, #3
 8001112:	4413      	add	r3, r2
 8001114:	009b      	lsls	r3, r3, #2
 8001116:	440b      	add	r3, r1
 8001118:	3318      	adds	r3, #24
 800111a:	2200      	movs	r2, #0
 800111c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800111e:	7bfa      	ldrb	r2, [r7, #15]
 8001120:	6879      	ldr	r1, [r7, #4]
 8001122:	4613      	mov	r3, r2
 8001124:	00db      	lsls	r3, r3, #3
 8001126:	4413      	add	r3, r2
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	440b      	add	r3, r1
 800112c:	331c      	adds	r3, #28
 800112e:	2200      	movs	r2, #0
 8001130:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001132:	7bfa      	ldrb	r2, [r7, #15]
 8001134:	6879      	ldr	r1, [r7, #4]
 8001136:	4613      	mov	r3, r2
 8001138:	00db      	lsls	r3, r3, #3
 800113a:	4413      	add	r3, r2
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	440b      	add	r3, r1
 8001140:	3320      	adds	r3, #32
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001146:	7bfa      	ldrb	r2, [r7, #15]
 8001148:	6879      	ldr	r1, [r7, #4]
 800114a:	4613      	mov	r3, r2
 800114c:	00db      	lsls	r3, r3, #3
 800114e:	4413      	add	r3, r2
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	440b      	add	r3, r1
 8001154:	3324      	adds	r3, #36	@ 0x24
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800115a:	7bfb      	ldrb	r3, [r7, #15]
 800115c:	3301      	adds	r3, #1
 800115e:	73fb      	strb	r3, [r7, #15]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	791b      	ldrb	r3, [r3, #4]
 8001164:	7bfa      	ldrb	r2, [r7, #15]
 8001166:	429a      	cmp	r2, r3
 8001168:	d3af      	bcc.n	80010ca <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800116a:	2300      	movs	r3, #0
 800116c:	73fb      	strb	r3, [r7, #15]
 800116e:	e044      	b.n	80011fa <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001170:	7bfa      	ldrb	r2, [r7, #15]
 8001172:	6879      	ldr	r1, [r7, #4]
 8001174:	4613      	mov	r3, r2
 8001176:	00db      	lsls	r3, r3, #3
 8001178:	4413      	add	r3, r2
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	440b      	add	r3, r1
 800117e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001182:	2200      	movs	r2, #0
 8001184:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001186:	7bfa      	ldrb	r2, [r7, #15]
 8001188:	6879      	ldr	r1, [r7, #4]
 800118a:	4613      	mov	r3, r2
 800118c:	00db      	lsls	r3, r3, #3
 800118e:	4413      	add	r3, r2
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	440b      	add	r3, r1
 8001194:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001198:	7bfa      	ldrb	r2, [r7, #15]
 800119a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800119c:	7bfa      	ldrb	r2, [r7, #15]
 800119e:	6879      	ldr	r1, [r7, #4]
 80011a0:	4613      	mov	r3, r2
 80011a2:	00db      	lsls	r3, r3, #3
 80011a4:	4413      	add	r3, r2
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	440b      	add	r3, r1
 80011aa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80011ae:	2200      	movs	r2, #0
 80011b0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80011b2:	7bfa      	ldrb	r2, [r7, #15]
 80011b4:	6879      	ldr	r1, [r7, #4]
 80011b6:	4613      	mov	r3, r2
 80011b8:	00db      	lsls	r3, r3, #3
 80011ba:	4413      	add	r3, r2
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	440b      	add	r3, r1
 80011c0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80011c8:	7bfa      	ldrb	r2, [r7, #15]
 80011ca:	6879      	ldr	r1, [r7, #4]
 80011cc:	4613      	mov	r3, r2
 80011ce:	00db      	lsls	r3, r3, #3
 80011d0:	4413      	add	r3, r2
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	440b      	add	r3, r1
 80011d6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80011de:	7bfa      	ldrb	r2, [r7, #15]
 80011e0:	6879      	ldr	r1, [r7, #4]
 80011e2:	4613      	mov	r3, r2
 80011e4:	00db      	lsls	r3, r3, #3
 80011e6:	4413      	add	r3, r2
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	440b      	add	r3, r1
 80011ec:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80011f4:	7bfb      	ldrb	r3, [r7, #15]
 80011f6:	3301      	adds	r3, #1
 80011f8:	73fb      	strb	r3, [r7, #15]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	791b      	ldrb	r3, [r3, #4]
 80011fe:	7bfa      	ldrb	r2, [r7, #15]
 8001200:	429a      	cmp	r2, r3
 8001202:	d3b5      	bcc.n	8001170 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6818      	ldr	r0, [r3, #0]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	7c1a      	ldrb	r2, [r3, #16]
 800120c:	f88d 2000 	strb.w	r2, [sp]
 8001210:	3304      	adds	r3, #4
 8001212:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001214:	f003 fa52 	bl	80046bc <USB_DevInit>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d005      	beq.n	800122a <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2202      	movs	r2, #2
 8001222:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e013      	b.n	8001252 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2200      	movs	r2, #0
 800122e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2201      	movs	r2, #1
 8001234:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	7b1b      	ldrb	r3, [r3, #12]
 800123c:	2b01      	cmp	r3, #1
 800123e:	d102      	bne.n	8001246 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f001 f86f 	bl	8002324 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4618      	mov	r0, r3
 800124c:	f004 fa5c 	bl	8005708 <USB_DevDisconnect>

  return HAL_OK;
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b084      	sub	sp, #16
 800125e:	af00      	add	r7, sp, #0
 8001260:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800126e:	2b01      	cmp	r3, #1
 8001270:	d101      	bne.n	8001276 <HAL_PCD_Start+0x1c>
 8001272:	2302      	movs	r3, #2
 8001274:	e01c      	b.n	80012b0 <HAL_PCD_Start+0x56>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2201      	movs	r2, #1
 800127a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	7b5b      	ldrb	r3, [r3, #13]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d105      	bne.n	8001292 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800128a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4618      	mov	r0, r3
 8001298:	f003 f9a2 	bl	80045e0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f004 fa10 	bl	80056c6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2200      	movs	r2, #0
 80012aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80012ae:	2300      	movs	r3, #0
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	3710      	adds	r7, #16
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80012b8:	b590      	push	{r4, r7, lr}
 80012ba:	b08d      	sub	sp, #52	@ 0x34
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80012c6:	6a3b      	ldr	r3, [r7, #32]
 80012c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f004 face 	bl	8005870 <USB_GetMode>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	f040 849b 	bne.w	8001c12 <HAL_PCD_IRQHandler+0x95a>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4618      	mov	r0, r3
 80012e2:	f004 fa32 	bl	800574a <USB_ReadInterrupts>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	f000 8491 	beq.w	8001c10 <HAL_PCD_IRQHandler+0x958>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	0a1b      	lsrs	r3, r3, #8
 80012f8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4618      	mov	r0, r3
 8001308:	f004 fa1f 	bl	800574a <USB_ReadInterrupts>
 800130c:	4603      	mov	r3, r0
 800130e:	f003 0302 	and.w	r3, r3, #2
 8001312:	2b02      	cmp	r3, #2
 8001314:	d107      	bne.n	8001326 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	695a      	ldr	r2, [r3, #20]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f002 0202 	and.w	r2, r2, #2
 8001324:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4618      	mov	r0, r3
 800132c:	f004 fa0d 	bl	800574a <USB_ReadInterrupts>
 8001330:	4603      	mov	r3, r0
 8001332:	f003 0310 	and.w	r3, r3, #16
 8001336:	2b10      	cmp	r3, #16
 8001338:	d161      	bne.n	80013fe <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	699a      	ldr	r2, [r3, #24]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f022 0210 	bic.w	r2, r2, #16
 8001348:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800134a:	6a3b      	ldr	r3, [r7, #32]
 800134c:	6a1b      	ldr	r3, [r3, #32]
 800134e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	f003 020f 	and.w	r2, r3, #15
 8001356:	4613      	mov	r3, r2
 8001358:	00db      	lsls	r3, r3, #3
 800135a:	4413      	add	r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	4413      	add	r3, r2
 8001366:	3304      	adds	r3, #4
 8001368:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001370:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001374:	d124      	bne.n	80013c0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001376:	69ba      	ldr	r2, [r7, #24]
 8001378:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800137c:	4013      	ands	r3, r2
 800137e:	2b00      	cmp	r3, #0
 8001380:	d035      	beq.n	80013ee <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	091b      	lsrs	r3, r3, #4
 800138a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800138c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001390:	b29b      	uxth	r3, r3
 8001392:	461a      	mov	r2, r3
 8001394:	6a38      	ldr	r0, [r7, #32]
 8001396:	f004 f918 	bl	80055ca <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	68da      	ldr	r2, [r3, #12]
 800139e:	69bb      	ldr	r3, [r7, #24]
 80013a0:	091b      	lsrs	r3, r3, #4
 80013a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80013a6:	441a      	add	r2, r3
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	695a      	ldr	r2, [r3, #20]
 80013b0:	69bb      	ldr	r3, [r7, #24]
 80013b2:	091b      	lsrs	r3, r3, #4
 80013b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80013b8:	441a      	add	r2, r3
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	615a      	str	r2, [r3, #20]
 80013be:	e016      	b.n	80013ee <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80013c6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80013ca:	d110      	bne.n	80013ee <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80013d2:	2208      	movs	r2, #8
 80013d4:	4619      	mov	r1, r3
 80013d6:	6a38      	ldr	r0, [r7, #32]
 80013d8:	f004 f8f7 	bl	80055ca <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	695a      	ldr	r2, [r3, #20]
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	091b      	lsrs	r3, r3, #4
 80013e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80013e8:	441a      	add	r2, r3
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	699a      	ldr	r2, [r3, #24]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f042 0210 	orr.w	r2, r2, #16
 80013fc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f004 f9a1 	bl	800574a <USB_ReadInterrupts>
 8001408:	4603      	mov	r3, r0
 800140a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800140e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001412:	f040 80a7 	bne.w	8001564 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001416:	2300      	movs	r3, #0
 8001418:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4618      	mov	r0, r3
 8001420:	f004 f9a6 	bl	8005770 <USB_ReadDevAllOutEpInterrupt>
 8001424:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001426:	e099      	b.n	800155c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800142a:	f003 0301 	and.w	r3, r3, #1
 800142e:	2b00      	cmp	r3, #0
 8001430:	f000 808e 	beq.w	8001550 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800143a:	b2d2      	uxtb	r2, r2
 800143c:	4611      	mov	r1, r2
 800143e:	4618      	mov	r0, r3
 8001440:	f004 f9ca 	bl	80057d8 <USB_ReadDevOutEPInterrupt>
 8001444:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	f003 0301 	and.w	r3, r3, #1
 800144c:	2b00      	cmp	r3, #0
 800144e:	d00c      	beq.n	800146a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001452:	015a      	lsls	r2, r3, #5
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	4413      	add	r3, r2
 8001458:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800145c:	461a      	mov	r2, r3
 800145e:	2301      	movs	r3, #1
 8001460:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001462:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f000 fe83 	bl	8002170 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	f003 0308 	and.w	r3, r3, #8
 8001470:	2b00      	cmp	r3, #0
 8001472:	d00c      	beq.n	800148e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001476:	015a      	lsls	r2, r3, #5
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	4413      	add	r3, r2
 800147c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001480:	461a      	mov	r2, r3
 8001482:	2308      	movs	r3, #8
 8001484:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001486:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f000 febf 	bl	800220c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	f003 0310 	and.w	r3, r3, #16
 8001494:	2b00      	cmp	r3, #0
 8001496:	d008      	beq.n	80014aa <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800149a:	015a      	lsls	r2, r3, #5
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	4413      	add	r3, r2
 80014a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80014a4:	461a      	mov	r2, r3
 80014a6:	2310      	movs	r3, #16
 80014a8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	f003 0302 	and.w	r3, r3, #2
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d030      	beq.n	8001516 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80014b4:	6a3b      	ldr	r3, [r7, #32]
 80014b6:	695b      	ldr	r3, [r3, #20]
 80014b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014bc:	2b80      	cmp	r3, #128	@ 0x80
 80014be:	d109      	bne.n	80014d4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	69fa      	ldr	r2, [r7, #28]
 80014ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80014ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014d2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80014d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014d6:	4613      	mov	r3, r2
 80014d8:	00db      	lsls	r3, r3, #3
 80014da:	4413      	add	r3, r2
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	3304      	adds	r3, #4
 80014e8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	78db      	ldrb	r3, [r3, #3]
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d108      	bne.n	8001504 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	2200      	movs	r2, #0
 80014f6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80014f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	4619      	mov	r1, r3
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f006 fa86 	bl	8007a10 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001506:	015a      	lsls	r2, r3, #5
 8001508:	69fb      	ldr	r3, [r7, #28]
 800150a:	4413      	add	r3, r2
 800150c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001510:	461a      	mov	r2, r3
 8001512:	2302      	movs	r3, #2
 8001514:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	f003 0320 	and.w	r3, r3, #32
 800151c:	2b00      	cmp	r3, #0
 800151e:	d008      	beq.n	8001532 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001522:	015a      	lsls	r2, r3, #5
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	4413      	add	r3, r2
 8001528:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800152c:	461a      	mov	r2, r3
 800152e:	2320      	movs	r3, #32
 8001530:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001538:	2b00      	cmp	r3, #0
 800153a:	d009      	beq.n	8001550 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800153c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800153e:	015a      	lsls	r2, r3, #5
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	4413      	add	r3, r2
 8001544:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001548:	461a      	mov	r2, r3
 800154a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800154e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001552:	3301      	adds	r3, #1
 8001554:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001558:	085b      	lsrs	r3, r3, #1
 800155a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800155c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800155e:	2b00      	cmp	r3, #0
 8001560:	f47f af62 	bne.w	8001428 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4618      	mov	r0, r3
 800156a:	f004 f8ee 	bl	800574a <USB_ReadInterrupts>
 800156e:	4603      	mov	r3, r0
 8001570:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001574:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001578:	f040 80a4 	bne.w	80016c4 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4618      	mov	r0, r3
 8001582:	f004 f90f 	bl	80057a4 <USB_ReadDevAllInEpInterrupt>
 8001586:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001588:	2300      	movs	r3, #0
 800158a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800158c:	e096      	b.n	80016bc <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800158e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001590:	f003 0301 	and.w	r3, r3, #1
 8001594:	2b00      	cmp	r3, #0
 8001596:	f000 808b 	beq.w	80016b0 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015a0:	b2d2      	uxtb	r2, r2
 80015a2:	4611      	mov	r1, r2
 80015a4:	4618      	mov	r0, r3
 80015a6:	f004 f935 	bl	8005814 <USB_ReadDevInEPInterrupt>
 80015aa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d020      	beq.n	80015f8 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80015b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b8:	f003 030f 	and.w	r3, r3, #15
 80015bc:	2201      	movs	r2, #1
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80015c4:	69fb      	ldr	r3, [r7, #28]
 80015c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80015ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	43db      	mvns	r3, r3
 80015d0:	69f9      	ldr	r1, [r7, #28]
 80015d2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80015d6:	4013      	ands	r3, r2
 80015d8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80015da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015dc:	015a      	lsls	r2, r3, #5
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	4413      	add	r3, r2
 80015e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80015e6:	461a      	mov	r2, r3
 80015e8:	2301      	movs	r3, #1
 80015ea:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80015ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	4619      	mov	r1, r3
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f006 f977 	bl	80078e6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	f003 0308 	and.w	r3, r3, #8
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d008      	beq.n	8001614 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001604:	015a      	lsls	r2, r3, #5
 8001606:	69fb      	ldr	r3, [r7, #28]
 8001608:	4413      	add	r3, r2
 800160a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800160e:	461a      	mov	r2, r3
 8001610:	2308      	movs	r3, #8
 8001612:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	f003 0310 	and.w	r3, r3, #16
 800161a:	2b00      	cmp	r3, #0
 800161c:	d008      	beq.n	8001630 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800161e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001620:	015a      	lsls	r2, r3, #5
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	4413      	add	r3, r2
 8001626:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800162a:	461a      	mov	r2, r3
 800162c:	2310      	movs	r3, #16
 800162e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001636:	2b00      	cmp	r3, #0
 8001638:	d008      	beq.n	800164c <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800163a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800163c:	015a      	lsls	r2, r3, #5
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	4413      	add	r3, r2
 8001642:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001646:	461a      	mov	r2, r3
 8001648:	2340      	movs	r3, #64	@ 0x40
 800164a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	2b00      	cmp	r3, #0
 8001654:	d023      	beq.n	800169e <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001656:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001658:	6a38      	ldr	r0, [r7, #32]
 800165a:	f003 f977 	bl	800494c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800165e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001660:	4613      	mov	r3, r2
 8001662:	00db      	lsls	r3, r3, #3
 8001664:	4413      	add	r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	3310      	adds	r3, #16
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	4413      	add	r3, r2
 800166e:	3304      	adds	r3, #4
 8001670:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	78db      	ldrb	r3, [r3, #3]
 8001676:	2b01      	cmp	r3, #1
 8001678:	d108      	bne.n	800168c <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	2200      	movs	r2, #0
 800167e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001682:	b2db      	uxtb	r3, r3
 8001684:	4619      	mov	r1, r3
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f006 f9d4 	bl	8007a34 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800168c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168e:	015a      	lsls	r2, r3, #5
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	4413      	add	r3, r2
 8001694:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001698:	461a      	mov	r2, r3
 800169a:	2302      	movs	r3, #2
 800169c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d003      	beq.n	80016b0 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80016a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f000 fcd8 	bl	8002060 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80016b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b2:	3301      	adds	r3, #1
 80016b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80016b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016b8:	085b      	lsrs	r3, r3, #1
 80016ba:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80016bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016be:	2b00      	cmp	r3, #0
 80016c0:	f47f af65 	bne.w	800158e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f004 f83e 	bl	800574a <USB_ReadInterrupts>
 80016ce:	4603      	mov	r3, r0
 80016d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80016d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80016d8:	d122      	bne.n	8001720 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	69fa      	ldr	r2, [r7, #28]
 80016e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80016e8:	f023 0301 	bic.w	r3, r3, #1
 80016ec:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d108      	bne.n	800170a <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001700:	2100      	movs	r1, #0
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f006 fbf4 	bl	8007ef0 <HAL_PCDEx_LPM_Callback>
 8001708:	e002      	b.n	8001710 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f006 f958 	bl	80079c0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	695a      	ldr	r2, [r3, #20]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800171e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4618      	mov	r0, r3
 8001726:	f004 f810 	bl	800574a <USB_ReadInterrupts>
 800172a:	4603      	mov	r3, r0
 800172c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001730:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001734:	d112      	bne.n	800175c <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	2b01      	cmp	r3, #1
 8001744:	d102      	bne.n	800174c <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f006 f914 	bl	8007974 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	695a      	ldr	r2, [r3, #20]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800175a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f003 fff2 	bl	800574a <USB_ReadInterrupts>
 8001766:	4603      	mov	r3, r0
 8001768:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800176c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001770:	d121      	bne.n	80017b6 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	695a      	ldr	r2, [r3, #20]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001780:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001788:	2b00      	cmp	r3, #0
 800178a:	d111      	bne.n	80017b0 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2201      	movs	r2, #1
 8001790:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800179a:	089b      	lsrs	r3, r3, #2
 800179c:	f003 020f 	and.w	r2, r3, #15
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80017a6:	2101      	movs	r1, #1
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f006 fba1 	bl	8007ef0 <HAL_PCDEx_LPM_Callback>
 80017ae:	e002      	b.n	80017b6 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f006 f8df 	bl	8007974 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f003 ffc5 	bl	800574a <USB_ReadInterrupts>
 80017c0:	4603      	mov	r3, r0
 80017c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80017ca:	f040 80b6 	bne.w	800193a <HAL_PCD_IRQHandler+0x682>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	69fa      	ldr	r2, [r7, #28]
 80017d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80017dc:	f023 0301 	bic.w	r3, r3, #1
 80017e0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2110      	movs	r1, #16
 80017e8:	4618      	mov	r0, r3
 80017ea:	f003 f8af 	bl	800494c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017ee:	2300      	movs	r3, #0
 80017f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017f2:	e046      	b.n	8001882 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80017f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017f6:	015a      	lsls	r2, r3, #5
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	4413      	add	r3, r2
 80017fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001800:	461a      	mov	r2, r3
 8001802:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001806:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800180a:	015a      	lsls	r2, r3, #5
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	4413      	add	r3, r2
 8001810:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001818:	0151      	lsls	r1, r2, #5
 800181a:	69fa      	ldr	r2, [r7, #28]
 800181c:	440a      	add	r2, r1
 800181e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001822:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001826:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800182a:	015a      	lsls	r2, r3, #5
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	4413      	add	r3, r2
 8001830:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001834:	461a      	mov	r2, r3
 8001836:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800183a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800183c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800183e:	015a      	lsls	r2, r3, #5
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	4413      	add	r3, r2
 8001844:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800184c:	0151      	lsls	r1, r2, #5
 800184e:	69fa      	ldr	r2, [r7, #28]
 8001850:	440a      	add	r2, r1
 8001852:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001856:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800185a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800185c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800185e:	015a      	lsls	r2, r3, #5
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	4413      	add	r3, r2
 8001864:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800186c:	0151      	lsls	r1, r2, #5
 800186e:	69fa      	ldr	r2, [r7, #28]
 8001870:	440a      	add	r2, r1
 8001872:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001876:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800187a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800187c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800187e:	3301      	adds	r3, #1
 8001880:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	791b      	ldrb	r3, [r3, #4]
 8001886:	461a      	mov	r2, r3
 8001888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800188a:	4293      	cmp	r3, r2
 800188c:	d3b2      	bcc.n	80017f4 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001894:	69db      	ldr	r3, [r3, #28]
 8001896:	69fa      	ldr	r2, [r7, #28]
 8001898:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800189c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80018a0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	7bdb      	ldrb	r3, [r3, #15]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d016      	beq.n	80018d8 <HAL_PCD_IRQHandler+0x620>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80018b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80018b4:	69fa      	ldr	r2, [r7, #28]
 80018b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80018ba:	f043 030b 	orr.w	r3, r3, #11
 80018be:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80018c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ca:	69fa      	ldr	r2, [r7, #28]
 80018cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80018d0:	f043 030b 	orr.w	r3, r3, #11
 80018d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80018d6:	e015      	b.n	8001904 <HAL_PCD_IRQHandler+0x64c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80018de:	695b      	ldr	r3, [r3, #20]
 80018e0:	69fa      	ldr	r2, [r7, #28]
 80018e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80018e6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80018ea:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80018ee:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80018f6:	691b      	ldr	r3, [r3, #16]
 80018f8:	69fa      	ldr	r2, [r7, #28]
 80018fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80018fe:	f043 030b 	orr.w	r3, r3, #11
 8001902:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	69fa      	ldr	r2, [r7, #28]
 800190e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001912:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001916:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001922:	4619      	mov	r1, r3
 8001924:	4610      	mov	r0, r2
 8001926:	f003 ffd5 	bl	80058d4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	695a      	ldr	r2, [r3, #20]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001938:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4618      	mov	r0, r3
 8001940:	f003 ff03 	bl	800574a <USB_ReadInterrupts>
 8001944:	4603      	mov	r3, r0
 8001946:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800194a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800194e:	d123      	bne.n	8001998 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4618      	mov	r0, r3
 8001956:	f003 ff99 	bl	800588c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4618      	mov	r0, r3
 8001960:	f003 f86d 	bl	8004a3e <USB_GetDevSpeed>
 8001964:	4603      	mov	r3, r0
 8001966:	461a      	mov	r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681c      	ldr	r4, [r3, #0]
 8001970:	f001 fae8 	bl	8002f44 <HAL_RCC_GetHCLKFreq>
 8001974:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800197a:	461a      	mov	r2, r3
 800197c:	4620      	mov	r0, r4
 800197e:	f002 fd93 	bl	80044a8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f005 ffd7 	bl	8007936 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	695a      	ldr	r2, [r3, #20]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001996:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4618      	mov	r0, r3
 800199e:	f003 fed4 	bl	800574a <USB_ReadInterrupts>
 80019a2:	4603      	mov	r3, r0
 80019a4:	f003 0308 	and.w	r3, r3, #8
 80019a8:	2b08      	cmp	r3, #8
 80019aa:	d10a      	bne.n	80019c2 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f005 ffb4 	bl	800791a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	695a      	ldr	r2, [r3, #20]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f002 0208 	and.w	r2, r2, #8
 80019c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f003 febf 	bl	800574a <USB_ReadInterrupts>
 80019cc:	4603      	mov	r3, r0
 80019ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019d2:	2b80      	cmp	r3, #128	@ 0x80
 80019d4:	d13d      	bne.n	8001a52 <HAL_PCD_IRQHandler+0x79a>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80019d6:	6a3b      	ldr	r3, [r7, #32]
 80019d8:	699b      	ldr	r3, [r3, #24]
 80019da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80019de:	6a3b      	ldr	r3, [r7, #32]
 80019e0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80019e2:	2301      	movs	r3, #1
 80019e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80019e6:	e02e      	b.n	8001a46 <HAL_PCD_IRQHandler+0x78e>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019ec:	4613      	mov	r3, r2
 80019ee:	00db      	lsls	r3, r3, #3
 80019f0:	4413      	add	r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	440b      	add	r3, r1
 80019f6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d11f      	bne.n	8001a40 <HAL_PCD_IRQHandler+0x788>
        {
          /* disable the EP */
          USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8001a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a02:	015a      	lsls	r2, r3, #5
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	4413      	add	r3, r2
 8001a08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a10:	0151      	lsls	r1, r2, #5
 8001a12:	69fa      	ldr	r2, [r7, #28]
 8001a14:	440a      	add	r2, r1
 8001a16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001a1a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001a1e:	6013      	str	r3, [r2, #0]
          USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8001a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a22:	015a      	lsls	r2, r3, #5
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	4413      	add	r3, r2
 8001a28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a30:	0151      	lsls	r1, r2, #5
 8001a32:	69fa      	ldr	r2, [r7, #28]
 8001a34:	440a      	add	r2, r1
 8001a36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001a3a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001a3e:	6013      	str	r3, [r2, #0]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a42:	3301      	adds	r3, #1
 8001a44:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	791b      	ldrb	r3, [r3, #4]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d3ca      	bcc.n	80019e8 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4618      	mov	r0, r3
 8001a58:	f003 fe77 	bl	800574a <USB_ReadInterrupts>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001a66:	d13c      	bne.n	8001ae2 <HAL_PCD_IRQHandler+0x82a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001a68:	2301      	movs	r3, #1
 8001a6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a6c:	e02b      	b.n	8001ac6 <HAL_PCD_IRQHandler+0x80e>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a70:	015a      	lsls	r2, r3, #5
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	4413      	add	r3, r2
 8001a76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a82:	4613      	mov	r3, r2
 8001a84:	00db      	lsls	r3, r3, #3
 8001a86:	4413      	add	r3, r2
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	440b      	add	r3, r1
 8001a8c:	3318      	adds	r3, #24
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d115      	bne.n	8001ac0 <HAL_PCD_IRQHandler+0x808>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001a94:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	da12      	bge.n	8001ac0 <HAL_PCD_IRQHandler+0x808>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001a9a:	6879      	ldr	r1, [r7, #4]
 8001a9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	00db      	lsls	r3, r3, #3
 8001aa2:	4413      	add	r3, r2
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	440b      	add	r3, r1
 8001aa8:	3317      	adds	r3, #23
 8001aaa:	2201      	movs	r2, #1
 8001aac:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	4619      	mov	r1, r3
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f000 fa9f 	bl	8001ffe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	791b      	ldrb	r3, [r3, #4]
 8001aca:	461a      	mov	r2, r3
 8001acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d3cd      	bcc.n	8001a6e <HAL_PCD_IRQHandler+0x7b6>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	695a      	ldr	r2, [r3, #20]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001ae0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f003 fe2f 	bl	800574a <USB_ReadInterrupts>
 8001aec:	4603      	mov	r3, r0
 8001aee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001af2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001af6:	d156      	bne.n	8001ba6 <HAL_PCD_IRQHandler+0x8ee>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001af8:	2301      	movs	r3, #1
 8001afa:	627b      	str	r3, [r7, #36]	@ 0x24
 8001afc:	e045      	b.n	8001b8a <HAL_PCD_IRQHandler+0x8d2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b00:	015a      	lsls	r2, r3, #5
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	4413      	add	r3, r2
 8001b06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001b0e:	6879      	ldr	r1, [r7, #4]
 8001b10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b12:	4613      	mov	r3, r2
 8001b14:	00db      	lsls	r3, r3, #3
 8001b16:	4413      	add	r3, r2
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	440b      	add	r3, r1
 8001b1c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d12e      	bne.n	8001b84 <HAL_PCD_IRQHandler+0x8cc>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001b26:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	da2b      	bge.n	8001b84 <HAL_PCD_IRQHandler+0x8cc>
            (((RegVal & (0x1UL << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	0c1a      	lsrs	r2, r3, #16
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001b36:	4053      	eors	r3, r2
 8001b38:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d121      	bne.n	8001b84 <HAL_PCD_IRQHandler+0x8cc>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001b40:	6879      	ldr	r1, [r7, #4]
 8001b42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b44:	4613      	mov	r3, r2
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	4413      	add	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001b52:	2201      	movs	r2, #1
 8001b54:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001b56:	6a3b      	ldr	r3, [r7, #32]
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001b5e:	6a3b      	ldr	r3, [r7, #32]
 8001b60:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001b62:	6a3b      	ldr	r3, [r7, #32]
 8001b64:	695b      	ldr	r3, [r3, #20]
 8001b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d10a      	bne.n	8001b84 <HAL_PCD_IRQHandler+0x8cc>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	69fa      	ldr	r2, [r7, #28]
 8001b78:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b7c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b80:	6053      	str	r3, [r2, #4]
            break;
 8001b82:	e008      	b.n	8001b96 <HAL_PCD_IRQHandler+0x8de>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b86:	3301      	adds	r3, #1
 8001b88:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	791b      	ldrb	r3, [r3, #4]
 8001b8e:	461a      	mov	r2, r3
 8001b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d3b3      	bcc.n	8001afe <HAL_PCD_IRQHandler+0x846>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	695a      	ldr	r2, [r3, #20]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001ba4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f003 fdcd 	bl	800574a <USB_ReadInterrupts>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bba:	d10a      	bne.n	8001bd2 <HAL_PCD_IRQHandler+0x91a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f005 ff4b 	bl	8007a58 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	695a      	ldr	r2, [r3, #20]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001bd0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f003 fdb7 	bl	800574a <USB_ReadInterrupts>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	f003 0304 	and.w	r3, r3, #4
 8001be2:	2b04      	cmp	r3, #4
 8001be4:	d115      	bne.n	8001c12 <HAL_PCD_IRQHandler+0x95a>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	f003 0304 	and.w	r3, r3, #4
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d002      	beq.n	8001bfe <HAL_PCD_IRQHandler+0x946>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f005 ff3b 	bl	8007a74 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	6859      	ldr	r1, [r3, #4]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	e000      	b.n	8001c12 <HAL_PCD_IRQHandler+0x95a>
      return;
 8001c10:	bf00      	nop
    }
  }
}
 8001c12:	3734      	adds	r7, #52	@ 0x34
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd90      	pop	{r4, r7, pc}

08001c18 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	460b      	mov	r3, r1
 8001c22:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d101      	bne.n	8001c32 <HAL_PCD_SetAddress+0x1a>
 8001c2e:	2302      	movs	r3, #2
 8001c30:	e012      	b.n	8001c58 <HAL_PCD_SetAddress+0x40>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2201      	movs	r2, #1
 8001c36:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	78fa      	ldrb	r2, [r7, #3]
 8001c3e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	78fa      	ldrb	r2, [r7, #3]
 8001c46:	4611      	mov	r1, r2
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f003 fd16 	bl	800567a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2200      	movs	r2, #0
 8001c52:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001c56:	2300      	movs	r3, #0
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	4608      	mov	r0, r1
 8001c6a:	4611      	mov	r1, r2
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	4603      	mov	r3, r0
 8001c70:	70fb      	strb	r3, [r7, #3]
 8001c72:	460b      	mov	r3, r1
 8001c74:	803b      	strh	r3, [r7, #0]
 8001c76:	4613      	mov	r3, r2
 8001c78:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001c7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	da0f      	bge.n	8001ca6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c86:	78fb      	ldrb	r3, [r7, #3]
 8001c88:	f003 020f 	and.w	r2, r3, #15
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	4413      	add	r3, r2
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	3310      	adds	r3, #16
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	4413      	add	r3, r2
 8001c9a:	3304      	adds	r3, #4
 8001c9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	705a      	strb	r2, [r3, #1]
 8001ca4:	e00f      	b.n	8001cc6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ca6:	78fb      	ldrb	r3, [r7, #3]
 8001ca8:	f003 020f 	and.w	r2, r3, #15
 8001cac:	4613      	mov	r3, r2
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	4413      	add	r3, r2
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	4413      	add	r3, r2
 8001cbc:	3304      	adds	r3, #4
 8001cbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001cc6:	78fb      	ldrb	r3, [r7, #3]
 8001cc8:	f003 030f 	and.w	r3, r3, #15
 8001ccc:	b2da      	uxtb	r2, r3
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001cd2:	883b      	ldrh	r3, [r7, #0]
 8001cd4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	78ba      	ldrb	r2, [r7, #2]
 8001ce0:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	785b      	ldrb	r3, [r3, #1]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d004      	beq.n	8001cf4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001cf4:	78bb      	ldrb	r3, [r7, #2]
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d102      	bne.n	8001d00 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d101      	bne.n	8001d0e <HAL_PCD_EP_Open+0xae>
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	e00e      	b.n	8001d2c <HAL_PCD_EP_Open+0xcc>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2201      	movs	r2, #1
 8001d12:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	68f9      	ldr	r1, [r7, #12]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f002 fead 	bl	8004a7c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001d2a:	7afb      	ldrb	r3, [r7, #11]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3710      	adds	r7, #16
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001d40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	da0f      	bge.n	8001d68 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d48:	78fb      	ldrb	r3, [r7, #3]
 8001d4a:	f003 020f 	and.w	r2, r3, #15
 8001d4e:	4613      	mov	r3, r2
 8001d50:	00db      	lsls	r3, r3, #3
 8001d52:	4413      	add	r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	3310      	adds	r3, #16
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	3304      	adds	r3, #4
 8001d5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2201      	movs	r2, #1
 8001d64:	705a      	strb	r2, [r3, #1]
 8001d66:	e00f      	b.n	8001d88 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d68:	78fb      	ldrb	r3, [r7, #3]
 8001d6a:	f003 020f 	and.w	r2, r3, #15
 8001d6e:	4613      	mov	r3, r2
 8001d70:	00db      	lsls	r3, r3, #3
 8001d72:	4413      	add	r3, r2
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	3304      	adds	r3, #4
 8001d80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2200      	movs	r2, #0
 8001d86:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d88:	78fb      	ldrb	r3, [r7, #3]
 8001d8a:	f003 030f 	and.w	r3, r3, #15
 8001d8e:	b2da      	uxtb	r2, r3
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d101      	bne.n	8001da2 <HAL_PCD_EP_Close+0x6e>
 8001d9e:	2302      	movs	r3, #2
 8001da0:	e00e      	b.n	8001dc0 <HAL_PCD_EP_Close+0x8c>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2201      	movs	r2, #1
 8001da6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68f9      	ldr	r1, [r7, #12]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f002 feeb 	bl	8004b8c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	60f8      	str	r0, [r7, #12]
 8001dd0:	607a      	str	r2, [r7, #4]
 8001dd2:	603b      	str	r3, [r7, #0]
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001dd8:	7afb      	ldrb	r3, [r7, #11]
 8001dda:	f003 020f 	and.w	r2, r3, #15
 8001dde:	4613      	mov	r3, r2
 8001de0:	00db      	lsls	r3, r3, #3
 8001de2:	4413      	add	r3, r2
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001dea:	68fa      	ldr	r2, [r7, #12]
 8001dec:	4413      	add	r3, r2
 8001dee:	3304      	adds	r3, #4
 8001df0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	683a      	ldr	r2, [r7, #0]
 8001dfc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	2200      	movs	r2, #0
 8001e02:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	2200      	movs	r2, #0
 8001e08:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e0a:	7afb      	ldrb	r3, [r7, #11]
 8001e0c:	f003 030f 	and.w	r3, r3, #15
 8001e10:	b2da      	uxtb	r2, r3
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6979      	ldr	r1, [r7, #20]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f002 ff91 	bl	8004d44 <USB_EPStartXfer>

  return HAL_OK;
 8001e22:	2300      	movs	r3, #0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3718      	adds	r7, #24
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	60f8      	str	r0, [r7, #12]
 8001e34:	607a      	str	r2, [r7, #4]
 8001e36:	603b      	str	r3, [r7, #0]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e3c:	7afb      	ldrb	r3, [r7, #11]
 8001e3e:	f003 020f 	and.w	r2, r3, #15
 8001e42:	4613      	mov	r3, r2
 8001e44:	00db      	lsls	r3, r3, #3
 8001e46:	4413      	add	r3, r2
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	3310      	adds	r3, #16
 8001e4c:	68fa      	ldr	r2, [r7, #12]
 8001e4e:	4413      	add	r3, r2
 8001e50:	3304      	adds	r3, #4
 8001e52:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	2200      	movs	r2, #0
 8001e64:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e6c:	7afb      	ldrb	r3, [r7, #11]
 8001e6e:	f003 030f 	and.w	r3, r3, #15
 8001e72:	b2da      	uxtb	r2, r3
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	6979      	ldr	r1, [r7, #20]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f002 ff60 	bl	8004d44 <USB_EPStartXfer>

  return HAL_OK;
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3718      	adds	r7, #24
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b084      	sub	sp, #16
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
 8001e96:	460b      	mov	r3, r1
 8001e98:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001e9a:	78fb      	ldrb	r3, [r7, #3]
 8001e9c:	f003 030f 	and.w	r3, r3, #15
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	7912      	ldrb	r2, [r2, #4]
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d901      	bls.n	8001eac <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e04e      	b.n	8001f4a <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001eac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	da0f      	bge.n	8001ed4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001eb4:	78fb      	ldrb	r3, [r7, #3]
 8001eb6:	f003 020f 	and.w	r2, r3, #15
 8001eba:	4613      	mov	r3, r2
 8001ebc:	00db      	lsls	r3, r3, #3
 8001ebe:	4413      	add	r3, r2
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	3310      	adds	r3, #16
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	3304      	adds	r3, #4
 8001eca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	705a      	strb	r2, [r3, #1]
 8001ed2:	e00d      	b.n	8001ef0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001ed4:	78fa      	ldrb	r2, [r7, #3]
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	4413      	add	r3, r2
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	4413      	add	r3, r2
 8001ee6:	3304      	adds	r3, #4
 8001ee8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2200      	movs	r2, #0
 8001eee:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ef6:	78fb      	ldrb	r3, [r7, #3]
 8001ef8:	f003 030f 	and.w	r3, r3, #15
 8001efc:	b2da      	uxtb	r2, r3
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d101      	bne.n	8001f10 <HAL_PCD_EP_SetStall+0x82>
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	e01c      	b.n	8001f4a <HAL_PCD_EP_SetStall+0xbc>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	68f9      	ldr	r1, [r7, #12]
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f003 fa45 	bl	80053ae <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001f24:	78fb      	ldrb	r3, [r7, #3]
 8001f26:	f003 030f 	and.w	r3, r3, #15
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d108      	bne.n	8001f40 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001f38:	4619      	mov	r1, r3
 8001f3a:	4610      	mov	r0, r2
 8001f3c:	f003 fcca 	bl	80058d4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3710      	adds	r7, #16
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b084      	sub	sp, #16
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001f5e:	78fb      	ldrb	r3, [r7, #3]
 8001f60:	f003 030f 	and.w	r3, r3, #15
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	7912      	ldrb	r2, [r2, #4]
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d901      	bls.n	8001f70 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e042      	b.n	8001ff6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001f70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	da0f      	bge.n	8001f98 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f78:	78fb      	ldrb	r3, [r7, #3]
 8001f7a:	f003 020f 	and.w	r2, r3, #15
 8001f7e:	4613      	mov	r3, r2
 8001f80:	00db      	lsls	r3, r3, #3
 8001f82:	4413      	add	r3, r2
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	3310      	adds	r3, #16
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	3304      	adds	r3, #4
 8001f8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2201      	movs	r2, #1
 8001f94:	705a      	strb	r2, [r3, #1]
 8001f96:	e00f      	b.n	8001fb8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f98:	78fb      	ldrb	r3, [r7, #3]
 8001f9a:	f003 020f 	and.w	r2, r3, #15
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	00db      	lsls	r3, r3, #3
 8001fa2:	4413      	add	r3, r2
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	4413      	add	r3, r2
 8001fae:	3304      	adds	r3, #4
 8001fb0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fbe:	78fb      	ldrb	r3, [r7, #3]
 8001fc0:	f003 030f 	and.w	r3, r3, #15
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d101      	bne.n	8001fd8 <HAL_PCD_EP_ClrStall+0x86>
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	e00e      	b.n	8001ff6 <HAL_PCD_EP_ClrStall+0xa4>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	68f9      	ldr	r1, [r7, #12]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f003 fa4f 	bl	800548a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b084      	sub	sp, #16
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
 8002006:	460b      	mov	r3, r1
 8002008:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800200a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800200e:	2b00      	cmp	r3, #0
 8002010:	da0c      	bge.n	800202c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002012:	78fb      	ldrb	r3, [r7, #3]
 8002014:	f003 020f 	and.w	r2, r3, #15
 8002018:	4613      	mov	r3, r2
 800201a:	00db      	lsls	r3, r3, #3
 800201c:	4413      	add	r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	3310      	adds	r3, #16
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	4413      	add	r3, r2
 8002026:	3304      	adds	r3, #4
 8002028:	60fb      	str	r3, [r7, #12]
 800202a:	e00c      	b.n	8002046 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800202c:	78fb      	ldrb	r3, [r7, #3]
 800202e:	f003 020f 	and.w	r2, r3, #15
 8002032:	4613      	mov	r3, r2
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	4413      	add	r3, r2
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	4413      	add	r3, r2
 8002042:	3304      	adds	r3, #4
 8002044:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	68f9      	ldr	r1, [r7, #12]
 800204c:	4618      	mov	r0, r3
 800204e:	f003 f8b1 	bl	80051b4 <USB_EPStopXfer>
 8002052:	4603      	mov	r3, r0
 8002054:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002056:	7afb      	ldrb	r3, [r7, #11]
}
 8002058:	4618      	mov	r0, r3
 800205a:	3710      	adds	r7, #16
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b088      	sub	sp, #32
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002074:	683a      	ldr	r2, [r7, #0]
 8002076:	4613      	mov	r3, r2
 8002078:	00db      	lsls	r3, r3, #3
 800207a:	4413      	add	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	3310      	adds	r3, #16
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	4413      	add	r3, r2
 8002084:	3304      	adds	r3, #4
 8002086:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	695a      	ldr	r2, [r3, #20]
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	691b      	ldr	r3, [r3, #16]
 8002090:	429a      	cmp	r2, r3
 8002092:	d901      	bls.n	8002098 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e067      	b.n	8002168 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	691a      	ldr	r2, [r3, #16]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	695b      	ldr	r3, [r3, #20]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	69fa      	ldr	r2, [r7, #28]
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d902      	bls.n	80020b4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	3303      	adds	r3, #3
 80020b8:	089b      	lsrs	r3, r3, #2
 80020ba:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80020bc:	e026      	b.n	800210c <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	691a      	ldr	r2, [r3, #16]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	695b      	ldr	r3, [r3, #20]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	69fa      	ldr	r2, [r7, #28]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d902      	bls.n	80020da <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	3303      	adds	r3, #3
 80020de:	089b      	lsrs	r3, r3, #2
 80020e0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	68d9      	ldr	r1, [r3, #12]
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	b2da      	uxtb	r2, r3
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	6978      	ldr	r0, [r7, #20]
 80020f0:	f003 fa31 	bl	8005556 <USB_WritePacket>

    ep->xfer_buff  += len;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	68da      	ldr	r2, [r3, #12]
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	441a      	add	r2, r3
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	695a      	ldr	r2, [r3, #20]
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	441a      	add	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	015a      	lsls	r2, r3, #5
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	4413      	add	r3, r2
 8002114:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	429a      	cmp	r2, r3
 8002120:	d809      	bhi.n	8002136 <PCD_WriteEmptyTxFifo+0xd6>
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	695a      	ldr	r2, [r3, #20]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800212a:	429a      	cmp	r2, r3
 800212c:	d203      	bcs.n	8002136 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	691b      	ldr	r3, [r3, #16]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d1c3      	bne.n	80020be <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	691a      	ldr	r2, [r3, #16]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	695b      	ldr	r3, [r3, #20]
 800213e:	429a      	cmp	r2, r3
 8002140:	d811      	bhi.n	8002166 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	f003 030f 	and.w	r3, r3, #15
 8002148:	2201      	movs	r2, #1
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002156:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	43db      	mvns	r3, r3
 800215c:	6939      	ldr	r1, [r7, #16]
 800215e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002162:	4013      	ands	r3, r2
 8002164:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002166:	2300      	movs	r3, #0
}
 8002168:	4618      	mov	r0, r3
 800216a:	3720      	adds	r7, #32
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b086      	sub	sp, #24
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	333c      	adds	r3, #60	@ 0x3c
 8002188:	3304      	adds	r3, #4
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	015a      	lsls	r2, r3, #5
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	4413      	add	r3, r2
 8002196:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	4a19      	ldr	r2, [pc, #100]	@ (8002208 <PCD_EP_OutXfrComplete_int+0x98>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d124      	bne.n	80021f0 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d00a      	beq.n	80021c6 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	015a      	lsls	r2, r3, #5
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	4413      	add	r3, r2
 80021b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021bc:	461a      	mov	r2, r3
 80021be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80021c2:	6093      	str	r3, [r2, #8]
 80021c4:	e01a      	b.n	80021fc <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	f003 0320 	and.w	r3, r3, #32
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d008      	beq.n	80021e2 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	015a      	lsls	r2, r3, #5
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	4413      	add	r3, r2
 80021d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021dc:	461a      	mov	r2, r3
 80021de:	2320      	movs	r3, #32
 80021e0:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	4619      	mov	r1, r3
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f005 fb61 	bl	80078b0 <HAL_PCD_DataOutStageCallback>
 80021ee:	e005      	b.n	80021fc <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	4619      	mov	r1, r3
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f005 fb5a 	bl	80078b0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3718      	adds	r7, #24
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	4f54310a 	.word	0x4f54310a

0800220c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	333c      	adds	r3, #60	@ 0x3c
 8002224:	3304      	adds	r3, #4
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	015a      	lsls	r2, r3, #5
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	4413      	add	r3, r2
 8002232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	4a0c      	ldr	r2, [pc, #48]	@ (8002270 <PCD_EP_OutSetupPacket_int+0x64>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d90e      	bls.n	8002260 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002248:	2b00      	cmp	r3, #0
 800224a:	d009      	beq.n	8002260 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	015a      	lsls	r2, r3, #5
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	4413      	add	r3, r2
 8002254:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002258:	461a      	mov	r2, r3
 800225a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800225e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f005 fb13 	bl	800788c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	3718      	adds	r7, #24
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	4f54300a 	.word	0x4f54300a

08002274 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	460b      	mov	r3, r1
 800227e:	70fb      	strb	r3, [r7, #3]
 8002280:	4613      	mov	r3, r2
 8002282:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800228a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800228c:	78fb      	ldrb	r3, [r7, #3]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d107      	bne.n	80022a2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002292:	883b      	ldrh	r3, [r7, #0]
 8002294:	0419      	lsls	r1, r3, #16
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	68ba      	ldr	r2, [r7, #8]
 800229c:	430a      	orrs	r2, r1
 800229e:	629a      	str	r2, [r3, #40]	@ 0x28
 80022a0:	e028      	b.n	80022f4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a8:	0c1b      	lsrs	r3, r3, #16
 80022aa:	68ba      	ldr	r2, [r7, #8]
 80022ac:	4413      	add	r3, r2
 80022ae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80022b0:	2300      	movs	r3, #0
 80022b2:	73fb      	strb	r3, [r7, #15]
 80022b4:	e00d      	b.n	80022d2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	7bfb      	ldrb	r3, [r7, #15]
 80022bc:	3340      	adds	r3, #64	@ 0x40
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	4413      	add	r3, r2
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	0c1b      	lsrs	r3, r3, #16
 80022c6:	68ba      	ldr	r2, [r7, #8]
 80022c8:	4413      	add	r3, r2
 80022ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
 80022ce:	3301      	adds	r3, #1
 80022d0:	73fb      	strb	r3, [r7, #15]
 80022d2:	7bfa      	ldrb	r2, [r7, #15]
 80022d4:	78fb      	ldrb	r3, [r7, #3]
 80022d6:	3b01      	subs	r3, #1
 80022d8:	429a      	cmp	r2, r3
 80022da:	d3ec      	bcc.n	80022b6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80022dc:	883b      	ldrh	r3, [r7, #0]
 80022de:	0418      	lsls	r0, r3, #16
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6819      	ldr	r1, [r3, #0]
 80022e4:	78fb      	ldrb	r3, [r7, #3]
 80022e6:	3b01      	subs	r3, #1
 80022e8:	68ba      	ldr	r2, [r7, #8]
 80022ea:	4302      	orrs	r2, r0
 80022ec:	3340      	adds	r3, #64	@ 0x40
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	440b      	add	r3, r1
 80022f2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3714      	adds	r7, #20
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr

08002302 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002302:	b480      	push	{r7}
 8002304:	b083      	sub	sp, #12
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
 800230a:	460b      	mov	r3, r1
 800230c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	887a      	ldrh	r2, [r7, #2]
 8002314:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002324:	b480      	push	{r7}
 8002326:	b085      	sub	sp, #20
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	699b      	ldr	r3, [r3, #24]
 8002346:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002352:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002356:	f043 0303 	orr.w	r3, r3, #3
 800235a:	68fa      	ldr	r2, [r7, #12]
 800235c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002370:	4b05      	ldr	r3, [pc, #20]	@ (8002388 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a04      	ldr	r2, [pc, #16]	@ (8002388 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002376:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800237a:	6013      	str	r3, [r2, #0]
}
 800237c:	bf00      	nop
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	40007000 	.word	0x40007000

0800238c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002390:	4b04      	ldr	r3, [pc, #16]	@ (80023a4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002398:	4618      	mov	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	40007000 	.word	0x40007000

080023a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023b6:	d130      	bne.n	800241a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80023b8:	4b23      	ldr	r3, [pc, #140]	@ (8002448 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80023c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023c4:	d038      	beq.n	8002438 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80023c6:	4b20      	ldr	r3, [pc, #128]	@ (8002448 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80023ce:	4a1e      	ldr	r2, [pc, #120]	@ (8002448 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023d4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80023d6:	4b1d      	ldr	r3, [pc, #116]	@ (800244c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2232      	movs	r2, #50	@ 0x32
 80023dc:	fb02 f303 	mul.w	r3, r2, r3
 80023e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002450 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80023e2:	fba2 2303 	umull	r2, r3, r2, r3
 80023e6:	0c9b      	lsrs	r3, r3, #18
 80023e8:	3301      	adds	r3, #1
 80023ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023ec:	e002      	b.n	80023f4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	3b01      	subs	r3, #1
 80023f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023f4:	4b14      	ldr	r3, [pc, #80]	@ (8002448 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023f6:	695b      	ldr	r3, [r3, #20]
 80023f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002400:	d102      	bne.n	8002408 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d1f2      	bne.n	80023ee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002408:	4b0f      	ldr	r3, [pc, #60]	@ (8002448 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800240a:	695b      	ldr	r3, [r3, #20]
 800240c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002410:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002414:	d110      	bne.n	8002438 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e00f      	b.n	800243a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800241a:	4b0b      	ldr	r3, [pc, #44]	@ (8002448 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002422:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002426:	d007      	beq.n	8002438 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002428:	4b07      	ldr	r3, [pc, #28]	@ (8002448 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002430:	4a05      	ldr	r2, [pc, #20]	@ (8002448 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002432:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002436:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3714      	adds	r7, #20
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	40007000 	.word	0x40007000
 800244c:	20000000 	.word	0x20000000
 8002450:	431bde83 	.word	0x431bde83

08002454 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002458:	4b05      	ldr	r3, [pc, #20]	@ (8002470 <HAL_PWREx_EnableVddUSB+0x1c>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	4a04      	ldr	r2, [pc, #16]	@ (8002470 <HAL_PWREx_EnableVddUSB+0x1c>)
 800245e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002462:	6053      	str	r3, [r2, #4]
}
 8002464:	bf00      	nop
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	40007000 	.word	0x40007000

08002474 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b088      	sub	sp, #32
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d101      	bne.n	8002486 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e3ca      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002486:	4b97      	ldr	r3, [pc, #604]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	f003 030c 	and.w	r3, r3, #12
 800248e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002490:	4b94      	ldr	r3, [pc, #592]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	f003 0303 	and.w	r3, r3, #3
 8002498:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0310 	and.w	r3, r3, #16
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	f000 80e4 	beq.w	8002670 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d007      	beq.n	80024be <HAL_RCC_OscConfig+0x4a>
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	2b0c      	cmp	r3, #12
 80024b2:	f040 808b 	bne.w	80025cc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	f040 8087 	bne.w	80025cc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024be:	4b89      	ldr	r3, [pc, #548]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d005      	beq.n	80024d6 <HAL_RCC_OscConfig+0x62>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	699b      	ldr	r3, [r3, #24]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e3a2      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a1a      	ldr	r2, [r3, #32]
 80024da:	4b82      	ldr	r3, [pc, #520]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0308 	and.w	r3, r3, #8
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d004      	beq.n	80024f0 <HAL_RCC_OscConfig+0x7c>
 80024e6:	4b7f      	ldr	r3, [pc, #508]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024ee:	e005      	b.n	80024fc <HAL_RCC_OscConfig+0x88>
 80024f0:	4b7c      	ldr	r3, [pc, #496]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 80024f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024f6:	091b      	lsrs	r3, r3, #4
 80024f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d223      	bcs.n	8002548 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a1b      	ldr	r3, [r3, #32]
 8002504:	4618      	mov	r0, r3
 8002506:	f000 fd55 	bl	8002fb4 <RCC_SetFlashLatencyFromMSIRange>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e383      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002514:	4b73      	ldr	r3, [pc, #460]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a72      	ldr	r2, [pc, #456]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 800251a:	f043 0308 	orr.w	r3, r3, #8
 800251e:	6013      	str	r3, [r2, #0]
 8002520:	4b70      	ldr	r3, [pc, #448]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6a1b      	ldr	r3, [r3, #32]
 800252c:	496d      	ldr	r1, [pc, #436]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 800252e:	4313      	orrs	r3, r2
 8002530:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002532:	4b6c      	ldr	r3, [pc, #432]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	021b      	lsls	r3, r3, #8
 8002540:	4968      	ldr	r1, [pc, #416]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002542:	4313      	orrs	r3, r2
 8002544:	604b      	str	r3, [r1, #4]
 8002546:	e025      	b.n	8002594 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002548:	4b66      	ldr	r3, [pc, #408]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a65      	ldr	r2, [pc, #404]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 800254e:	f043 0308 	orr.w	r3, r3, #8
 8002552:	6013      	str	r3, [r2, #0]
 8002554:	4b63      	ldr	r3, [pc, #396]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a1b      	ldr	r3, [r3, #32]
 8002560:	4960      	ldr	r1, [pc, #384]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002562:	4313      	orrs	r3, r2
 8002564:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002566:	4b5f      	ldr	r3, [pc, #380]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	021b      	lsls	r3, r3, #8
 8002574:	495b      	ldr	r1, [pc, #364]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002576:	4313      	orrs	r3, r2
 8002578:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d109      	bne.n	8002594 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a1b      	ldr	r3, [r3, #32]
 8002584:	4618      	mov	r0, r3
 8002586:	f000 fd15 	bl	8002fb4 <RCC_SetFlashLatencyFromMSIRange>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e343      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002594:	f000 fc4a 	bl	8002e2c <HAL_RCC_GetSysClockFreq>
 8002598:	4602      	mov	r2, r0
 800259a:	4b52      	ldr	r3, [pc, #328]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	091b      	lsrs	r3, r3, #4
 80025a0:	f003 030f 	and.w	r3, r3, #15
 80025a4:	4950      	ldr	r1, [pc, #320]	@ (80026e8 <HAL_RCC_OscConfig+0x274>)
 80025a6:	5ccb      	ldrb	r3, [r1, r3]
 80025a8:	f003 031f 	and.w	r3, r3, #31
 80025ac:	fa22 f303 	lsr.w	r3, r2, r3
 80025b0:	4a4e      	ldr	r2, [pc, #312]	@ (80026ec <HAL_RCC_OscConfig+0x278>)
 80025b2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80025b4:	4b4e      	ldr	r3, [pc, #312]	@ (80026f0 <HAL_RCC_OscConfig+0x27c>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7fe f9d3 	bl	8000964 <HAL_InitTick>
 80025be:	4603      	mov	r3, r0
 80025c0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80025c2:	7bfb      	ldrb	r3, [r7, #15]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d052      	beq.n	800266e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80025c8:	7bfb      	ldrb	r3, [r7, #15]
 80025ca:	e327      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d032      	beq.n	800263a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80025d4:	4b43      	ldr	r3, [pc, #268]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a42      	ldr	r2, [pc, #264]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 80025da:	f043 0301 	orr.w	r3, r3, #1
 80025de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80025e0:	f7fe fa10 	bl	8000a04 <HAL_GetTick>
 80025e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80025e6:	e008      	b.n	80025fa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80025e8:	f7fe fa0c 	bl	8000a04 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e310      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80025fa:	4b3a      	ldr	r3, [pc, #232]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d0f0      	beq.n	80025e8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002606:	4b37      	ldr	r3, [pc, #220]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a36      	ldr	r2, [pc, #216]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 800260c:	f043 0308 	orr.w	r3, r3, #8
 8002610:	6013      	str	r3, [r2, #0]
 8002612:	4b34      	ldr	r3, [pc, #208]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a1b      	ldr	r3, [r3, #32]
 800261e:	4931      	ldr	r1, [pc, #196]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002620:	4313      	orrs	r3, r2
 8002622:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002624:	4b2f      	ldr	r3, [pc, #188]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	69db      	ldr	r3, [r3, #28]
 8002630:	021b      	lsls	r3, r3, #8
 8002632:	492c      	ldr	r1, [pc, #176]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002634:	4313      	orrs	r3, r2
 8002636:	604b      	str	r3, [r1, #4]
 8002638:	e01a      	b.n	8002670 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800263a:	4b2a      	ldr	r3, [pc, #168]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a29      	ldr	r2, [pc, #164]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002640:	f023 0301 	bic.w	r3, r3, #1
 8002644:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002646:	f7fe f9dd 	bl	8000a04 <HAL_GetTick>
 800264a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800264c:	e008      	b.n	8002660 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800264e:	f7fe f9d9 	bl	8000a04 <HAL_GetTick>
 8002652:	4602      	mov	r2, r0
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d901      	bls.n	8002660 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e2dd      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002660:	4b20      	ldr	r3, [pc, #128]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0302 	and.w	r3, r3, #2
 8002668:	2b00      	cmp	r3, #0
 800266a:	d1f0      	bne.n	800264e <HAL_RCC_OscConfig+0x1da>
 800266c:	e000      	b.n	8002670 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800266e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 0301 	and.w	r3, r3, #1
 8002678:	2b00      	cmp	r3, #0
 800267a:	d074      	beq.n	8002766 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	2b08      	cmp	r3, #8
 8002680:	d005      	beq.n	800268e <HAL_RCC_OscConfig+0x21a>
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	2b0c      	cmp	r3, #12
 8002686:	d10e      	bne.n	80026a6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	2b03      	cmp	r3, #3
 800268c:	d10b      	bne.n	80026a6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800268e:	4b15      	ldr	r3, [pc, #84]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d064      	beq.n	8002764 <HAL_RCC_OscConfig+0x2f0>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d160      	bne.n	8002764 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e2ba      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026ae:	d106      	bne.n	80026be <HAL_RCC_OscConfig+0x24a>
 80026b0:	4b0c      	ldr	r3, [pc, #48]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a0b      	ldr	r2, [pc, #44]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 80026b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026ba:	6013      	str	r3, [r2, #0]
 80026bc:	e026      	b.n	800270c <HAL_RCC_OscConfig+0x298>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026c6:	d115      	bne.n	80026f4 <HAL_RCC_OscConfig+0x280>
 80026c8:	4b06      	ldr	r3, [pc, #24]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a05      	ldr	r2, [pc, #20]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 80026ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026d2:	6013      	str	r3, [r2, #0]
 80026d4:	4b03      	ldr	r3, [pc, #12]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a02      	ldr	r2, [pc, #8]	@ (80026e4 <HAL_RCC_OscConfig+0x270>)
 80026da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026de:	6013      	str	r3, [r2, #0]
 80026e0:	e014      	b.n	800270c <HAL_RCC_OscConfig+0x298>
 80026e2:	bf00      	nop
 80026e4:	40021000 	.word	0x40021000
 80026e8:	08008080 	.word	0x08008080
 80026ec:	20000000 	.word	0x20000000
 80026f0:	20000004 	.word	0x20000004
 80026f4:	4ba0      	ldr	r3, [pc, #640]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a9f      	ldr	r2, [pc, #636]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 80026fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026fe:	6013      	str	r3, [r2, #0]
 8002700:	4b9d      	ldr	r3, [pc, #628]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a9c      	ldr	r2, [pc, #624]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 8002706:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800270a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d013      	beq.n	800273c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002714:	f7fe f976 	bl	8000a04 <HAL_GetTick>
 8002718:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800271a:	e008      	b.n	800272e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800271c:	f7fe f972 	bl	8000a04 <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	2b64      	cmp	r3, #100	@ 0x64
 8002728:	d901      	bls.n	800272e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e276      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800272e:	4b92      	ldr	r3, [pc, #584]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d0f0      	beq.n	800271c <HAL_RCC_OscConfig+0x2a8>
 800273a:	e014      	b.n	8002766 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800273c:	f7fe f962 	bl	8000a04 <HAL_GetTick>
 8002740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002742:	e008      	b.n	8002756 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002744:	f7fe f95e 	bl	8000a04 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	2b64      	cmp	r3, #100	@ 0x64
 8002750:	d901      	bls.n	8002756 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e262      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002756:	4b88      	ldr	r3, [pc, #544]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d1f0      	bne.n	8002744 <HAL_RCC_OscConfig+0x2d0>
 8002762:	e000      	b.n	8002766 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002764:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d060      	beq.n	8002834 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	2b04      	cmp	r3, #4
 8002776:	d005      	beq.n	8002784 <HAL_RCC_OscConfig+0x310>
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	2b0c      	cmp	r3, #12
 800277c:	d119      	bne.n	80027b2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	2b02      	cmp	r3, #2
 8002782:	d116      	bne.n	80027b2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002784:	4b7c      	ldr	r3, [pc, #496]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800278c:	2b00      	cmp	r3, #0
 800278e:	d005      	beq.n	800279c <HAL_RCC_OscConfig+0x328>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d101      	bne.n	800279c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e23f      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800279c:	4b76      	ldr	r3, [pc, #472]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	691b      	ldr	r3, [r3, #16]
 80027a8:	061b      	lsls	r3, r3, #24
 80027aa:	4973      	ldr	r1, [pc, #460]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027b0:	e040      	b.n	8002834 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d023      	beq.n	8002802 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027ba:	4b6f      	ldr	r3, [pc, #444]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a6e      	ldr	r2, [pc, #440]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 80027c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c6:	f7fe f91d 	bl	8000a04 <HAL_GetTick>
 80027ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027cc:	e008      	b.n	80027e0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027ce:	f7fe f919 	bl	8000a04 <HAL_GetTick>
 80027d2:	4602      	mov	r2, r0
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d901      	bls.n	80027e0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	e21d      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027e0:	4b65      	ldr	r3, [pc, #404]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d0f0      	beq.n	80027ce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ec:	4b62      	ldr	r3, [pc, #392]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	061b      	lsls	r3, r3, #24
 80027fa:	495f      	ldr	r1, [pc, #380]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	604b      	str	r3, [r1, #4]
 8002800:	e018      	b.n	8002834 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002802:	4b5d      	ldr	r3, [pc, #372]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a5c      	ldr	r2, [pc, #368]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 8002808:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800280c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800280e:	f7fe f8f9 	bl	8000a04 <HAL_GetTick>
 8002812:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002814:	e008      	b.n	8002828 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002816:	f7fe f8f5 	bl	8000a04 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	2b02      	cmp	r3, #2
 8002822:	d901      	bls.n	8002828 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e1f9      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002828:	4b53      	ldr	r3, [pc, #332]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1f0      	bne.n	8002816 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0308 	and.w	r3, r3, #8
 800283c:	2b00      	cmp	r3, #0
 800283e:	d03c      	beq.n	80028ba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	695b      	ldr	r3, [r3, #20]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d01c      	beq.n	8002882 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002848:	4b4b      	ldr	r3, [pc, #300]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 800284a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800284e:	4a4a      	ldr	r2, [pc, #296]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 8002850:	f043 0301 	orr.w	r3, r3, #1
 8002854:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002858:	f7fe f8d4 	bl	8000a04 <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800285e:	e008      	b.n	8002872 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002860:	f7fe f8d0 	bl	8000a04 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b02      	cmp	r3, #2
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e1d4      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002872:	4b41      	ldr	r3, [pc, #260]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 8002874:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002878:	f003 0302 	and.w	r3, r3, #2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d0ef      	beq.n	8002860 <HAL_RCC_OscConfig+0x3ec>
 8002880:	e01b      	b.n	80028ba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002882:	4b3d      	ldr	r3, [pc, #244]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 8002884:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002888:	4a3b      	ldr	r2, [pc, #236]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 800288a:	f023 0301 	bic.w	r3, r3, #1
 800288e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002892:	f7fe f8b7 	bl	8000a04 <HAL_GetTick>
 8002896:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002898:	e008      	b.n	80028ac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800289a:	f7fe f8b3 	bl	8000a04 <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d901      	bls.n	80028ac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e1b7      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028ac:	4b32      	ldr	r3, [pc, #200]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 80028ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028b2:	f003 0302 	and.w	r3, r3, #2
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1ef      	bne.n	800289a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0304 	and.w	r3, r3, #4
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	f000 80a6 	beq.w	8002a14 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028c8:	2300      	movs	r3, #0
 80028ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80028cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 80028ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d10d      	bne.n	80028f4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028d8:	4b27      	ldr	r3, [pc, #156]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 80028da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028dc:	4a26      	ldr	r2, [pc, #152]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 80028de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80028e4:	4b24      	ldr	r3, [pc, #144]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 80028e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028ec:	60bb      	str	r3, [r7, #8]
 80028ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028f0:	2301      	movs	r3, #1
 80028f2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028f4:	4b21      	ldr	r3, [pc, #132]	@ (800297c <HAL_RCC_OscConfig+0x508>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d118      	bne.n	8002932 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002900:	4b1e      	ldr	r3, [pc, #120]	@ (800297c <HAL_RCC_OscConfig+0x508>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a1d      	ldr	r2, [pc, #116]	@ (800297c <HAL_RCC_OscConfig+0x508>)
 8002906:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800290a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800290c:	f7fe f87a 	bl	8000a04 <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002914:	f7fe f876 	bl	8000a04 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b02      	cmp	r3, #2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e17a      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002926:	4b15      	ldr	r3, [pc, #84]	@ (800297c <HAL_RCC_OscConfig+0x508>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800292e:	2b00      	cmp	r3, #0
 8002930:	d0f0      	beq.n	8002914 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d108      	bne.n	800294c <HAL_RCC_OscConfig+0x4d8>
 800293a:	4b0f      	ldr	r3, [pc, #60]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 800293c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002940:	4a0d      	ldr	r2, [pc, #52]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 8002942:	f043 0301 	orr.w	r3, r3, #1
 8002946:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800294a:	e029      	b.n	80029a0 <HAL_RCC_OscConfig+0x52c>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	2b05      	cmp	r3, #5
 8002952:	d115      	bne.n	8002980 <HAL_RCC_OscConfig+0x50c>
 8002954:	4b08      	ldr	r3, [pc, #32]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 8002956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800295a:	4a07      	ldr	r2, [pc, #28]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 800295c:	f043 0304 	orr.w	r3, r3, #4
 8002960:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002964:	4b04      	ldr	r3, [pc, #16]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 8002966:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800296a:	4a03      	ldr	r2, [pc, #12]	@ (8002978 <HAL_RCC_OscConfig+0x504>)
 800296c:	f043 0301 	orr.w	r3, r3, #1
 8002970:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002974:	e014      	b.n	80029a0 <HAL_RCC_OscConfig+0x52c>
 8002976:	bf00      	nop
 8002978:	40021000 	.word	0x40021000
 800297c:	40007000 	.word	0x40007000
 8002980:	4b9c      	ldr	r3, [pc, #624]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002986:	4a9b      	ldr	r2, [pc, #620]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002988:	f023 0301 	bic.w	r3, r3, #1
 800298c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002990:	4b98      	ldr	r3, [pc, #608]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002996:	4a97      	ldr	r2, [pc, #604]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002998:	f023 0304 	bic.w	r3, r3, #4
 800299c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d016      	beq.n	80029d6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029a8:	f7fe f82c 	bl	8000a04 <HAL_GetTick>
 80029ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029ae:	e00a      	b.n	80029c6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029b0:	f7fe f828 	bl	8000a04 <HAL_GetTick>
 80029b4:	4602      	mov	r2, r0
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029be:	4293      	cmp	r3, r2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e12a      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029c6:	4b8b      	ldr	r3, [pc, #556]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 80029c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d0ed      	beq.n	80029b0 <HAL_RCC_OscConfig+0x53c>
 80029d4:	e015      	b.n	8002a02 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d6:	f7fe f815 	bl	8000a04 <HAL_GetTick>
 80029da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029dc:	e00a      	b.n	80029f4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029de:	f7fe f811 	bl	8000a04 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d901      	bls.n	80029f4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e113      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029f4:	4b7f      	ldr	r3, [pc, #508]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 80029f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d1ed      	bne.n	80029de <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a02:	7ffb      	ldrb	r3, [r7, #31]
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d105      	bne.n	8002a14 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a08:	4b7a      	ldr	r3, [pc, #488]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a0c:	4a79      	ldr	r2, [pc, #484]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002a0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a12:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	f000 80fe 	beq.w	8002c1a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	f040 80d0 	bne.w	8002bc8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002a28:	4b72      	ldr	r3, [pc, #456]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	f003 0203 	and.w	r2, r3, #3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d130      	bne.n	8002a9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a46:	3b01      	subs	r3, #1
 8002a48:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d127      	bne.n	8002a9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a58:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d11f      	bne.n	8002a9e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002a68:	2a07      	cmp	r2, #7
 8002a6a:	bf14      	ite	ne
 8002a6c:	2201      	movne	r2, #1
 8002a6e:	2200      	moveq	r2, #0
 8002a70:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d113      	bne.n	8002a9e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a80:	085b      	lsrs	r3, r3, #1
 8002a82:	3b01      	subs	r3, #1
 8002a84:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d109      	bne.n	8002a9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a94:	085b      	lsrs	r3, r3, #1
 8002a96:	3b01      	subs	r3, #1
 8002a98:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d06e      	beq.n	8002b7c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	2b0c      	cmp	r3, #12
 8002aa2:	d069      	beq.n	8002b78 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002aa4:	4b53      	ldr	r3, [pc, #332]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d105      	bne.n	8002abc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002ab0:	4b50      	ldr	r3, [pc, #320]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d001      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e0ad      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002ac0:	4b4c      	ldr	r3, [pc, #304]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a4b      	ldr	r2, [pc, #300]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002ac6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002aca:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002acc:	f7fd ff9a 	bl	8000a04 <HAL_GetTick>
 8002ad0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ad2:	e008      	b.n	8002ae6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ad4:	f7fd ff96 	bl	8000a04 <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d901      	bls.n	8002ae6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e09a      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ae6:	4b43      	ldr	r3, [pc, #268]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1f0      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002af2:	4b40      	ldr	r3, [pc, #256]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002af4:	68da      	ldr	r2, [r3, #12]
 8002af6:	4b40      	ldr	r3, [pc, #256]	@ (8002bf8 <HAL_RCC_OscConfig+0x784>)
 8002af8:	4013      	ands	r3, r2
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002b02:	3a01      	subs	r2, #1
 8002b04:	0112      	lsls	r2, r2, #4
 8002b06:	4311      	orrs	r1, r2
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002b0c:	0212      	lsls	r2, r2, #8
 8002b0e:	4311      	orrs	r1, r2
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002b14:	0852      	lsrs	r2, r2, #1
 8002b16:	3a01      	subs	r2, #1
 8002b18:	0552      	lsls	r2, r2, #21
 8002b1a:	4311      	orrs	r1, r2
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002b20:	0852      	lsrs	r2, r2, #1
 8002b22:	3a01      	subs	r2, #1
 8002b24:	0652      	lsls	r2, r2, #25
 8002b26:	4311      	orrs	r1, r2
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002b2c:	0912      	lsrs	r2, r2, #4
 8002b2e:	0452      	lsls	r2, r2, #17
 8002b30:	430a      	orrs	r2, r1
 8002b32:	4930      	ldr	r1, [pc, #192]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002b34:	4313      	orrs	r3, r2
 8002b36:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002b38:	4b2e      	ldr	r3, [pc, #184]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a2d      	ldr	r2, [pc, #180]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002b3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b42:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b44:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	4a2a      	ldr	r2, [pc, #168]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002b4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b4e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002b50:	f7fd ff58 	bl	8000a04 <HAL_GetTick>
 8002b54:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b56:	e008      	b.n	8002b6a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b58:	f7fd ff54 	bl	8000a04 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e058      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b6a:	4b22      	ldr	r3, [pc, #136]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d0f0      	beq.n	8002b58 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b76:	e050      	b.n	8002c1a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e04f      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b7c:	4b1d      	ldr	r3, [pc, #116]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d148      	bne.n	8002c1a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002b88:	4b1a      	ldr	r3, [pc, #104]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a19      	ldr	r2, [pc, #100]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002b8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b92:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b94:	4b17      	ldr	r3, [pc, #92]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	4a16      	ldr	r2, [pc, #88]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002b9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b9e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ba0:	f7fd ff30 	bl	8000a04 <HAL_GetTick>
 8002ba4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ba6:	e008      	b.n	8002bba <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ba8:	f7fd ff2c 	bl	8000a04 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e030      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bba:	4b0e      	ldr	r3, [pc, #56]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d0f0      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x734>
 8002bc6:	e028      	b.n	8002c1a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	2b0c      	cmp	r3, #12
 8002bcc:	d023      	beq.n	8002c16 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bce:	4b09      	ldr	r3, [pc, #36]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a08      	ldr	r2, [pc, #32]	@ (8002bf4 <HAL_RCC_OscConfig+0x780>)
 8002bd4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bda:	f7fd ff13 	bl	8000a04 <HAL_GetTick>
 8002bde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002be0:	e00c      	b.n	8002bfc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002be2:	f7fd ff0f 	bl	8000a04 <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d905      	bls.n	8002bfc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e013      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
 8002bf4:	40021000 	.word	0x40021000
 8002bf8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bfc:	4b09      	ldr	r3, [pc, #36]	@ (8002c24 <HAL_RCC_OscConfig+0x7b0>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d1ec      	bne.n	8002be2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002c08:	4b06      	ldr	r3, [pc, #24]	@ (8002c24 <HAL_RCC_OscConfig+0x7b0>)
 8002c0a:	68da      	ldr	r2, [r3, #12]
 8002c0c:	4905      	ldr	r1, [pc, #20]	@ (8002c24 <HAL_RCC_OscConfig+0x7b0>)
 8002c0e:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <HAL_RCC_OscConfig+0x7b4>)
 8002c10:	4013      	ands	r3, r2
 8002c12:	60cb      	str	r3, [r1, #12]
 8002c14:	e001      	b.n	8002c1a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e000      	b.n	8002c1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3720      	adds	r7, #32
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40021000 	.word	0x40021000
 8002c28:	feeefffc 	.word	0xfeeefffc

08002c2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d101      	bne.n	8002c40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e0e7      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c40:	4b75      	ldr	r3, [pc, #468]	@ (8002e18 <HAL_RCC_ClockConfig+0x1ec>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0307 	and.w	r3, r3, #7
 8002c48:	683a      	ldr	r2, [r7, #0]
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d910      	bls.n	8002c70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c4e:	4b72      	ldr	r3, [pc, #456]	@ (8002e18 <HAL_RCC_ClockConfig+0x1ec>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f023 0207 	bic.w	r2, r3, #7
 8002c56:	4970      	ldr	r1, [pc, #448]	@ (8002e18 <HAL_RCC_ClockConfig+0x1ec>)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c5e:	4b6e      	ldr	r3, [pc, #440]	@ (8002e18 <HAL_RCC_ClockConfig+0x1ec>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0307 	and.w	r3, r3, #7
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d001      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e0cf      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d010      	beq.n	8002c9e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	4b66      	ldr	r3, [pc, #408]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d908      	bls.n	8002c9e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c8c:	4b63      	ldr	r3, [pc, #396]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	4960      	ldr	r1, [pc, #384]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0301 	and.w	r3, r3, #1
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d04c      	beq.n	8002d44 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	2b03      	cmp	r3, #3
 8002cb0:	d107      	bne.n	8002cc2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cb2:	4b5a      	ldr	r3, [pc, #360]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d121      	bne.n	8002d02 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e0a6      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d107      	bne.n	8002cda <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cca:	4b54      	ldr	r3, [pc, #336]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d115      	bne.n	8002d02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e09a      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d107      	bne.n	8002cf2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ce2:	4b4e      	ldr	r3, [pc, #312]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0302 	and.w	r3, r3, #2
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d109      	bne.n	8002d02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e08e      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cf2:	4b4a      	ldr	r3, [pc, #296]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e086      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d02:	4b46      	ldr	r3, [pc, #280]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f023 0203 	bic.w	r2, r3, #3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	4943      	ldr	r1, [pc, #268]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d14:	f7fd fe76 	bl	8000a04 <HAL_GetTick>
 8002d18:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d1a:	e00a      	b.n	8002d32 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d1c:	f7fd fe72 	bl	8000a04 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e06e      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d32:	4b3a      	ldr	r3, [pc, #232]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f003 020c 	and.w	r2, r3, #12
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d1eb      	bne.n	8002d1c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d010      	beq.n	8002d72 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	4b31      	ldr	r3, [pc, #196]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d208      	bcs.n	8002d72 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d60:	4b2e      	ldr	r3, [pc, #184]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	492b      	ldr	r1, [pc, #172]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d72:	4b29      	ldr	r3, [pc, #164]	@ (8002e18 <HAL_RCC_ClockConfig+0x1ec>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0307 	and.w	r3, r3, #7
 8002d7a:	683a      	ldr	r2, [r7, #0]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d210      	bcs.n	8002da2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d80:	4b25      	ldr	r3, [pc, #148]	@ (8002e18 <HAL_RCC_ClockConfig+0x1ec>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f023 0207 	bic.w	r2, r3, #7
 8002d88:	4923      	ldr	r1, [pc, #140]	@ (8002e18 <HAL_RCC_ClockConfig+0x1ec>)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d90:	4b21      	ldr	r3, [pc, #132]	@ (8002e18 <HAL_RCC_ClockConfig+0x1ec>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0307 	and.w	r3, r3, #7
 8002d98:	683a      	ldr	r2, [r7, #0]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d001      	beq.n	8002da2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e036      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0304 	and.w	r3, r3, #4
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d008      	beq.n	8002dc0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dae:	4b1b      	ldr	r3, [pc, #108]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	4918      	ldr	r1, [pc, #96]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0308 	and.w	r3, r3, #8
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d009      	beq.n	8002de0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dcc:	4b13      	ldr	r3, [pc, #76]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	691b      	ldr	r3, [r3, #16]
 8002dd8:	00db      	lsls	r3, r3, #3
 8002dda:	4910      	ldr	r1, [pc, #64]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002de0:	f000 f824 	bl	8002e2c <HAL_RCC_GetSysClockFreq>
 8002de4:	4602      	mov	r2, r0
 8002de6:	4b0d      	ldr	r3, [pc, #52]	@ (8002e1c <HAL_RCC_ClockConfig+0x1f0>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	091b      	lsrs	r3, r3, #4
 8002dec:	f003 030f 	and.w	r3, r3, #15
 8002df0:	490b      	ldr	r1, [pc, #44]	@ (8002e20 <HAL_RCC_ClockConfig+0x1f4>)
 8002df2:	5ccb      	ldrb	r3, [r1, r3]
 8002df4:	f003 031f 	and.w	r3, r3, #31
 8002df8:	fa22 f303 	lsr.w	r3, r2, r3
 8002dfc:	4a09      	ldr	r2, [pc, #36]	@ (8002e24 <HAL_RCC_ClockConfig+0x1f8>)
 8002dfe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002e00:	4b09      	ldr	r3, [pc, #36]	@ (8002e28 <HAL_RCC_ClockConfig+0x1fc>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7fd fdad 	bl	8000964 <HAL_InitTick>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002e0e:	7afb      	ldrb	r3, [r7, #11]
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3710      	adds	r7, #16
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40022000 	.word	0x40022000
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	08008080 	.word	0x08008080
 8002e24:	20000000 	.word	0x20000000
 8002e28:	20000004 	.word	0x20000004

08002e2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b089      	sub	sp, #36	@ 0x24
 8002e30:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002e32:	2300      	movs	r3, #0
 8002e34:	61fb      	str	r3, [r7, #28]
 8002e36:	2300      	movs	r3, #0
 8002e38:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e3a:	4b3e      	ldr	r3, [pc, #248]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f003 030c 	and.w	r3, r3, #12
 8002e42:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e44:	4b3b      	ldr	r3, [pc, #236]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	f003 0303 	and.w	r3, r3, #3
 8002e4c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d005      	beq.n	8002e60 <HAL_RCC_GetSysClockFreq+0x34>
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	2b0c      	cmp	r3, #12
 8002e58:	d121      	bne.n	8002e9e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d11e      	bne.n	8002e9e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002e60:	4b34      	ldr	r3, [pc, #208]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0308 	and.w	r3, r3, #8
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d107      	bne.n	8002e7c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002e6c:	4b31      	ldr	r3, [pc, #196]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e72:	0a1b      	lsrs	r3, r3, #8
 8002e74:	f003 030f 	and.w	r3, r3, #15
 8002e78:	61fb      	str	r3, [r7, #28]
 8002e7a:	e005      	b.n	8002e88 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002e7c:	4b2d      	ldr	r3, [pc, #180]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	091b      	lsrs	r3, r3, #4
 8002e82:	f003 030f 	and.w	r3, r3, #15
 8002e86:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002e88:	4a2b      	ldr	r2, [pc, #172]	@ (8002f38 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e90:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d10d      	bne.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e9c:	e00a      	b.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	2b04      	cmp	r3, #4
 8002ea2:	d102      	bne.n	8002eaa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ea4:	4b25      	ldr	r3, [pc, #148]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x110>)
 8002ea6:	61bb      	str	r3, [r7, #24]
 8002ea8:	e004      	b.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	2b08      	cmp	r3, #8
 8002eae:	d101      	bne.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002eb0:	4b23      	ldr	r3, [pc, #140]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x114>)
 8002eb2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	2b0c      	cmp	r3, #12
 8002eb8:	d134      	bne.n	8002f24 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002eba:	4b1e      	ldr	r3, [pc, #120]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	f003 0303 	and.w	r3, r3, #3
 8002ec2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d003      	beq.n	8002ed2 <HAL_RCC_GetSysClockFreq+0xa6>
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	2b03      	cmp	r3, #3
 8002ece:	d003      	beq.n	8002ed8 <HAL_RCC_GetSysClockFreq+0xac>
 8002ed0:	e005      	b.n	8002ede <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002ed2:	4b1a      	ldr	r3, [pc, #104]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x110>)
 8002ed4:	617b      	str	r3, [r7, #20]
      break;
 8002ed6:	e005      	b.n	8002ee4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002ed8:	4b19      	ldr	r3, [pc, #100]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x114>)
 8002eda:	617b      	str	r3, [r7, #20]
      break;
 8002edc:	e002      	b.n	8002ee4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	617b      	str	r3, [r7, #20]
      break;
 8002ee2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ee4:	4b13      	ldr	r3, [pc, #76]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	091b      	lsrs	r3, r3, #4
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	3301      	adds	r3, #1
 8002ef0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002ef2:	4b10      	ldr	r3, [pc, #64]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	0a1b      	lsrs	r3, r3, #8
 8002ef8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002efc:	697a      	ldr	r2, [r7, #20]
 8002efe:	fb03 f202 	mul.w	r2, r3, r2
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f08:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	0e5b      	lsrs	r3, r3, #25
 8002f10:	f003 0303 	and.w	r3, r3, #3
 8002f14:	3301      	adds	r3, #1
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002f1a:	697a      	ldr	r2, [r7, #20]
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f22:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002f24:	69bb      	ldr	r3, [r7, #24]
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3724      	adds	r7, #36	@ 0x24
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	40021000 	.word	0x40021000
 8002f38:	08008098 	.word	0x08008098
 8002f3c:	00f42400 	.word	0x00f42400
 8002f40:	007a1200 	.word	0x007a1200

08002f44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f48:	4b03      	ldr	r3, [pc, #12]	@ (8002f58 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	20000000 	.word	0x20000000

08002f5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002f60:	f7ff fff0 	bl	8002f44 <HAL_RCC_GetHCLKFreq>
 8002f64:	4602      	mov	r2, r0
 8002f66:	4b06      	ldr	r3, [pc, #24]	@ (8002f80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	0a1b      	lsrs	r3, r3, #8
 8002f6c:	f003 0307 	and.w	r3, r3, #7
 8002f70:	4904      	ldr	r1, [pc, #16]	@ (8002f84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f72:	5ccb      	ldrb	r3, [r1, r3]
 8002f74:	f003 031f 	and.w	r3, r3, #31
 8002f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	40021000 	.word	0x40021000
 8002f84:	08008090 	.word	0x08008090

08002f88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002f8c:	f7ff ffda 	bl	8002f44 <HAL_RCC_GetHCLKFreq>
 8002f90:	4602      	mov	r2, r0
 8002f92:	4b06      	ldr	r3, [pc, #24]	@ (8002fac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	0adb      	lsrs	r3, r3, #11
 8002f98:	f003 0307 	and.w	r3, r3, #7
 8002f9c:	4904      	ldr	r1, [pc, #16]	@ (8002fb0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f9e:	5ccb      	ldrb	r3, [r1, r3]
 8002fa0:	f003 031f 	and.w	r3, r3, #31
 8002fa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	08008090 	.word	0x08008090

08002fb4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002fc0:	4b2a      	ldr	r3, [pc, #168]	@ (800306c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d003      	beq.n	8002fd4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002fcc:	f7ff f9de 	bl	800238c <HAL_PWREx_GetVoltageRange>
 8002fd0:	6178      	str	r0, [r7, #20]
 8002fd2:	e014      	b.n	8002ffe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002fd4:	4b25      	ldr	r3, [pc, #148]	@ (800306c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd8:	4a24      	ldr	r2, [pc, #144]	@ (800306c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002fda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fde:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fe0:	4b22      	ldr	r3, [pc, #136]	@ (800306c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fe4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fe8:	60fb      	str	r3, [r7, #12]
 8002fea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002fec:	f7ff f9ce 	bl	800238c <HAL_PWREx_GetVoltageRange>
 8002ff0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002ff2:	4b1e      	ldr	r3, [pc, #120]	@ (800306c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ff6:	4a1d      	ldr	r2, [pc, #116]	@ (800306c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ff8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ffc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003004:	d10b      	bne.n	800301e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2b80      	cmp	r3, #128	@ 0x80
 800300a:	d919      	bls.n	8003040 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003010:	d902      	bls.n	8003018 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003012:	2302      	movs	r3, #2
 8003014:	613b      	str	r3, [r7, #16]
 8003016:	e013      	b.n	8003040 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003018:	2301      	movs	r3, #1
 800301a:	613b      	str	r3, [r7, #16]
 800301c:	e010      	b.n	8003040 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2b80      	cmp	r3, #128	@ 0x80
 8003022:	d902      	bls.n	800302a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003024:	2303      	movs	r3, #3
 8003026:	613b      	str	r3, [r7, #16]
 8003028:	e00a      	b.n	8003040 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2b80      	cmp	r3, #128	@ 0x80
 800302e:	d102      	bne.n	8003036 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003030:	2302      	movs	r3, #2
 8003032:	613b      	str	r3, [r7, #16]
 8003034:	e004      	b.n	8003040 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2b70      	cmp	r3, #112	@ 0x70
 800303a:	d101      	bne.n	8003040 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800303c:	2301      	movs	r3, #1
 800303e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003040:	4b0b      	ldr	r3, [pc, #44]	@ (8003070 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f023 0207 	bic.w	r2, r3, #7
 8003048:	4909      	ldr	r1, [pc, #36]	@ (8003070 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	4313      	orrs	r3, r2
 800304e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003050:	4b07      	ldr	r3, [pc, #28]	@ (8003070 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0307 	and.w	r3, r3, #7
 8003058:	693a      	ldr	r2, [r7, #16]
 800305a:	429a      	cmp	r2, r3
 800305c:	d001      	beq.n	8003062 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e000      	b.n	8003064 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003062:	2300      	movs	r3, #0
}
 8003064:	4618      	mov	r0, r3
 8003066:	3718      	adds	r7, #24
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	40021000 	.word	0x40021000
 8003070:	40022000 	.word	0x40022000

08003074 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800307c:	2300      	movs	r3, #0
 800307e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003080:	2300      	movs	r3, #0
 8003082:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800308c:	2b00      	cmp	r3, #0
 800308e:	d041      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003094:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003098:	d02a      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800309a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800309e:	d824      	bhi.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x76>
 80030a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80030a4:	d008      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80030a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80030aa:	d81e      	bhi.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x76>
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d00a      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80030b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030b4:	d010      	beq.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80030b6:	e018      	b.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80030b8:	4b86      	ldr	r3, [pc, #536]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	4a85      	ldr	r2, [pc, #532]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030c2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80030c4:	e015      	b.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	3304      	adds	r3, #4
 80030ca:	2100      	movs	r1, #0
 80030cc:	4618      	mov	r0, r3
 80030ce:	f000 facb 	bl	8003668 <RCCEx_PLLSAI1_Config>
 80030d2:	4603      	mov	r3, r0
 80030d4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80030d6:	e00c      	b.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	3320      	adds	r3, #32
 80030dc:	2100      	movs	r1, #0
 80030de:	4618      	mov	r0, r3
 80030e0:	f000 fbb6 	bl	8003850 <RCCEx_PLLSAI2_Config>
 80030e4:	4603      	mov	r3, r0
 80030e6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80030e8:	e003      	b.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	74fb      	strb	r3, [r7, #19]
      break;
 80030ee:	e000      	b.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80030f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030f2:	7cfb      	ldrb	r3, [r7, #19]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d10b      	bne.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80030f8:	4b76      	ldr	r3, [pc, #472]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030fe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003106:	4973      	ldr	r1, [pc, #460]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003108:	4313      	orrs	r3, r2
 800310a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800310e:	e001      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003110:	7cfb      	ldrb	r3, [r7, #19]
 8003112:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d041      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003124:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003128:	d02a      	beq.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800312a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800312e:	d824      	bhi.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003130:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003134:	d008      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003136:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800313a:	d81e      	bhi.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800313c:	2b00      	cmp	r3, #0
 800313e:	d00a      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003140:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003144:	d010      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003146:	e018      	b.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003148:	4b62      	ldr	r3, [pc, #392]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	4a61      	ldr	r2, [pc, #388]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800314e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003152:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003154:	e015      	b.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	3304      	adds	r3, #4
 800315a:	2100      	movs	r1, #0
 800315c:	4618      	mov	r0, r3
 800315e:	f000 fa83 	bl	8003668 <RCCEx_PLLSAI1_Config>
 8003162:	4603      	mov	r3, r0
 8003164:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003166:	e00c      	b.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	3320      	adds	r3, #32
 800316c:	2100      	movs	r1, #0
 800316e:	4618      	mov	r0, r3
 8003170:	f000 fb6e 	bl	8003850 <RCCEx_PLLSAI2_Config>
 8003174:	4603      	mov	r3, r0
 8003176:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003178:	e003      	b.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	74fb      	strb	r3, [r7, #19]
      break;
 800317e:	e000      	b.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003180:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003182:	7cfb      	ldrb	r3, [r7, #19]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d10b      	bne.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003188:	4b52      	ldr	r3, [pc, #328]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800318a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800318e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003196:	494f      	ldr	r1, [pc, #316]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003198:	4313      	orrs	r3, r2
 800319a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800319e:	e001      	b.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031a0:	7cfb      	ldrb	r3, [r7, #19]
 80031a2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	f000 80a0 	beq.w	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031b2:	2300      	movs	r3, #0
 80031b4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80031b6:	4b47      	ldr	r3, [pc, #284]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80031c2:	2301      	movs	r3, #1
 80031c4:	e000      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80031c6:	2300      	movs	r3, #0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00d      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031cc:	4b41      	ldr	r3, [pc, #260]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d0:	4a40      	ldr	r2, [pc, #256]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80031d8:	4b3e      	ldr	r3, [pc, #248]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031e0:	60bb      	str	r3, [r7, #8]
 80031e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031e4:	2301      	movs	r3, #1
 80031e6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031e8:	4b3b      	ldr	r3, [pc, #236]	@ (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a3a      	ldr	r2, [pc, #232]	@ (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80031ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80031f4:	f7fd fc06 	bl	8000a04 <HAL_GetTick>
 80031f8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80031fa:	e009      	b.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031fc:	f7fd fc02 	bl	8000a04 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b02      	cmp	r3, #2
 8003208:	d902      	bls.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	74fb      	strb	r3, [r7, #19]
        break;
 800320e:	e005      	b.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003210:	4b31      	ldr	r3, [pc, #196]	@ (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003218:	2b00      	cmp	r3, #0
 800321a:	d0ef      	beq.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800321c:	7cfb      	ldrb	r3, [r7, #19]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d15c      	bne.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003222:	4b2c      	ldr	r3, [pc, #176]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003228:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800322c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d01f      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800323a:	697a      	ldr	r2, [r7, #20]
 800323c:	429a      	cmp	r2, r3
 800323e:	d019      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003240:	4b24      	ldr	r3, [pc, #144]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003242:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003246:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800324a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800324c:	4b21      	ldr	r3, [pc, #132]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800324e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003252:	4a20      	ldr	r2, [pc, #128]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003254:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003258:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800325c:	4b1d      	ldr	r3, [pc, #116]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800325e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003262:	4a1c      	ldr	r2, [pc, #112]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003264:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003268:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800326c:	4a19      	ldr	r2, [pc, #100]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b00      	cmp	r3, #0
 800327c:	d016      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800327e:	f7fd fbc1 	bl	8000a04 <HAL_GetTick>
 8003282:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003284:	e00b      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003286:	f7fd fbbd 	bl	8000a04 <HAL_GetTick>
 800328a:	4602      	mov	r2, r0
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003294:	4293      	cmp	r3, r2
 8003296:	d902      	bls.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	74fb      	strb	r3, [r7, #19]
            break;
 800329c:	e006      	b.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800329e:	4b0d      	ldr	r3, [pc, #52]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032a4:	f003 0302 	and.w	r3, r3, #2
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d0ec      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80032ac:	7cfb      	ldrb	r3, [r7, #19]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d10c      	bne.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032b2:	4b08      	ldr	r3, [pc, #32]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80032c2:	4904      	ldr	r1, [pc, #16]	@ (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032c4:	4313      	orrs	r3, r2
 80032c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80032ca:	e009      	b.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80032cc:	7cfb      	ldrb	r3, [r7, #19]
 80032ce:	74bb      	strb	r3, [r7, #18]
 80032d0:	e006      	b.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80032d2:	bf00      	nop
 80032d4:	40021000 	.word	0x40021000
 80032d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032dc:	7cfb      	ldrb	r3, [r7, #19]
 80032de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80032e0:	7c7b      	ldrb	r3, [r7, #17]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d105      	bne.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032e6:	4b9e      	ldr	r3, [pc, #632]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ea:	4a9d      	ldr	r2, [pc, #628]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032f0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00a      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80032fe:	4b98      	ldr	r3, [pc, #608]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003304:	f023 0203 	bic.w	r2, r3, #3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800330c:	4994      	ldr	r1, [pc, #592]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800330e:	4313      	orrs	r3, r2
 8003310:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0302 	and.w	r3, r3, #2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d00a      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003320:	4b8f      	ldr	r3, [pc, #572]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003326:	f023 020c 	bic.w	r2, r3, #12
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800332e:	498c      	ldr	r1, [pc, #560]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003330:	4313      	orrs	r3, r2
 8003332:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0304 	and.w	r3, r3, #4
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00a      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003342:	4b87      	ldr	r3, [pc, #540]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003348:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003350:	4983      	ldr	r1, [pc, #524]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003352:	4313      	orrs	r3, r2
 8003354:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0308 	and.w	r3, r3, #8
 8003360:	2b00      	cmp	r3, #0
 8003362:	d00a      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003364:	4b7e      	ldr	r3, [pc, #504]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800336a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003372:	497b      	ldr	r1, [pc, #492]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003374:	4313      	orrs	r3, r2
 8003376:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0310 	and.w	r3, r3, #16
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00a      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003386:	4b76      	ldr	r3, [pc, #472]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800338c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003394:	4972      	ldr	r1, [pc, #456]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003396:	4313      	orrs	r3, r2
 8003398:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0320 	and.w	r3, r3, #32
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d00a      	beq.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033a8:	4b6d      	ldr	r3, [pc, #436]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033b6:	496a      	ldr	r1, [pc, #424]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033b8:	4313      	orrs	r3, r2
 80033ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00a      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033ca:	4b65      	ldr	r3, [pc, #404]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033d8:	4961      	ldr	r1, [pc, #388]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00a      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80033ec:	4b5c      	ldr	r3, [pc, #368]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033fa:	4959      	ldr	r1, [pc, #356]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00a      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800340e:	4b54      	ldr	r3, [pc, #336]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003414:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800341c:	4950      	ldr	r1, [pc, #320]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800341e:	4313      	orrs	r3, r2
 8003420:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800342c:	2b00      	cmp	r3, #0
 800342e:	d00a      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003430:	4b4b      	ldr	r3, [pc, #300]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003436:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800343e:	4948      	ldr	r1, [pc, #288]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003440:	4313      	orrs	r3, r2
 8003442:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00a      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003452:	4b43      	ldr	r3, [pc, #268]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003458:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003460:	493f      	ldr	r1, [pc, #252]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003462:	4313      	orrs	r3, r2
 8003464:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d028      	beq.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003474:	4b3a      	ldr	r3, [pc, #232]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800347a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003482:	4937      	ldr	r1, [pc, #220]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003484:	4313      	orrs	r3, r2
 8003486:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800348e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003492:	d106      	bne.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003494:	4b32      	ldr	r3, [pc, #200]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	4a31      	ldr	r2, [pc, #196]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800349a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800349e:	60d3      	str	r3, [r2, #12]
 80034a0:	e011      	b.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034aa:	d10c      	bne.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	3304      	adds	r3, #4
 80034b0:	2101      	movs	r1, #1
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 f8d8 	bl	8003668 <RCCEx_PLLSAI1_Config>
 80034b8:	4603      	mov	r3, r0
 80034ba:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80034bc:	7cfb      	ldrb	r3, [r7, #19]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80034c2:	7cfb      	ldrb	r3, [r7, #19]
 80034c4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d028      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80034d2:	4b23      	ldr	r3, [pc, #140]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034d8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e0:	491f      	ldr	r1, [pc, #124]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034e2:	4313      	orrs	r3, r2
 80034e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034f0:	d106      	bne.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	4a1a      	ldr	r2, [pc, #104]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034fc:	60d3      	str	r3, [r2, #12]
 80034fe:	e011      	b.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003504:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003508:	d10c      	bne.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	3304      	adds	r3, #4
 800350e:	2101      	movs	r1, #1
 8003510:	4618      	mov	r0, r3
 8003512:	f000 f8a9 	bl	8003668 <RCCEx_PLLSAI1_Config>
 8003516:	4603      	mov	r3, r0
 8003518:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800351a:	7cfb      	ldrb	r3, [r7, #19]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003520:	7cfb      	ldrb	r3, [r7, #19]
 8003522:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d02b      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003530:	4b0b      	ldr	r3, [pc, #44]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003536:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800353e:	4908      	ldr	r1, [pc, #32]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003540:	4313      	orrs	r3, r2
 8003542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800354a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800354e:	d109      	bne.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003550:	4b03      	ldr	r3, [pc, #12]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	4a02      	ldr	r2, [pc, #8]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003556:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800355a:	60d3      	str	r3, [r2, #12]
 800355c:	e014      	b.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800355e:	bf00      	nop
 8003560:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003568:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800356c:	d10c      	bne.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	3304      	adds	r3, #4
 8003572:	2101      	movs	r1, #1
 8003574:	4618      	mov	r0, r3
 8003576:	f000 f877 	bl	8003668 <RCCEx_PLLSAI1_Config>
 800357a:	4603      	mov	r3, r0
 800357c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800357e:	7cfb      	ldrb	r3, [r7, #19]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d001      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003584:	7cfb      	ldrb	r3, [r7, #19]
 8003586:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d02f      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003594:	4b2b      	ldr	r3, [pc, #172]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800359a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035a2:	4928      	ldr	r1, [pc, #160]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80035b2:	d10d      	bne.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	3304      	adds	r3, #4
 80035b8:	2102      	movs	r1, #2
 80035ba:	4618      	mov	r0, r3
 80035bc:	f000 f854 	bl	8003668 <RCCEx_PLLSAI1_Config>
 80035c0:	4603      	mov	r3, r0
 80035c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80035c4:	7cfb      	ldrb	r3, [r7, #19]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d014      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80035ca:	7cfb      	ldrb	r3, [r7, #19]
 80035cc:	74bb      	strb	r3, [r7, #18]
 80035ce:	e011      	b.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80035d8:	d10c      	bne.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	3320      	adds	r3, #32
 80035de:	2102      	movs	r1, #2
 80035e0:	4618      	mov	r0, r3
 80035e2:	f000 f935 	bl	8003850 <RCCEx_PLLSAI2_Config>
 80035e6:	4603      	mov	r3, r0
 80035e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80035ea:	7cfb      	ldrb	r3, [r7, #19]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80035f0:	7cfb      	ldrb	r3, [r7, #19]
 80035f2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d00a      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003600:	4b10      	ldr	r3, [pc, #64]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003606:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800360e:	490d      	ldr	r1, [pc, #52]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003610:	4313      	orrs	r3, r2
 8003612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00b      	beq.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003622:	4b08      	ldr	r3, [pc, #32]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003624:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003628:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003632:	4904      	ldr	r1, [pc, #16]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003634:	4313      	orrs	r3, r2
 8003636:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800363a:	7cbb      	ldrb	r3, [r7, #18]
}
 800363c:	4618      	mov	r0, r3
 800363e:	3718      	adds	r7, #24
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	40021000 	.word	0x40021000

08003648 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003648:	b480      	push	{r7}
 800364a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800364c:	4b05      	ldr	r3, [pc, #20]	@ (8003664 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a04      	ldr	r2, [pc, #16]	@ (8003664 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003652:	f043 0304 	orr.w	r3, r3, #4
 8003656:	6013      	str	r3, [r2, #0]
}
 8003658:	bf00      	nop
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	40021000 	.word	0x40021000

08003668 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
 8003670:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003672:	2300      	movs	r3, #0
 8003674:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003676:	4b75      	ldr	r3, [pc, #468]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	f003 0303 	and.w	r3, r3, #3
 800367e:	2b00      	cmp	r3, #0
 8003680:	d018      	beq.n	80036b4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003682:	4b72      	ldr	r3, [pc, #456]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	f003 0203 	and.w	r2, r3, #3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	429a      	cmp	r2, r3
 8003690:	d10d      	bne.n	80036ae <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
       ||
 8003696:	2b00      	cmp	r3, #0
 8003698:	d009      	beq.n	80036ae <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800369a:	4b6c      	ldr	r3, [pc, #432]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	091b      	lsrs	r3, r3, #4
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	1c5a      	adds	r2, r3, #1
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
       ||
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d047      	beq.n	800373e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	73fb      	strb	r3, [r7, #15]
 80036b2:	e044      	b.n	800373e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b03      	cmp	r3, #3
 80036ba:	d018      	beq.n	80036ee <RCCEx_PLLSAI1_Config+0x86>
 80036bc:	2b03      	cmp	r3, #3
 80036be:	d825      	bhi.n	800370c <RCCEx_PLLSAI1_Config+0xa4>
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d002      	beq.n	80036ca <RCCEx_PLLSAI1_Config+0x62>
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	d009      	beq.n	80036dc <RCCEx_PLLSAI1_Config+0x74>
 80036c8:	e020      	b.n	800370c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80036ca:	4b60      	ldr	r3, [pc, #384]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d11d      	bne.n	8003712 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036da:	e01a      	b.n	8003712 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80036dc:	4b5b      	ldr	r3, [pc, #364]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d116      	bne.n	8003716 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036ec:	e013      	b.n	8003716 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80036ee:	4b57      	ldr	r3, [pc, #348]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d10f      	bne.n	800371a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80036fa:	4b54      	ldr	r3, [pc, #336]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d109      	bne.n	800371a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800370a:	e006      	b.n	800371a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	73fb      	strb	r3, [r7, #15]
      break;
 8003710:	e004      	b.n	800371c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003712:	bf00      	nop
 8003714:	e002      	b.n	800371c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003716:	bf00      	nop
 8003718:	e000      	b.n	800371c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800371a:	bf00      	nop
    }

    if(status == HAL_OK)
 800371c:	7bfb      	ldrb	r3, [r7, #15]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10d      	bne.n	800373e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003722:	4b4a      	ldr	r3, [pc, #296]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6819      	ldr	r1, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	3b01      	subs	r3, #1
 8003734:	011b      	lsls	r3, r3, #4
 8003736:	430b      	orrs	r3, r1
 8003738:	4944      	ldr	r1, [pc, #272]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 800373a:	4313      	orrs	r3, r2
 800373c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800373e:	7bfb      	ldrb	r3, [r7, #15]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d17d      	bne.n	8003840 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003744:	4b41      	ldr	r3, [pc, #260]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a40      	ldr	r2, [pc, #256]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 800374a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800374e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003750:	f7fd f958 	bl	8000a04 <HAL_GetTick>
 8003754:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003756:	e009      	b.n	800376c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003758:	f7fd f954 	bl	8000a04 <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	2b02      	cmp	r3, #2
 8003764:	d902      	bls.n	800376c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003766:	2303      	movs	r3, #3
 8003768:	73fb      	strb	r3, [r7, #15]
        break;
 800376a:	e005      	b.n	8003778 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800376c:	4b37      	ldr	r3, [pc, #220]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1ef      	bne.n	8003758 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003778:	7bfb      	ldrb	r3, [r7, #15]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d160      	bne.n	8003840 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d111      	bne.n	80037a8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003784:	4b31      	ldr	r3, [pc, #196]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003786:	691b      	ldr	r3, [r3, #16]
 8003788:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800378c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	6892      	ldr	r2, [r2, #8]
 8003794:	0211      	lsls	r1, r2, #8
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	68d2      	ldr	r2, [r2, #12]
 800379a:	0912      	lsrs	r2, r2, #4
 800379c:	0452      	lsls	r2, r2, #17
 800379e:	430a      	orrs	r2, r1
 80037a0:	492a      	ldr	r1, [pc, #168]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	610b      	str	r3, [r1, #16]
 80037a6:	e027      	b.n	80037f8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d112      	bne.n	80037d4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037ae:	4b27      	ldr	r3, [pc, #156]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80037b6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	6892      	ldr	r2, [r2, #8]
 80037be:	0211      	lsls	r1, r2, #8
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	6912      	ldr	r2, [r2, #16]
 80037c4:	0852      	lsrs	r2, r2, #1
 80037c6:	3a01      	subs	r2, #1
 80037c8:	0552      	lsls	r2, r2, #21
 80037ca:	430a      	orrs	r2, r1
 80037cc:	491f      	ldr	r1, [pc, #124]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	610b      	str	r3, [r1, #16]
 80037d2:	e011      	b.n	80037f8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037d4:	4b1d      	ldr	r3, [pc, #116]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 80037d6:	691b      	ldr	r3, [r3, #16]
 80037d8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80037dc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	6892      	ldr	r2, [r2, #8]
 80037e4:	0211      	lsls	r1, r2, #8
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	6952      	ldr	r2, [r2, #20]
 80037ea:	0852      	lsrs	r2, r2, #1
 80037ec:	3a01      	subs	r2, #1
 80037ee:	0652      	lsls	r2, r2, #25
 80037f0:	430a      	orrs	r2, r1
 80037f2:	4916      	ldr	r1, [pc, #88]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80037f8:	4b14      	ldr	r3, [pc, #80]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a13      	ldr	r2, [pc, #76]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 80037fe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003802:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003804:	f7fd f8fe 	bl	8000a04 <HAL_GetTick>
 8003808:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800380a:	e009      	b.n	8003820 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800380c:	f7fd f8fa 	bl	8000a04 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d902      	bls.n	8003820 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	73fb      	strb	r3, [r7, #15]
          break;
 800381e:	e005      	b.n	800382c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003820:	4b0a      	ldr	r3, [pc, #40]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d0ef      	beq.n	800380c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800382c:	7bfb      	ldrb	r3, [r7, #15]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d106      	bne.n	8003840 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003832:	4b06      	ldr	r3, [pc, #24]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003834:	691a      	ldr	r2, [r3, #16]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	4904      	ldr	r1, [pc, #16]	@ (800384c <RCCEx_PLLSAI1_Config+0x1e4>)
 800383c:	4313      	orrs	r3, r2
 800383e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003840:	7bfb      	ldrb	r3, [r7, #15]
}
 8003842:	4618      	mov	r0, r3
 8003844:	3710      	adds	r7, #16
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	40021000 	.word	0x40021000

08003850 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800385a:	2300      	movs	r3, #0
 800385c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800385e:	4b6a      	ldr	r3, [pc, #424]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	f003 0303 	and.w	r3, r3, #3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d018      	beq.n	800389c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800386a:	4b67      	ldr	r3, [pc, #412]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	f003 0203 	and.w	r2, r3, #3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	429a      	cmp	r2, r3
 8003878:	d10d      	bne.n	8003896 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
       ||
 800387e:	2b00      	cmp	r3, #0
 8003880:	d009      	beq.n	8003896 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003882:	4b61      	ldr	r3, [pc, #388]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	091b      	lsrs	r3, r3, #4
 8003888:	f003 0307 	and.w	r3, r3, #7
 800388c:	1c5a      	adds	r2, r3, #1
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
       ||
 8003892:	429a      	cmp	r2, r3
 8003894:	d047      	beq.n	8003926 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	73fb      	strb	r3, [r7, #15]
 800389a:	e044      	b.n	8003926 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2b03      	cmp	r3, #3
 80038a2:	d018      	beq.n	80038d6 <RCCEx_PLLSAI2_Config+0x86>
 80038a4:	2b03      	cmp	r3, #3
 80038a6:	d825      	bhi.n	80038f4 <RCCEx_PLLSAI2_Config+0xa4>
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d002      	beq.n	80038b2 <RCCEx_PLLSAI2_Config+0x62>
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d009      	beq.n	80038c4 <RCCEx_PLLSAI2_Config+0x74>
 80038b0:	e020      	b.n	80038f4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038b2:	4b55      	ldr	r3, [pc, #340]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d11d      	bne.n	80038fa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038c2:	e01a      	b.n	80038fa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80038c4:	4b50      	ldr	r3, [pc, #320]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d116      	bne.n	80038fe <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038d4:	e013      	b.n	80038fe <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80038d6:	4b4c      	ldr	r3, [pc, #304]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d10f      	bne.n	8003902 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80038e2:	4b49      	ldr	r3, [pc, #292]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d109      	bne.n	8003902 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80038f2:	e006      	b.n	8003902 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	73fb      	strb	r3, [r7, #15]
      break;
 80038f8:	e004      	b.n	8003904 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80038fa:	bf00      	nop
 80038fc:	e002      	b.n	8003904 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80038fe:	bf00      	nop
 8003900:	e000      	b.n	8003904 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003902:	bf00      	nop
    }

    if(status == HAL_OK)
 8003904:	7bfb      	ldrb	r3, [r7, #15]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d10d      	bne.n	8003926 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800390a:	4b3f      	ldr	r3, [pc, #252]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6819      	ldr	r1, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	3b01      	subs	r3, #1
 800391c:	011b      	lsls	r3, r3, #4
 800391e:	430b      	orrs	r3, r1
 8003920:	4939      	ldr	r1, [pc, #228]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003922:	4313      	orrs	r3, r2
 8003924:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003926:	7bfb      	ldrb	r3, [r7, #15]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d167      	bne.n	80039fc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800392c:	4b36      	ldr	r3, [pc, #216]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a35      	ldr	r2, [pc, #212]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003932:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003936:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003938:	f7fd f864 	bl	8000a04 <HAL_GetTick>
 800393c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800393e:	e009      	b.n	8003954 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003940:	f7fd f860 	bl	8000a04 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b02      	cmp	r3, #2
 800394c:	d902      	bls.n	8003954 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	73fb      	strb	r3, [r7, #15]
        break;
 8003952:	e005      	b.n	8003960 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003954:	4b2c      	ldr	r3, [pc, #176]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d1ef      	bne.n	8003940 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003960:	7bfb      	ldrb	r3, [r7, #15]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d14a      	bne.n	80039fc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d111      	bne.n	8003990 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800396c:	4b26      	ldr	r3, [pc, #152]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 800396e:	695b      	ldr	r3, [r3, #20]
 8003970:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003974:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	6892      	ldr	r2, [r2, #8]
 800397c:	0211      	lsls	r1, r2, #8
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	68d2      	ldr	r2, [r2, #12]
 8003982:	0912      	lsrs	r2, r2, #4
 8003984:	0452      	lsls	r2, r2, #17
 8003986:	430a      	orrs	r2, r1
 8003988:	491f      	ldr	r1, [pc, #124]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 800398a:	4313      	orrs	r3, r2
 800398c:	614b      	str	r3, [r1, #20]
 800398e:	e011      	b.n	80039b4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003990:	4b1d      	ldr	r3, [pc, #116]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003992:	695b      	ldr	r3, [r3, #20]
 8003994:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003998:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	6892      	ldr	r2, [r2, #8]
 80039a0:	0211      	lsls	r1, r2, #8
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	6912      	ldr	r2, [r2, #16]
 80039a6:	0852      	lsrs	r2, r2, #1
 80039a8:	3a01      	subs	r2, #1
 80039aa:	0652      	lsls	r2, r2, #25
 80039ac:	430a      	orrs	r2, r1
 80039ae:	4916      	ldr	r1, [pc, #88]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80039b4:	4b14      	ldr	r3, [pc, #80]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a13      	ldr	r2, [pc, #76]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039be:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c0:	f7fd f820 	bl	8000a04 <HAL_GetTick>
 80039c4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80039c6:	e009      	b.n	80039dc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80039c8:	f7fd f81c 	bl	8000a04 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d902      	bls.n	80039dc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	73fb      	strb	r3, [r7, #15]
          break;
 80039da:	e005      	b.n	80039e8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80039dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d0ef      	beq.n	80039c8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80039e8:	7bfb      	ldrb	r3, [r7, #15]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d106      	bne.n	80039fc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80039ee:	4b06      	ldr	r3, [pc, #24]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039f0:	695a      	ldr	r2, [r3, #20]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	4904      	ldr	r1, [pc, #16]	@ (8003a08 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039f8:	4313      	orrs	r3, r2
 80039fa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80039fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3710      	adds	r7, #16
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	40021000 	.word	0x40021000

08003a0c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d101      	bne.n	8003a1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e040      	b.n	8003aa0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d106      	bne.n	8003a34 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f7fc feae 	bl	8000790 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2224      	movs	r2, #36	@ 0x24
 8003a38:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f022 0201 	bic.w	r2, r2, #1
 8003a48:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d002      	beq.n	8003a58 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 fae0 	bl	8004018 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 f825 	bl	8003aa8 <UART_SetConfig>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d101      	bne.n	8003a68 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e01b      	b.n	8003aa0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	685a      	ldr	r2, [r3, #4]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a76:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689a      	ldr	r2, [r3, #8]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a86:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f042 0201 	orr.w	r2, r2, #1
 8003a96:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f000 fb5f 	bl	800415c <UART_CheckIdleState>
 8003a9e:	4603      	mov	r3, r0
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3708      	adds	r7, #8
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003aa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003aac:	b08a      	sub	sp, #40	@ 0x28
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	689a      	ldr	r2, [r3, #8]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	691b      	ldr	r3, [r3, #16]
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	431a      	orrs	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	69db      	ldr	r3, [r3, #28]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	4ba4      	ldr	r3, [pc, #656]	@ (8003d68 <UART_SetConfig+0x2c0>)
 8003ad8:	4013      	ands	r3, r2
 8003ada:	68fa      	ldr	r2, [r7, #12]
 8003adc:	6812      	ldr	r2, [r2, #0]
 8003ade:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ae0:	430b      	orrs	r3, r1
 8003ae2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	68da      	ldr	r2, [r3, #12]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	699b      	ldr	r3, [r3, #24]
 8003afe:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a99      	ldr	r2, [pc, #612]	@ (8003d6c <UART_SetConfig+0x2c4>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d004      	beq.n	8003b14 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6a1b      	ldr	r3, [r3, #32]
 8003b0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b10:	4313      	orrs	r3, r2
 8003b12:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b24:	430a      	orrs	r2, r1
 8003b26:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a90      	ldr	r2, [pc, #576]	@ (8003d70 <UART_SetConfig+0x2c8>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d126      	bne.n	8003b80 <UART_SetConfig+0xd8>
 8003b32:	4b90      	ldr	r3, [pc, #576]	@ (8003d74 <UART_SetConfig+0x2cc>)
 8003b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b38:	f003 0303 	and.w	r3, r3, #3
 8003b3c:	2b03      	cmp	r3, #3
 8003b3e:	d81b      	bhi.n	8003b78 <UART_SetConfig+0xd0>
 8003b40:	a201      	add	r2, pc, #4	@ (adr r2, 8003b48 <UART_SetConfig+0xa0>)
 8003b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b46:	bf00      	nop
 8003b48:	08003b59 	.word	0x08003b59
 8003b4c:	08003b69 	.word	0x08003b69
 8003b50:	08003b61 	.word	0x08003b61
 8003b54:	08003b71 	.word	0x08003b71
 8003b58:	2301      	movs	r3, #1
 8003b5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b5e:	e116      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003b60:	2302      	movs	r3, #2
 8003b62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b66:	e112      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003b68:	2304      	movs	r3, #4
 8003b6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b6e:	e10e      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003b70:	2308      	movs	r3, #8
 8003b72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b76:	e10a      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003b78:	2310      	movs	r3, #16
 8003b7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b7e:	e106      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a7c      	ldr	r2, [pc, #496]	@ (8003d78 <UART_SetConfig+0x2d0>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d138      	bne.n	8003bfc <UART_SetConfig+0x154>
 8003b8a:	4b7a      	ldr	r3, [pc, #488]	@ (8003d74 <UART_SetConfig+0x2cc>)
 8003b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b90:	f003 030c 	and.w	r3, r3, #12
 8003b94:	2b0c      	cmp	r3, #12
 8003b96:	d82d      	bhi.n	8003bf4 <UART_SetConfig+0x14c>
 8003b98:	a201      	add	r2, pc, #4	@ (adr r2, 8003ba0 <UART_SetConfig+0xf8>)
 8003b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b9e:	bf00      	nop
 8003ba0:	08003bd5 	.word	0x08003bd5
 8003ba4:	08003bf5 	.word	0x08003bf5
 8003ba8:	08003bf5 	.word	0x08003bf5
 8003bac:	08003bf5 	.word	0x08003bf5
 8003bb0:	08003be5 	.word	0x08003be5
 8003bb4:	08003bf5 	.word	0x08003bf5
 8003bb8:	08003bf5 	.word	0x08003bf5
 8003bbc:	08003bf5 	.word	0x08003bf5
 8003bc0:	08003bdd 	.word	0x08003bdd
 8003bc4:	08003bf5 	.word	0x08003bf5
 8003bc8:	08003bf5 	.word	0x08003bf5
 8003bcc:	08003bf5 	.word	0x08003bf5
 8003bd0:	08003bed 	.word	0x08003bed
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bda:	e0d8      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003bdc:	2302      	movs	r3, #2
 8003bde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003be2:	e0d4      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003be4:	2304      	movs	r3, #4
 8003be6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bea:	e0d0      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003bec:	2308      	movs	r3, #8
 8003bee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bf2:	e0cc      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003bf4:	2310      	movs	r3, #16
 8003bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bfa:	e0c8      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a5e      	ldr	r2, [pc, #376]	@ (8003d7c <UART_SetConfig+0x2d4>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d125      	bne.n	8003c52 <UART_SetConfig+0x1aa>
 8003c06:	4b5b      	ldr	r3, [pc, #364]	@ (8003d74 <UART_SetConfig+0x2cc>)
 8003c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c0c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003c10:	2b30      	cmp	r3, #48	@ 0x30
 8003c12:	d016      	beq.n	8003c42 <UART_SetConfig+0x19a>
 8003c14:	2b30      	cmp	r3, #48	@ 0x30
 8003c16:	d818      	bhi.n	8003c4a <UART_SetConfig+0x1a2>
 8003c18:	2b20      	cmp	r3, #32
 8003c1a:	d00a      	beq.n	8003c32 <UART_SetConfig+0x18a>
 8003c1c:	2b20      	cmp	r3, #32
 8003c1e:	d814      	bhi.n	8003c4a <UART_SetConfig+0x1a2>
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d002      	beq.n	8003c2a <UART_SetConfig+0x182>
 8003c24:	2b10      	cmp	r3, #16
 8003c26:	d008      	beq.n	8003c3a <UART_SetConfig+0x192>
 8003c28:	e00f      	b.n	8003c4a <UART_SetConfig+0x1a2>
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c30:	e0ad      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003c32:	2302      	movs	r3, #2
 8003c34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c38:	e0a9      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003c3a:	2304      	movs	r3, #4
 8003c3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c40:	e0a5      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003c42:	2308      	movs	r3, #8
 8003c44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c48:	e0a1      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003c4a:	2310      	movs	r3, #16
 8003c4c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c50:	e09d      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a4a      	ldr	r2, [pc, #296]	@ (8003d80 <UART_SetConfig+0x2d8>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d125      	bne.n	8003ca8 <UART_SetConfig+0x200>
 8003c5c:	4b45      	ldr	r3, [pc, #276]	@ (8003d74 <UART_SetConfig+0x2cc>)
 8003c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c62:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003c66:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c68:	d016      	beq.n	8003c98 <UART_SetConfig+0x1f0>
 8003c6a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c6c:	d818      	bhi.n	8003ca0 <UART_SetConfig+0x1f8>
 8003c6e:	2b80      	cmp	r3, #128	@ 0x80
 8003c70:	d00a      	beq.n	8003c88 <UART_SetConfig+0x1e0>
 8003c72:	2b80      	cmp	r3, #128	@ 0x80
 8003c74:	d814      	bhi.n	8003ca0 <UART_SetConfig+0x1f8>
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d002      	beq.n	8003c80 <UART_SetConfig+0x1d8>
 8003c7a:	2b40      	cmp	r3, #64	@ 0x40
 8003c7c:	d008      	beq.n	8003c90 <UART_SetConfig+0x1e8>
 8003c7e:	e00f      	b.n	8003ca0 <UART_SetConfig+0x1f8>
 8003c80:	2300      	movs	r3, #0
 8003c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c86:	e082      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003c88:	2302      	movs	r3, #2
 8003c8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c8e:	e07e      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003c90:	2304      	movs	r3, #4
 8003c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c96:	e07a      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003c98:	2308      	movs	r3, #8
 8003c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c9e:	e076      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003ca0:	2310      	movs	r3, #16
 8003ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ca6:	e072      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a35      	ldr	r2, [pc, #212]	@ (8003d84 <UART_SetConfig+0x2dc>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d12a      	bne.n	8003d08 <UART_SetConfig+0x260>
 8003cb2:	4b30      	ldr	r3, [pc, #192]	@ (8003d74 <UART_SetConfig+0x2cc>)
 8003cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cb8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cbc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cc0:	d01a      	beq.n	8003cf8 <UART_SetConfig+0x250>
 8003cc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cc6:	d81b      	bhi.n	8003d00 <UART_SetConfig+0x258>
 8003cc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ccc:	d00c      	beq.n	8003ce8 <UART_SetConfig+0x240>
 8003cce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cd2:	d815      	bhi.n	8003d00 <UART_SetConfig+0x258>
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d003      	beq.n	8003ce0 <UART_SetConfig+0x238>
 8003cd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cdc:	d008      	beq.n	8003cf0 <UART_SetConfig+0x248>
 8003cde:	e00f      	b.n	8003d00 <UART_SetConfig+0x258>
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ce6:	e052      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003ce8:	2302      	movs	r3, #2
 8003cea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cee:	e04e      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003cf0:	2304      	movs	r3, #4
 8003cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cf6:	e04a      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003cf8:	2308      	movs	r3, #8
 8003cfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cfe:	e046      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003d00:	2310      	movs	r3, #16
 8003d02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d06:	e042      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a17      	ldr	r2, [pc, #92]	@ (8003d6c <UART_SetConfig+0x2c4>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d13a      	bne.n	8003d88 <UART_SetConfig+0x2e0>
 8003d12:	4b18      	ldr	r3, [pc, #96]	@ (8003d74 <UART_SetConfig+0x2cc>)
 8003d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d18:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003d1c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d20:	d01a      	beq.n	8003d58 <UART_SetConfig+0x2b0>
 8003d22:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d26:	d81b      	bhi.n	8003d60 <UART_SetConfig+0x2b8>
 8003d28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d2c:	d00c      	beq.n	8003d48 <UART_SetConfig+0x2a0>
 8003d2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d32:	d815      	bhi.n	8003d60 <UART_SetConfig+0x2b8>
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d003      	beq.n	8003d40 <UART_SetConfig+0x298>
 8003d38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d3c:	d008      	beq.n	8003d50 <UART_SetConfig+0x2a8>
 8003d3e:	e00f      	b.n	8003d60 <UART_SetConfig+0x2b8>
 8003d40:	2300      	movs	r3, #0
 8003d42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d46:	e022      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003d48:	2302      	movs	r3, #2
 8003d4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d4e:	e01e      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003d50:	2304      	movs	r3, #4
 8003d52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d56:	e01a      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003d58:	2308      	movs	r3, #8
 8003d5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d5e:	e016      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003d60:	2310      	movs	r3, #16
 8003d62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d66:	e012      	b.n	8003d8e <UART_SetConfig+0x2e6>
 8003d68:	efff69f3 	.word	0xefff69f3
 8003d6c:	40008000 	.word	0x40008000
 8003d70:	40013800 	.word	0x40013800
 8003d74:	40021000 	.word	0x40021000
 8003d78:	40004400 	.word	0x40004400
 8003d7c:	40004800 	.word	0x40004800
 8003d80:	40004c00 	.word	0x40004c00
 8003d84:	40005000 	.word	0x40005000
 8003d88:	2310      	movs	r3, #16
 8003d8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a9f      	ldr	r2, [pc, #636]	@ (8004010 <UART_SetConfig+0x568>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d17a      	bne.n	8003e8e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003d98:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003d9c:	2b08      	cmp	r3, #8
 8003d9e:	d824      	bhi.n	8003dea <UART_SetConfig+0x342>
 8003da0:	a201      	add	r2, pc, #4	@ (adr r2, 8003da8 <UART_SetConfig+0x300>)
 8003da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003da6:	bf00      	nop
 8003da8:	08003dcd 	.word	0x08003dcd
 8003dac:	08003deb 	.word	0x08003deb
 8003db0:	08003dd5 	.word	0x08003dd5
 8003db4:	08003deb 	.word	0x08003deb
 8003db8:	08003ddb 	.word	0x08003ddb
 8003dbc:	08003deb 	.word	0x08003deb
 8003dc0:	08003deb 	.word	0x08003deb
 8003dc4:	08003deb 	.word	0x08003deb
 8003dc8:	08003de3 	.word	0x08003de3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dcc:	f7ff f8c6 	bl	8002f5c <HAL_RCC_GetPCLK1Freq>
 8003dd0:	61f8      	str	r0, [r7, #28]
        break;
 8003dd2:	e010      	b.n	8003df6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dd4:	4b8f      	ldr	r3, [pc, #572]	@ (8004014 <UART_SetConfig+0x56c>)
 8003dd6:	61fb      	str	r3, [r7, #28]
        break;
 8003dd8:	e00d      	b.n	8003df6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dda:	f7ff f827 	bl	8002e2c <HAL_RCC_GetSysClockFreq>
 8003dde:	61f8      	str	r0, [r7, #28]
        break;
 8003de0:	e009      	b.n	8003df6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003de2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003de6:	61fb      	str	r3, [r7, #28]
        break;
 8003de8:	e005      	b.n	8003df6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003dea:	2300      	movs	r3, #0
 8003dec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003df4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	f000 80fb 	beq.w	8003ff4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	685a      	ldr	r2, [r3, #4]
 8003e02:	4613      	mov	r3, r2
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	4413      	add	r3, r2
 8003e08:	69fa      	ldr	r2, [r7, #28]
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d305      	bcc.n	8003e1a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e14:	69fa      	ldr	r2, [r7, #28]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d903      	bls.n	8003e22 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003e20:	e0e8      	b.n	8003ff4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	2200      	movs	r2, #0
 8003e26:	461c      	mov	r4, r3
 8003e28:	4615      	mov	r5, r2
 8003e2a:	f04f 0200 	mov.w	r2, #0
 8003e2e:	f04f 0300 	mov.w	r3, #0
 8003e32:	022b      	lsls	r3, r5, #8
 8003e34:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003e38:	0222      	lsls	r2, r4, #8
 8003e3a:	68f9      	ldr	r1, [r7, #12]
 8003e3c:	6849      	ldr	r1, [r1, #4]
 8003e3e:	0849      	lsrs	r1, r1, #1
 8003e40:	2000      	movs	r0, #0
 8003e42:	4688      	mov	r8, r1
 8003e44:	4681      	mov	r9, r0
 8003e46:	eb12 0a08 	adds.w	sl, r2, r8
 8003e4a:	eb43 0b09 	adc.w	fp, r3, r9
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	603b      	str	r3, [r7, #0]
 8003e56:	607a      	str	r2, [r7, #4]
 8003e58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e5c:	4650      	mov	r0, sl
 8003e5e:	4659      	mov	r1, fp
 8003e60:	f7fc f9b2 	bl	80001c8 <__aeabi_uldivmod>
 8003e64:	4602      	mov	r2, r0
 8003e66:	460b      	mov	r3, r1
 8003e68:	4613      	mov	r3, r2
 8003e6a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e72:	d308      	bcc.n	8003e86 <UART_SetConfig+0x3de>
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e7a:	d204      	bcs.n	8003e86 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	69ba      	ldr	r2, [r7, #24]
 8003e82:	60da      	str	r2, [r3, #12]
 8003e84:	e0b6      	b.n	8003ff4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003e8c:	e0b2      	b.n	8003ff4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	69db      	ldr	r3, [r3, #28]
 8003e92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e96:	d15e      	bne.n	8003f56 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003e98:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003e9c:	2b08      	cmp	r3, #8
 8003e9e:	d828      	bhi.n	8003ef2 <UART_SetConfig+0x44a>
 8003ea0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ea8 <UART_SetConfig+0x400>)
 8003ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ea6:	bf00      	nop
 8003ea8:	08003ecd 	.word	0x08003ecd
 8003eac:	08003ed5 	.word	0x08003ed5
 8003eb0:	08003edd 	.word	0x08003edd
 8003eb4:	08003ef3 	.word	0x08003ef3
 8003eb8:	08003ee3 	.word	0x08003ee3
 8003ebc:	08003ef3 	.word	0x08003ef3
 8003ec0:	08003ef3 	.word	0x08003ef3
 8003ec4:	08003ef3 	.word	0x08003ef3
 8003ec8:	08003eeb 	.word	0x08003eeb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ecc:	f7ff f846 	bl	8002f5c <HAL_RCC_GetPCLK1Freq>
 8003ed0:	61f8      	str	r0, [r7, #28]
        break;
 8003ed2:	e014      	b.n	8003efe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ed4:	f7ff f858 	bl	8002f88 <HAL_RCC_GetPCLK2Freq>
 8003ed8:	61f8      	str	r0, [r7, #28]
        break;
 8003eda:	e010      	b.n	8003efe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003edc:	4b4d      	ldr	r3, [pc, #308]	@ (8004014 <UART_SetConfig+0x56c>)
 8003ede:	61fb      	str	r3, [r7, #28]
        break;
 8003ee0:	e00d      	b.n	8003efe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ee2:	f7fe ffa3 	bl	8002e2c <HAL_RCC_GetSysClockFreq>
 8003ee6:	61f8      	str	r0, [r7, #28]
        break;
 8003ee8:	e009      	b.n	8003efe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003eea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003eee:	61fb      	str	r3, [r7, #28]
        break;
 8003ef0:	e005      	b.n	8003efe <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003efc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d077      	beq.n	8003ff4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	005a      	lsls	r2, r3, #1
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	085b      	lsrs	r3, r3, #1
 8003f0e:	441a      	add	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f18:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	2b0f      	cmp	r3, #15
 8003f1e:	d916      	bls.n	8003f4e <UART_SetConfig+0x4a6>
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f26:	d212      	bcs.n	8003f4e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f28:	69bb      	ldr	r3, [r7, #24]
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	f023 030f 	bic.w	r3, r3, #15
 8003f30:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	085b      	lsrs	r3, r3, #1
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	f003 0307 	and.w	r3, r3, #7
 8003f3c:	b29a      	uxth	r2, r3
 8003f3e:	8afb      	ldrh	r3, [r7, #22]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	8afa      	ldrh	r2, [r7, #22]
 8003f4a:	60da      	str	r2, [r3, #12]
 8003f4c:	e052      	b.n	8003ff4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003f54:	e04e      	b.n	8003ff4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f56:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003f5a:	2b08      	cmp	r3, #8
 8003f5c:	d827      	bhi.n	8003fae <UART_SetConfig+0x506>
 8003f5e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f64 <UART_SetConfig+0x4bc>)
 8003f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f64:	08003f89 	.word	0x08003f89
 8003f68:	08003f91 	.word	0x08003f91
 8003f6c:	08003f99 	.word	0x08003f99
 8003f70:	08003faf 	.word	0x08003faf
 8003f74:	08003f9f 	.word	0x08003f9f
 8003f78:	08003faf 	.word	0x08003faf
 8003f7c:	08003faf 	.word	0x08003faf
 8003f80:	08003faf 	.word	0x08003faf
 8003f84:	08003fa7 	.word	0x08003fa7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f88:	f7fe ffe8 	bl	8002f5c <HAL_RCC_GetPCLK1Freq>
 8003f8c:	61f8      	str	r0, [r7, #28]
        break;
 8003f8e:	e014      	b.n	8003fba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f90:	f7fe fffa 	bl	8002f88 <HAL_RCC_GetPCLK2Freq>
 8003f94:	61f8      	str	r0, [r7, #28]
        break;
 8003f96:	e010      	b.n	8003fba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f98:	4b1e      	ldr	r3, [pc, #120]	@ (8004014 <UART_SetConfig+0x56c>)
 8003f9a:	61fb      	str	r3, [r7, #28]
        break;
 8003f9c:	e00d      	b.n	8003fba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f9e:	f7fe ff45 	bl	8002e2c <HAL_RCC_GetSysClockFreq>
 8003fa2:	61f8      	str	r0, [r7, #28]
        break;
 8003fa4:	e009      	b.n	8003fba <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fa6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003faa:	61fb      	str	r3, [r7, #28]
        break;
 8003fac:	e005      	b.n	8003fba <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003fb8:	bf00      	nop
    }

    if (pclk != 0U)
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d019      	beq.n	8003ff4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	085a      	lsrs	r2, r3, #1
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	441a      	add	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fd2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	2b0f      	cmp	r3, #15
 8003fd8:	d909      	bls.n	8003fee <UART_SetConfig+0x546>
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fe0:	d205      	bcs.n	8003fee <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003fe2:	69bb      	ldr	r3, [r7, #24]
 8003fe4:	b29a      	uxth	r2, r3
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	60da      	str	r2, [r3, #12]
 8003fec:	e002      	b.n	8003ff4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004000:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004004:	4618      	mov	r0, r3
 8004006:	3728      	adds	r7, #40	@ 0x28
 8004008:	46bd      	mov	sp, r7
 800400a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800400e:	bf00      	nop
 8004010:	40008000 	.word	0x40008000
 8004014:	00f42400 	.word	0x00f42400

08004018 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004024:	f003 0308 	and.w	r3, r3, #8
 8004028:	2b00      	cmp	r3, #0
 800402a:	d00a      	beq.n	8004042 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	430a      	orrs	r2, r1
 8004040:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d00a      	beq.n	8004064 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	430a      	orrs	r2, r1
 8004062:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004068:	f003 0302 	and.w	r3, r3, #2
 800406c:	2b00      	cmp	r3, #0
 800406e:	d00a      	beq.n	8004086 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	430a      	orrs	r2, r1
 8004084:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408a:	f003 0304 	and.w	r3, r3, #4
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00a      	beq.n	80040a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	430a      	orrs	r2, r1
 80040a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ac:	f003 0310 	and.w	r3, r3, #16
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00a      	beq.n	80040ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ce:	f003 0320 	and.w	r3, r3, #32
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d00a      	beq.n	80040ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	430a      	orrs	r2, r1
 80040ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d01a      	beq.n	800412e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	430a      	orrs	r2, r1
 800410c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004112:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004116:	d10a      	bne.n	800412e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	430a      	orrs	r2, r1
 800412c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00a      	beq.n	8004150 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	430a      	orrs	r2, r1
 800414e:	605a      	str	r2, [r3, #4]
  }
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b098      	sub	sp, #96	@ 0x60
 8004160:	af02      	add	r7, sp, #8
 8004162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800416c:	f7fc fc4a 	bl	8000a04 <HAL_GetTick>
 8004170:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0308 	and.w	r3, r3, #8
 800417c:	2b08      	cmp	r3, #8
 800417e:	d12e      	bne.n	80041de <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004180:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004188:	2200      	movs	r2, #0
 800418a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 f88c 	bl	80042ac <UART_WaitOnFlagUntilTimeout>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d021      	beq.n	80041de <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a2:	e853 3f00 	ldrex	r3, [r3]
 80041a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	461a      	mov	r2, r3
 80041b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80041ba:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041c0:	e841 2300 	strex	r3, r2, [r1]
 80041c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80041c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1e6      	bne.n	800419a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2220      	movs	r2, #32
 80041d0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	e062      	b.n	80042a4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 0304 	and.w	r3, r3, #4
 80041e8:	2b04      	cmp	r3, #4
 80041ea:	d149      	bne.n	8004280 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041f4:	2200      	movs	r2, #0
 80041f6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 f856 	bl	80042ac <UART_WaitOnFlagUntilTimeout>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d03c      	beq.n	8004280 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800420e:	e853 3f00 	ldrex	r3, [r3]
 8004212:	623b      	str	r3, [r7, #32]
   return(result);
 8004214:	6a3b      	ldr	r3, [r7, #32]
 8004216:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800421a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	461a      	mov	r2, r3
 8004222:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004224:	633b      	str	r3, [r7, #48]	@ 0x30
 8004226:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004228:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800422a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800422c:	e841 2300 	strex	r3, r2, [r1]
 8004230:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004234:	2b00      	cmp	r3, #0
 8004236:	d1e6      	bne.n	8004206 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	3308      	adds	r3, #8
 800423e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	e853 3f00 	ldrex	r3, [r3]
 8004246:	60fb      	str	r3, [r7, #12]
   return(result);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f023 0301 	bic.w	r3, r3, #1
 800424e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	3308      	adds	r3, #8
 8004256:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004258:	61fa      	str	r2, [r7, #28]
 800425a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800425c:	69b9      	ldr	r1, [r7, #24]
 800425e:	69fa      	ldr	r2, [r7, #28]
 8004260:	e841 2300 	strex	r3, r2, [r1]
 8004264:	617b      	str	r3, [r7, #20]
   return(result);
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d1e5      	bne.n	8004238 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2220      	movs	r2, #32
 8004270:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e011      	b.n	80042a4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2220      	movs	r2, #32
 8004284:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2220      	movs	r2, #32
 800428a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3758      	adds	r7, #88	@ 0x58
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	603b      	str	r3, [r7, #0]
 80042b8:	4613      	mov	r3, r2
 80042ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042bc:	e04f      	b.n	800435e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042c4:	d04b      	beq.n	800435e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042c6:	f7fc fb9d 	bl	8000a04 <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	69ba      	ldr	r2, [r7, #24]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d302      	bcc.n	80042dc <UART_WaitOnFlagUntilTimeout+0x30>
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d101      	bne.n	80042e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e04e      	b.n	800437e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0304 	and.w	r3, r3, #4
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d037      	beq.n	800435e <UART_WaitOnFlagUntilTimeout+0xb2>
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	2b80      	cmp	r3, #128	@ 0x80
 80042f2:	d034      	beq.n	800435e <UART_WaitOnFlagUntilTimeout+0xb2>
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	2b40      	cmp	r3, #64	@ 0x40
 80042f8:	d031      	beq.n	800435e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	69db      	ldr	r3, [r3, #28]
 8004300:	f003 0308 	and.w	r3, r3, #8
 8004304:	2b08      	cmp	r3, #8
 8004306:	d110      	bne.n	800432a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2208      	movs	r2, #8
 800430e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004310:	68f8      	ldr	r0, [r7, #12]
 8004312:	f000 f838 	bl	8004386 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2208      	movs	r2, #8
 800431a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e029      	b.n	800437e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	69db      	ldr	r3, [r3, #28]
 8004330:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004334:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004338:	d111      	bne.n	800435e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004342:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004344:	68f8      	ldr	r0, [r7, #12]
 8004346:	f000 f81e 	bl	8004386 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2220      	movs	r2, #32
 800434e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2200      	movs	r2, #0
 8004356:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e00f      	b.n	800437e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	69da      	ldr	r2, [r3, #28]
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	4013      	ands	r3, r2
 8004368:	68ba      	ldr	r2, [r7, #8]
 800436a:	429a      	cmp	r2, r3
 800436c:	bf0c      	ite	eq
 800436e:	2301      	moveq	r3, #1
 8004370:	2300      	movne	r3, #0
 8004372:	b2db      	uxtb	r3, r3
 8004374:	461a      	mov	r2, r3
 8004376:	79fb      	ldrb	r3, [r7, #7]
 8004378:	429a      	cmp	r2, r3
 800437a:	d0a0      	beq.n	80042be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}

08004386 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004386:	b480      	push	{r7}
 8004388:	b095      	sub	sp, #84	@ 0x54
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004396:	e853 3f00 	ldrex	r3, [r3]
 800439a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800439c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800439e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	461a      	mov	r2, r3
 80043aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80043ae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043b4:	e841 2300 	strex	r3, r2, [r1]
 80043b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d1e6      	bne.n	800438e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	3308      	adds	r3, #8
 80043c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c8:	6a3b      	ldr	r3, [r7, #32]
 80043ca:	e853 3f00 	ldrex	r3, [r3]
 80043ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	f023 0301 	bic.w	r3, r3, #1
 80043d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	3308      	adds	r3, #8
 80043de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043e8:	e841 2300 	strex	r3, r2, [r1]
 80043ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80043ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d1e5      	bne.n	80043c0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d118      	bne.n	800442e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	e853 3f00 	ldrex	r3, [r3]
 8004408:	60bb      	str	r3, [r7, #8]
   return(result);
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	f023 0310 	bic.w	r3, r3, #16
 8004410:	647b      	str	r3, [r7, #68]	@ 0x44
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	461a      	mov	r2, r3
 8004418:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800441a:	61bb      	str	r3, [r7, #24]
 800441c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800441e:	6979      	ldr	r1, [r7, #20]
 8004420:	69ba      	ldr	r2, [r7, #24]
 8004422:	e841 2300 	strex	r3, r2, [r1]
 8004426:	613b      	str	r3, [r7, #16]
   return(result);
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1e6      	bne.n	80043fc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2220      	movs	r2, #32
 8004432:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004442:	bf00      	nop
 8004444:	3754      	adds	r7, #84	@ 0x54
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr

0800444e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800444e:	b084      	sub	sp, #16
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	f107 001c 	add.w	r0, r7, #28
 800445c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f001 fa79 	bl	8005964 <USB_CoreReset>
 8004472:	4603      	mov	r3, r0
 8004474:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8004476:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800447a:	2b00      	cmp	r3, #0
 800447c:	d106      	bne.n	800448c <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004482:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	639a      	str	r2, [r3, #56]	@ 0x38
 800448a:	e005      	b.n	8004498 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004490:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8004498:	7bfb      	ldrb	r3, [r7, #15]
}
 800449a:	4618      	mov	r0, r3
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80044a4:	b004      	add	sp, #16
 80044a6:	4770      	bx	lr

080044a8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b087      	sub	sp, #28
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	4613      	mov	r3, r2
 80044b4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80044b6:	79fb      	ldrb	r3, [r7, #7]
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d165      	bne.n	8004588 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	4a3e      	ldr	r2, [pc, #248]	@ (80045b8 <USB_SetTurnaroundTime+0x110>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d906      	bls.n	80044d2 <USB_SetTurnaroundTime+0x2a>
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	4a3d      	ldr	r2, [pc, #244]	@ (80045bc <USB_SetTurnaroundTime+0x114>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d202      	bcs.n	80044d2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80044cc:	230f      	movs	r3, #15
 80044ce:	617b      	str	r3, [r7, #20]
 80044d0:	e05c      	b.n	800458c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	4a39      	ldr	r2, [pc, #228]	@ (80045bc <USB_SetTurnaroundTime+0x114>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d306      	bcc.n	80044e8 <USB_SetTurnaroundTime+0x40>
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	4a38      	ldr	r2, [pc, #224]	@ (80045c0 <USB_SetTurnaroundTime+0x118>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d202      	bcs.n	80044e8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80044e2:	230e      	movs	r3, #14
 80044e4:	617b      	str	r3, [r7, #20]
 80044e6:	e051      	b.n	800458c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	4a35      	ldr	r2, [pc, #212]	@ (80045c0 <USB_SetTurnaroundTime+0x118>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d306      	bcc.n	80044fe <USB_SetTurnaroundTime+0x56>
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	4a34      	ldr	r2, [pc, #208]	@ (80045c4 <USB_SetTurnaroundTime+0x11c>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d202      	bcs.n	80044fe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80044f8:	230d      	movs	r3, #13
 80044fa:	617b      	str	r3, [r7, #20]
 80044fc:	e046      	b.n	800458c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	4a30      	ldr	r2, [pc, #192]	@ (80045c4 <USB_SetTurnaroundTime+0x11c>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d306      	bcc.n	8004514 <USB_SetTurnaroundTime+0x6c>
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	4a2f      	ldr	r2, [pc, #188]	@ (80045c8 <USB_SetTurnaroundTime+0x120>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d802      	bhi.n	8004514 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800450e:	230c      	movs	r3, #12
 8004510:	617b      	str	r3, [r7, #20]
 8004512:	e03b      	b.n	800458c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	4a2c      	ldr	r2, [pc, #176]	@ (80045c8 <USB_SetTurnaroundTime+0x120>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d906      	bls.n	800452a <USB_SetTurnaroundTime+0x82>
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	4a2b      	ldr	r2, [pc, #172]	@ (80045cc <USB_SetTurnaroundTime+0x124>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d802      	bhi.n	800452a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004524:	230b      	movs	r3, #11
 8004526:	617b      	str	r3, [r7, #20]
 8004528:	e030      	b.n	800458c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	4a27      	ldr	r2, [pc, #156]	@ (80045cc <USB_SetTurnaroundTime+0x124>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d906      	bls.n	8004540 <USB_SetTurnaroundTime+0x98>
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	4a26      	ldr	r2, [pc, #152]	@ (80045d0 <USB_SetTurnaroundTime+0x128>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d802      	bhi.n	8004540 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800453a:	230a      	movs	r3, #10
 800453c:	617b      	str	r3, [r7, #20]
 800453e:	e025      	b.n	800458c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	4a23      	ldr	r2, [pc, #140]	@ (80045d0 <USB_SetTurnaroundTime+0x128>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d906      	bls.n	8004556 <USB_SetTurnaroundTime+0xae>
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	4a22      	ldr	r2, [pc, #136]	@ (80045d4 <USB_SetTurnaroundTime+0x12c>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d202      	bcs.n	8004556 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004550:	2309      	movs	r3, #9
 8004552:	617b      	str	r3, [r7, #20]
 8004554:	e01a      	b.n	800458c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	4a1e      	ldr	r2, [pc, #120]	@ (80045d4 <USB_SetTurnaroundTime+0x12c>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d306      	bcc.n	800456c <USB_SetTurnaroundTime+0xc4>
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	4a1d      	ldr	r2, [pc, #116]	@ (80045d8 <USB_SetTurnaroundTime+0x130>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d802      	bhi.n	800456c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004566:	2308      	movs	r3, #8
 8004568:	617b      	str	r3, [r7, #20]
 800456a:	e00f      	b.n	800458c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	4a1a      	ldr	r2, [pc, #104]	@ (80045d8 <USB_SetTurnaroundTime+0x130>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d906      	bls.n	8004582 <USB_SetTurnaroundTime+0xda>
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	4a19      	ldr	r2, [pc, #100]	@ (80045dc <USB_SetTurnaroundTime+0x134>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d202      	bcs.n	8004582 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800457c:	2307      	movs	r3, #7
 800457e:	617b      	str	r3, [r7, #20]
 8004580:	e004      	b.n	800458c <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004582:	2306      	movs	r3, #6
 8004584:	617b      	str	r3, [r7, #20]
 8004586:	e001      	b.n	800458c <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004588:	2309      	movs	r3, #9
 800458a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	68da      	ldr	r2, [r3, #12]
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	029b      	lsls	r3, r3, #10
 80045a0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80045a4:	431a      	orrs	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	371c      	adds	r7, #28
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr
 80045b8:	00d8acbf 	.word	0x00d8acbf
 80045bc:	00e4e1c0 	.word	0x00e4e1c0
 80045c0:	00f42400 	.word	0x00f42400
 80045c4:	01067380 	.word	0x01067380
 80045c8:	011a499f 	.word	0x011a499f
 80045cc:	01312cff 	.word	0x01312cff
 80045d0:	014ca43f 	.word	0x014ca43f
 80045d4:	016e3600 	.word	0x016e3600
 80045d8:	01a6ab1f 	.word	0x01a6ab1f
 80045dc:	01e84800 	.word	0x01e84800

080045e0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f043 0201 	orr.w	r2, r3, #1
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	370c      	adds	r7, #12
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr

08004602 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004602:	b480      	push	{r7}
 8004604:	b083      	sub	sp, #12
 8004606:	af00      	add	r7, sp, #0
 8004608:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f023 0201 	bic.w	r2, r3, #1
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	460b      	mov	r3, r1
 800462e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004630:	2300      	movs	r3, #0
 8004632:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004640:	78fb      	ldrb	r3, [r7, #3]
 8004642:	2b01      	cmp	r3, #1
 8004644:	d115      	bne.n	8004672 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004652:	200a      	movs	r0, #10
 8004654:	f7fc f9e2 	bl	8000a1c <HAL_Delay>
      ms += 10U;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	330a      	adds	r3, #10
 800465c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f001 f906 	bl	8005870 <USB_GetMode>
 8004664:	4603      	mov	r3, r0
 8004666:	2b01      	cmp	r3, #1
 8004668:	d01e      	beq.n	80046a8 <USB_SetCurrentMode+0x84>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2bc7      	cmp	r3, #199	@ 0xc7
 800466e:	d9f0      	bls.n	8004652 <USB_SetCurrentMode+0x2e>
 8004670:	e01a      	b.n	80046a8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004672:	78fb      	ldrb	r3, [r7, #3]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d115      	bne.n	80046a4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004684:	200a      	movs	r0, #10
 8004686:	f7fc f9c9 	bl	8000a1c <HAL_Delay>
      ms += 10U;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	330a      	adds	r3, #10
 800468e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f001 f8ed 	bl	8005870 <USB_GetMode>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d005      	beq.n	80046a8 <USB_SetCurrentMode+0x84>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2bc7      	cmp	r3, #199	@ 0xc7
 80046a0:	d9f0      	bls.n	8004684 <USB_SetCurrentMode+0x60>
 80046a2:	e001      	b.n	80046a8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e005      	b.n	80046b4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2bc8      	cmp	r3, #200	@ 0xc8
 80046ac:	d101      	bne.n	80046b2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e000      	b.n	80046b4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80046bc:	b084      	sub	sp, #16
 80046be:	b580      	push	{r7, lr}
 80046c0:	b086      	sub	sp, #24
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
 80046c6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80046ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80046ce:	2300      	movs	r3, #0
 80046d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80046d6:	2300      	movs	r3, #0
 80046d8:	613b      	str	r3, [r7, #16]
 80046da:	e009      	b.n	80046f0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	3340      	adds	r3, #64	@ 0x40
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	4413      	add	r3, r2
 80046e6:	2200      	movs	r2, #0
 80046e8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	3301      	adds	r3, #1
 80046ee:	613b      	str	r3, [r7, #16]
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	2b0e      	cmp	r3, #14
 80046f4:	d9f2      	bls.n	80046dc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80046f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d11c      	bne.n	8004738 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800470c:	f043 0302 	orr.w	r3, r3, #2
 8004710:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004716:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	601a      	str	r2, [r3, #0]
 8004736:	e005      	b.n	8004744 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800473c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800474a:	461a      	mov	r2, r3
 800474c:	2300      	movs	r3, #0
 800474e:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004750:	2103      	movs	r1, #3
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 f95a 	bl	8004a0c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004758:	2110      	movs	r1, #16
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f8f6 	bl	800494c <USB_FlushTxFifo>
 8004760:	4603      	mov	r3, r0
 8004762:	2b00      	cmp	r3, #0
 8004764:	d001      	beq.n	800476a <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 f920 	bl	80049b0 <USB_FlushRxFifo>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d001      	beq.n	800477a <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004780:	461a      	mov	r2, r3
 8004782:	2300      	movs	r3, #0
 8004784:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800478c:	461a      	mov	r2, r3
 800478e:	2300      	movs	r3, #0
 8004790:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004798:	461a      	mov	r2, r3
 800479a:	2300      	movs	r3, #0
 800479c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800479e:	2300      	movs	r3, #0
 80047a0:	613b      	str	r3, [r7, #16]
 80047a2:	e043      	b.n	800482c <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	015a      	lsls	r2, r3, #5
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	4413      	add	r3, r2
 80047ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80047b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047ba:	d118      	bne.n	80047ee <USB_DevInit+0x132>
    {
      if (i == 0U)
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d10a      	bne.n	80047d8 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	015a      	lsls	r2, r3, #5
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	4413      	add	r3, r2
 80047ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047ce:	461a      	mov	r2, r3
 80047d0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80047d4:	6013      	str	r3, [r2, #0]
 80047d6:	e013      	b.n	8004800 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	015a      	lsls	r2, r3, #5
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4413      	add	r3, r2
 80047e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047e4:	461a      	mov	r2, r3
 80047e6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80047ea:	6013      	str	r3, [r2, #0]
 80047ec:	e008      	b.n	8004800 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	015a      	lsls	r2, r3, #5
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	4413      	add	r3, r2
 80047f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047fa:	461a      	mov	r2, r3
 80047fc:	2300      	movs	r3, #0
 80047fe:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	015a      	lsls	r2, r3, #5
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	4413      	add	r3, r2
 8004808:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800480c:	461a      	mov	r2, r3
 800480e:	2300      	movs	r3, #0
 8004810:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	015a      	lsls	r2, r3, #5
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	4413      	add	r3, r2
 800481a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800481e:	461a      	mov	r2, r3
 8004820:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004824:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	3301      	adds	r3, #1
 800482a:	613b      	str	r3, [r7, #16]
 800482c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004830:	461a      	mov	r2, r3
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	4293      	cmp	r3, r2
 8004836:	d3b5      	bcc.n	80047a4 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004838:	2300      	movs	r3, #0
 800483a:	613b      	str	r3, [r7, #16]
 800483c:	e043      	b.n	80048c6 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	015a      	lsls	r2, r3, #5
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	4413      	add	r3, r2
 8004846:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004850:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004854:	d118      	bne.n	8004888 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d10a      	bne.n	8004872 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	015a      	lsls	r2, r3, #5
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	4413      	add	r3, r2
 8004864:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004868:	461a      	mov	r2, r3
 800486a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800486e:	6013      	str	r3, [r2, #0]
 8004870:	e013      	b.n	800489a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	015a      	lsls	r2, r3, #5
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	4413      	add	r3, r2
 800487a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800487e:	461a      	mov	r2, r3
 8004880:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004884:	6013      	str	r3, [r2, #0]
 8004886:	e008      	b.n	800489a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	015a      	lsls	r2, r3, #5
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	4413      	add	r3, r2
 8004890:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004894:	461a      	mov	r2, r3
 8004896:	2300      	movs	r3, #0
 8004898:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	015a      	lsls	r2, r3, #5
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	4413      	add	r3, r2
 80048a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048a6:	461a      	mov	r2, r3
 80048a8:	2300      	movs	r3, #0
 80048aa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	015a      	lsls	r2, r3, #5
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	4413      	add	r3, r2
 80048b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048b8:	461a      	mov	r2, r3
 80048ba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80048be:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	3301      	adds	r3, #1
 80048c4:	613b      	str	r3, [r7, #16]
 80048c6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80048ca:	461a      	mov	r2, r3
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d3b5      	bcc.n	800483e <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048d8:	691b      	ldr	r3, [r3, #16]
 80048da:	68fa      	ldr	r2, [r7, #12]
 80048dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048e4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80048f2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	699b      	ldr	r3, [r3, #24]
 80048f8:	f043 0210 	orr.w	r2, r3, #16
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	699a      	ldr	r2, [r3, #24]
 8004904:	4b10      	ldr	r3, [pc, #64]	@ (8004948 <USB_DevInit+0x28c>)
 8004906:	4313      	orrs	r3, r2
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800490c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004910:	2b00      	cmp	r3, #0
 8004912:	d005      	beq.n	8004920 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	699b      	ldr	r3, [r3, #24]
 8004918:	f043 0208 	orr.w	r2, r3, #8
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004920:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004924:	2b01      	cmp	r3, #1
 8004926:	d107      	bne.n	8004938 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004930:	f043 0304 	orr.w	r3, r3, #4
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004938:	7dfb      	ldrb	r3, [r7, #23]
}
 800493a:	4618      	mov	r0, r3
 800493c:	3718      	adds	r7, #24
 800493e:	46bd      	mov	sp, r7
 8004940:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004944:	b004      	add	sp, #16
 8004946:	4770      	bx	lr
 8004948:	803c3800 	.word	0x803c3800

0800494c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004956:	2300      	movs	r3, #0
 8004958:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	3301      	adds	r3, #1
 800495e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004966:	d901      	bls.n	800496c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004968:	2303      	movs	r3, #3
 800496a:	e01b      	b.n	80049a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	691b      	ldr	r3, [r3, #16]
 8004970:	2b00      	cmp	r3, #0
 8004972:	daf2      	bge.n	800495a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004974:	2300      	movs	r3, #0
 8004976:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	019b      	lsls	r3, r3, #6
 800497c:	f043 0220 	orr.w	r2, r3, #32
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	3301      	adds	r3, #1
 8004988:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004990:	d901      	bls.n	8004996 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e006      	b.n	80049a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	f003 0320 	and.w	r3, r3, #32
 800499e:	2b20      	cmp	r3, #32
 80049a0:	d0f0      	beq.n	8004984 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80049a2:	2300      	movs	r3, #0
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3714      	adds	r7, #20
 80049a8:	46bd      	mov	sp, r7
 80049aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ae:	4770      	bx	lr

080049b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b085      	sub	sp, #20
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80049b8:	2300      	movs	r3, #0
 80049ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	3301      	adds	r3, #1
 80049c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80049c8:	d901      	bls.n	80049ce <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e018      	b.n	8004a00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	691b      	ldr	r3, [r3, #16]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	daf2      	bge.n	80049bc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80049d6:	2300      	movs	r3, #0
 80049d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2210      	movs	r2, #16
 80049de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	3301      	adds	r3, #1
 80049e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80049ec:	d901      	bls.n	80049f2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e006      	b.n	8004a00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	691b      	ldr	r3, [r3, #16]
 80049f6:	f003 0310 	and.w	r3, r3, #16
 80049fa:	2b10      	cmp	r3, #16
 80049fc:	d0f0      	beq.n	80049e0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3714      	adds	r7, #20
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr

08004a0c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b085      	sub	sp, #20
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	460b      	mov	r3, r1
 8004a16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	78fb      	ldrb	r3, [r7, #3]
 8004a26:	68f9      	ldr	r1, [r7, #12]
 8004a28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3714      	adds	r7, #20
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr

08004a3e <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8004a3e:	b480      	push	{r7}
 8004a40:	b087      	sub	sp, #28
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f003 0306 	and.w	r3, r3, #6
 8004a56:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d002      	beq.n	8004a64 <USB_GetDevSpeed+0x26>
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2b06      	cmp	r3, #6
 8004a62:	d102      	bne.n	8004a6a <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004a64:	2302      	movs	r3, #2
 8004a66:	75fb      	strb	r3, [r7, #23]
 8004a68:	e001      	b.n	8004a6e <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8004a6a:	230f      	movs	r3, #15
 8004a6c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004a6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	371c      	adds	r7, #28
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	785b      	ldrb	r3, [r3, #1]
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d13a      	bne.n	8004b0e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a9e:	69da      	ldr	r2, [r3, #28]
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	781b      	ldrb	r3, [r3, #0]
 8004aa4:	f003 030f 	and.w	r3, r3, #15
 8004aa8:	2101      	movs	r1, #1
 8004aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	68f9      	ldr	r1, [r7, #12]
 8004ab2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	015a      	lsls	r2, r3, #5
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d155      	bne.n	8004b7c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	015a      	lsls	r2, r3, #5
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	791b      	ldrb	r3, [r3, #4]
 8004aea:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004aec:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	059b      	lsls	r3, r3, #22
 8004af2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004af4:	4313      	orrs	r3, r2
 8004af6:	68ba      	ldr	r2, [r7, #8]
 8004af8:	0151      	lsls	r1, r2, #5
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	440a      	add	r2, r1
 8004afe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b0a:	6013      	str	r3, [r2, #0]
 8004b0c:	e036      	b.n	8004b7c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b14:	69da      	ldr	r2, [r3, #28]
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	f003 030f 	and.w	r3, r3, #15
 8004b1e:	2101      	movs	r1, #1
 8004b20:	fa01 f303 	lsl.w	r3, r1, r3
 8004b24:	041b      	lsls	r3, r3, #16
 8004b26:	68f9      	ldr	r1, [r7, #12]
 8004b28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	015a      	lsls	r2, r3, #5
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	4413      	add	r3, r2
 8004b38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d11a      	bne.n	8004b7c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	015a      	lsls	r2, r3, #5
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	4413      	add	r3, r2
 8004b4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	791b      	ldrb	r3, [r3, #4]
 8004b60:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004b62:	430b      	orrs	r3, r1
 8004b64:	4313      	orrs	r3, r2
 8004b66:	68ba      	ldr	r2, [r7, #8]
 8004b68:	0151      	lsls	r1, r2, #5
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	440a      	add	r2, r1
 8004b6e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b7a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3714      	adds	r7, #20
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr
	...

08004b8c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	781b      	ldrb	r3, [r3, #0]
 8004b9e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	785b      	ldrb	r3, [r3, #1]
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d161      	bne.n	8004c6c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	015a      	lsls	r2, r3, #5
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	4413      	add	r3, r2
 8004bb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004bba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004bbe:	d11f      	bne.n	8004c00 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	015a      	lsls	r2, r3, #5
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	4413      	add	r3, r2
 8004bc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68ba      	ldr	r2, [r7, #8]
 8004bd0:	0151      	lsls	r1, r2, #5
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	440a      	add	r2, r1
 8004bd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004bda:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004bde:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	015a      	lsls	r2, r3, #5
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	4413      	add	r3, r2
 8004be8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68ba      	ldr	r2, [r7, #8]
 8004bf0:	0151      	lsls	r1, r2, #5
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	440a      	add	r2, r1
 8004bf6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004bfa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004bfe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	f003 030f 	and.w	r3, r3, #15
 8004c10:	2101      	movs	r1, #1
 8004c12:	fa01 f303 	lsl.w	r3, r1, r3
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	43db      	mvns	r3, r3
 8004c1a:	68f9      	ldr	r1, [r7, #12]
 8004c1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c20:	4013      	ands	r3, r2
 8004c22:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c2a:	69da      	ldr	r2, [r3, #28]
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	f003 030f 	and.w	r3, r3, #15
 8004c34:	2101      	movs	r1, #1
 8004c36:	fa01 f303 	lsl.w	r3, r1, r3
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	43db      	mvns	r3, r3
 8004c3e:	68f9      	ldr	r1, [r7, #12]
 8004c40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c44:	4013      	ands	r3, r2
 8004c46:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	015a      	lsls	r2, r3, #5
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	4413      	add	r3, r2
 8004c50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	0159      	lsls	r1, r3, #5
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	440b      	add	r3, r1
 8004c5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c62:	4619      	mov	r1, r3
 8004c64:	4b35      	ldr	r3, [pc, #212]	@ (8004d3c <USB_DeactivateEndpoint+0x1b0>)
 8004c66:	4013      	ands	r3, r2
 8004c68:	600b      	str	r3, [r1, #0]
 8004c6a:	e060      	b.n	8004d2e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	015a      	lsls	r2, r3, #5
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	4413      	add	r3, r2
 8004c74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004c7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c82:	d11f      	bne.n	8004cc4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	015a      	lsls	r2, r3, #5
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	4413      	add	r3, r2
 8004c8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68ba      	ldr	r2, [r7, #8]
 8004c94:	0151      	lsls	r1, r2, #5
 8004c96:	68fa      	ldr	r2, [r7, #12]
 8004c98:	440a      	add	r2, r1
 8004c9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c9e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004ca2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	015a      	lsls	r2, r3, #5
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	4413      	add	r3, r2
 8004cac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	68ba      	ldr	r2, [r7, #8]
 8004cb4:	0151      	lsls	r1, r2, #5
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	440a      	add	r2, r1
 8004cba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004cbe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004cc2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	f003 030f 	and.w	r3, r3, #15
 8004cd4:	2101      	movs	r1, #1
 8004cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8004cda:	041b      	lsls	r3, r3, #16
 8004cdc:	43db      	mvns	r3, r3
 8004cde:	68f9      	ldr	r1, [r7, #12]
 8004ce0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cee:	69da      	ldr	r2, [r3, #28]
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	781b      	ldrb	r3, [r3, #0]
 8004cf4:	f003 030f 	and.w	r3, r3, #15
 8004cf8:	2101      	movs	r1, #1
 8004cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8004cfe:	041b      	lsls	r3, r3, #16
 8004d00:	43db      	mvns	r3, r3
 8004d02:	68f9      	ldr	r1, [r7, #12]
 8004d04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004d08:	4013      	ands	r3, r2
 8004d0a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	015a      	lsls	r2, r3, #5
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	4413      	add	r3, r2
 8004d14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	0159      	lsls	r1, r3, #5
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	440b      	add	r3, r1
 8004d22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d26:	4619      	mov	r1, r3
 8004d28:	4b05      	ldr	r3, [pc, #20]	@ (8004d40 <USB_DeactivateEndpoint+0x1b4>)
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3714      	adds	r7, #20
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr
 8004d3c:	ec337800 	.word	0xec337800
 8004d40:	eff37800 	.word	0xeff37800

08004d44 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b086      	sub	sp, #24
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
 8004d4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	785b      	ldrb	r3, [r3, #1]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	f040 812d 	bne.w	8004fbc <USB_EPStartXfer+0x278>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d132      	bne.n	8004dd0 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	015a      	lsls	r2, r3, #5
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	4413      	add	r3, r2
 8004d72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	693a      	ldr	r2, [r7, #16]
 8004d7a:	0151      	lsls	r1, r2, #5
 8004d7c:	697a      	ldr	r2, [r7, #20]
 8004d7e:	440a      	add	r2, r1
 8004d80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d84:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004d88:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004d8c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1UL << 19));
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	015a      	lsls	r2, r3, #5
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	4413      	add	r3, r2
 8004d96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	693a      	ldr	r2, [r7, #16]
 8004d9e:	0151      	lsls	r1, r2, #5
 8004da0:	697a      	ldr	r2, [r7, #20]
 8004da2:	440a      	add	r2, r1
 8004da4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004da8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004dac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	015a      	lsls	r2, r3, #5
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	4413      	add	r3, r2
 8004db6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dba:	691b      	ldr	r3, [r3, #16]
 8004dbc:	693a      	ldr	r2, [r7, #16]
 8004dbe:	0151      	lsls	r1, r2, #5
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	440a      	add	r2, r1
 8004dc4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004dc8:	0cdb      	lsrs	r3, r3, #19
 8004dca:	04db      	lsls	r3, r3, #19
 8004dcc:	6113      	str	r3, [r2, #16]
 8004dce:	e097      	b.n	8004f00 <USB_EPStartXfer+0x1bc>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	015a      	lsls	r2, r3, #5
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	4413      	add	r3, r2
 8004dd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	0151      	lsls	r1, r2, #5
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	440a      	add	r2, r1
 8004de6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004dea:	0cdb      	lsrs	r3, r3, #19
 8004dec:	04db      	lsls	r3, r3, #19
 8004dee:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	015a      	lsls	r2, r3, #5
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	4413      	add	r3, r2
 8004df8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	693a      	ldr	r2, [r7, #16]
 8004e00:	0151      	lsls	r1, r2, #5
 8004e02:	697a      	ldr	r2, [r7, #20]
 8004e04:	440a      	add	r2, r1
 8004e06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e0a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004e0e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004e12:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d11a      	bne.n	8004e50 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	691a      	ldr	r2, [r3, #16]
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d903      	bls.n	8004e2e <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	689a      	ldr	r2, [r3, #8]
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1UL << 19));
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	015a      	lsls	r2, r3, #5
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	4413      	add	r3, r2
 8004e36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	693a      	ldr	r2, [r7, #16]
 8004e3e:	0151      	lsls	r1, r2, #5
 8004e40:	697a      	ldr	r2, [r7, #20]
 8004e42:	440a      	add	r2, r1
 8004e44:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e48:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004e4c:	6113      	str	r3, [r2, #16]
 8004e4e:	e044      	b.n	8004eda <USB_EPStartXfer+0x196>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	691a      	ldr	r2, [r3, #16]
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	4413      	add	r3, r2
 8004e5a:	1e5a      	subs	r2, r3, #1
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e64:	81fb      	strh	r3, [r7, #14]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	015a      	lsls	r2, r3, #5
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	4413      	add	r3, r2
 8004e6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e72:	691a      	ldr	r2, [r3, #16]
 8004e74:	89fb      	ldrh	r3, [r7, #14]
 8004e76:	04d9      	lsls	r1, r3, #19
 8004e78:	4b8f      	ldr	r3, [pc, #572]	@ (80050b8 <USB_EPStartXfer+0x374>)
 8004e7a:	400b      	ands	r3, r1
 8004e7c:	6939      	ldr	r1, [r7, #16]
 8004e7e:	0148      	lsls	r0, r1, #5
 8004e80:	6979      	ldr	r1, [r7, #20]
 8004e82:	4401      	add	r1, r0
 8004e84:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	791b      	ldrb	r3, [r3, #4]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d122      	bne.n	8004eda <USB_EPStartXfer+0x196>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	015a      	lsls	r2, r3, #5
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	4413      	add	r3, r2
 8004e9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ea0:	691b      	ldr	r3, [r3, #16]
 8004ea2:	693a      	ldr	r2, [r7, #16]
 8004ea4:	0151      	lsls	r1, r2, #5
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	440a      	add	r2, r1
 8004eaa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004eae:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8004eb2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	015a      	lsls	r2, r3, #5
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	4413      	add	r3, r2
 8004ebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ec0:	691a      	ldr	r2, [r3, #16]
 8004ec2:	89fb      	ldrh	r3, [r7, #14]
 8004ec4:	075b      	lsls	r3, r3, #29
 8004ec6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8004eca:	6939      	ldr	r1, [r7, #16]
 8004ecc:	0148      	lsls	r0, r1, #5
 8004ece:	6979      	ldr	r1, [r7, #20]
 8004ed0:	4401      	add	r1, r0
 8004ed2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	015a      	lsls	r2, r3, #5
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ee6:	691a      	ldr	r2, [r3, #16]
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	691b      	ldr	r3, [r3, #16]
 8004eec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ef0:	6939      	ldr	r1, [r7, #16]
 8004ef2:	0148      	lsls	r0, r1, #5
 8004ef4:	6979      	ldr	r1, [r7, #20]
 8004ef6:	4401      	add	r1, r0
 8004ef8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004efc:	4313      	orrs	r3, r2
 8004efe:	610b      	str	r3, [r1, #16]
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	015a      	lsls	r2, r3, #5
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	4413      	add	r3, r2
 8004f08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	693a      	ldr	r2, [r7, #16]
 8004f10:	0151      	lsls	r1, r2, #5
 8004f12:	697a      	ldr	r2, [r7, #20]
 8004f14:	440a      	add	r2, r1
 8004f16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f1a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004f1e:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	791b      	ldrb	r3, [r3, #4]
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d015      	beq.n	8004f54 <USB_EPStartXfer+0x210>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	691b      	ldr	r3, [r3, #16]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 813a 	beq.w	80051a6 <USB_EPStartXfer+0x462>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	f003 030f 	and.w	r3, r3, #15
 8004f42:	2101      	movs	r1, #1
 8004f44:	fa01 f303 	lsl.w	r3, r1, r3
 8004f48:	6979      	ldr	r1, [r7, #20]
 8004f4a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	634b      	str	r3, [r1, #52]	@ 0x34
 8004f52:	e128      	b.n	80051a6 <USB_EPStartXfer+0x462>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d110      	bne.n	8004f86 <USB_EPStartXfer+0x242>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	015a      	lsls	r2, r3, #5
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	4413      	add	r3, r2
 8004f6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	693a      	ldr	r2, [r7, #16]
 8004f74:	0151      	lsls	r1, r2, #5
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	440a      	add	r2, r1
 8004f7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f7e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004f82:	6013      	str	r3, [r2, #0]
 8004f84:	e00f      	b.n	8004fa6 <USB_EPStartXfer+0x262>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	015a      	lsls	r2, r3, #5
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	4413      	add	r3, r2
 8004f8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	693a      	ldr	r2, [r7, #16]
 8004f96:	0151      	lsls	r1, r2, #5
 8004f98:	697a      	ldr	r2, [r7, #20]
 8004f9a:	440a      	add	r2, r1
 8004f9c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004fa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fa4:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	68d9      	ldr	r1, [r3, #12]
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	781a      	ldrb	r2, [r3, #0]
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	691b      	ldr	r3, [r3, #16]
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f000 face 	bl	8005556 <USB_WritePacket>
 8004fba:	e0f4      	b.n	80051a6 <USB_EPStartXfer+0x462>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	015a      	lsls	r2, r3, #5
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	4413      	add	r3, r2
 8004fc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	693a      	ldr	r2, [r7, #16]
 8004fcc:	0151      	lsls	r1, r2, #5
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	440a      	add	r2, r1
 8004fd2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fd6:	0cdb      	lsrs	r3, r3, #19
 8004fd8:	04db      	lsls	r3, r3, #19
 8004fda:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	015a      	lsls	r2, r3, #5
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	4413      	add	r3, r2
 8004fe4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	693a      	ldr	r2, [r7, #16]
 8004fec:	0151      	lsls	r1, r2, #5
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	440a      	add	r2, r1
 8004ff2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ff6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004ffa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004ffe:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d12f      	bne.n	8005066 <USB_EPStartXfer+0x322>
    {
      if (ep->xfer_len > 0U)
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d003      	beq.n	8005016 <USB_EPStartXfer+0x2d2>
      {
        ep->xfer_len = ep->maxpacket;
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	689a      	ldr	r2, [r3, #8]
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	689a      	ldr	r2, [r3, #8]
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	015a      	lsls	r2, r3, #5
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	4413      	add	r3, r2
 8005026:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800502a:	691a      	ldr	r2, [r3, #16]
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	6a1b      	ldr	r3, [r3, #32]
 8005030:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005034:	6939      	ldr	r1, [r7, #16]
 8005036:	0148      	lsls	r0, r1, #5
 8005038:	6979      	ldr	r1, [r7, #20]
 800503a:	4401      	add	r1, r0
 800503c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005040:	4313      	orrs	r3, r2
 8005042:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	015a      	lsls	r2, r3, #5
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	4413      	add	r3, r2
 800504c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	693a      	ldr	r2, [r7, #16]
 8005054:	0151      	lsls	r1, r2, #5
 8005056:	697a      	ldr	r2, [r7, #20]
 8005058:	440a      	add	r2, r1
 800505a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800505e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005062:	6113      	str	r3, [r2, #16]
 8005064:	e062      	b.n	800512c <USB_EPStartXfer+0x3e8>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	691b      	ldr	r3, [r3, #16]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d126      	bne.n	80050bc <USB_EPStartXfer+0x378>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	015a      	lsls	r2, r3, #5
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	4413      	add	r3, r2
 8005076:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800507a:	691a      	ldr	r2, [r3, #16]
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005084:	6939      	ldr	r1, [r7, #16]
 8005086:	0148      	lsls	r0, r1, #5
 8005088:	6979      	ldr	r1, [r7, #20]
 800508a:	4401      	add	r1, r0
 800508c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005090:	4313      	orrs	r3, r2
 8005092:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	015a      	lsls	r2, r3, #5
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	4413      	add	r3, r2
 800509c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	693a      	ldr	r2, [r7, #16]
 80050a4:	0151      	lsls	r1, r2, #5
 80050a6:	697a      	ldr	r2, [r7, #20]
 80050a8:	440a      	add	r2, r1
 80050aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80050ae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80050b2:	6113      	str	r3, [r2, #16]
 80050b4:	e03a      	b.n	800512c <USB_EPStartXfer+0x3e8>
 80050b6:	bf00      	nop
 80050b8:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	691a      	ldr	r2, [r3, #16]
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	4413      	add	r3, r2
 80050c6:	1e5a      	subs	r2, r3, #1
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80050d0:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	89fa      	ldrh	r2, [r7, #14]
 80050d8:	fb03 f202 	mul.w	r2, r3, r2
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	015a      	lsls	r2, r3, #5
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	4413      	add	r3, r2
 80050e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050ec:	691a      	ldr	r2, [r3, #16]
 80050ee:	89fb      	ldrh	r3, [r7, #14]
 80050f0:	04d9      	lsls	r1, r3, #19
 80050f2:	4b2f      	ldr	r3, [pc, #188]	@ (80051b0 <USB_EPStartXfer+0x46c>)
 80050f4:	400b      	ands	r3, r1
 80050f6:	6939      	ldr	r1, [r7, #16]
 80050f8:	0148      	lsls	r0, r1, #5
 80050fa:	6979      	ldr	r1, [r7, #20]
 80050fc:	4401      	add	r1, r0
 80050fe:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005102:	4313      	orrs	r3, r2
 8005104:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	015a      	lsls	r2, r3, #5
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	4413      	add	r3, r2
 800510e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005112:	691a      	ldr	r2, [r3, #16]
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	6a1b      	ldr	r3, [r3, #32]
 8005118:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800511c:	6939      	ldr	r1, [r7, #16]
 800511e:	0148      	lsls	r0, r1, #5
 8005120:	6979      	ldr	r1, [r7, #20]
 8005122:	4401      	add	r1, r0
 8005124:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005128:	4313      	orrs	r3, r2
 800512a:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	791b      	ldrb	r3, [r3, #4]
 8005130:	2b01      	cmp	r3, #1
 8005132:	d128      	bne.n	8005186 <USB_EPStartXfer+0x442>
    {
      if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005140:	2b00      	cmp	r3, #0
 8005142:	d110      	bne.n	8005166 <USB_EPStartXfer+0x422>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	015a      	lsls	r2, r3, #5
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	4413      	add	r3, r2
 800514c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	0151      	lsls	r1, r2, #5
 8005156:	697a      	ldr	r2, [r7, #20]
 8005158:	440a      	add	r2, r1
 800515a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800515e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005162:	6013      	str	r3, [r2, #0]
 8005164:	e00f      	b.n	8005186 <USB_EPStartXfer+0x442>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	015a      	lsls	r2, r3, #5
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	4413      	add	r3, r2
 800516e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	693a      	ldr	r2, [r7, #16]
 8005176:	0151      	lsls	r1, r2, #5
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	440a      	add	r2, r1
 800517c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005180:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005184:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	015a      	lsls	r2, r3, #5
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	4413      	add	r3, r2
 800518e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	693a      	ldr	r2, [r7, #16]
 8005196:	0151      	lsls	r1, r2, #5
 8005198:	697a      	ldr	r2, [r7, #20]
 800519a:	440a      	add	r2, r1
 800519c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80051a0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80051a4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80051a6:	2300      	movs	r3, #0
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3718      	adds	r7, #24
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	1ff80000 	.word	0x1ff80000

080051b4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b089      	sub	sp, #36	@ 0x24
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80051be:	2300      	movs	r3, #0
 80051c0:	613b      	str	r3, [r7, #16]
  __IO uint32_t RegVal;
  HAL_StatusTypeDef ret = HAL_OK;
 80051c2:	2300      	movs	r3, #0
 80051c4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	61bb      	str	r3, [r7, #24]
  uint32_t dma_enable = (USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) >> 0x5U;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	095b      	lsrs	r3, r3, #5
 80051d0:	f003 0301 	and.w	r3, r3, #1
 80051d4:	617b      	str	r3, [r7, #20]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	785b      	ldrb	r3, [r3, #1]
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d149      	bne.n	8005272 <USB_EPStopXfer+0xbe>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	015a      	lsls	r2, r3, #5
 80051e4:	69bb      	ldr	r3, [r7, #24]
 80051e6:	4413      	add	r3, r2
 80051e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80051f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051f6:	f040 80d3 	bne.w	80053a0 <USB_EPStopXfer+0x1ec>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	781b      	ldrb	r3, [r3, #0]
 80051fe:	015a      	lsls	r2, r3, #5
 8005200:	69bb      	ldr	r3, [r7, #24]
 8005202:	4413      	add	r3, r2
 8005204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	683a      	ldr	r2, [r7, #0]
 800520c:	7812      	ldrb	r2, [r2, #0]
 800520e:	0151      	lsls	r1, r2, #5
 8005210:	69ba      	ldr	r2, [r7, #24]
 8005212:	440a      	add	r2, r1
 8005214:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005218:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800521c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	015a      	lsls	r2, r3, #5
 8005224:	69bb      	ldr	r3, [r7, #24]
 8005226:	4413      	add	r3, r2
 8005228:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	683a      	ldr	r2, [r7, #0]
 8005230:	7812      	ldrb	r2, [r2, #0]
 8005232:	0151      	lsls	r1, r2, #5
 8005234:	69ba      	ldr	r2, [r7, #24]
 8005236:	440a      	add	r2, r1
 8005238:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800523c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005240:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	3301      	adds	r3, #1
 8005246:	613b      	str	r3, [r7, #16]

        if (count > 0xF0000U)
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 800524e:	d902      	bls.n	8005256 <USB_EPStopXfer+0xa2>
        {
          ret = HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	77fb      	strb	r3, [r7, #31]
          break;
 8005254:	e0a4      	b.n	80053a0 <USB_EPStopXfer+0x1ec>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA);
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	015a      	lsls	r2, r3, #5
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	4413      	add	r3, r2
 8005260:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800526a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800526e:	d0e8      	beq.n	8005242 <USB_EPStopXfer+0x8e>
 8005270:	e096      	b.n	80053a0 <USB_EPStopXfer+0x1ec>
    }
  }
  else /* OUT endpoint */
  {
    USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	699b      	ldr	r3, [r3, #24]
 8005276:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	619a      	str	r2, [r3, #24]

    if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	695b      	ldr	r3, [r3, #20]
 8005282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005286:	2b00      	cmp	r3, #0
 8005288:	d109      	bne.n	800529e <USB_EPStopXfer+0xea>
    {
      USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800528a:	69bb      	ldr	r3, [r7, #24]
 800528c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	69ba      	ldr	r2, [r7, #24]
 8005294:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005298:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800529c:	6053      	str	r3, [r2, #4]
    }

    if (dma_enable == 0U)
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d113      	bne.n	80052cc <USB_EPStopXfer+0x118>
    {
      do
      {
        count++;
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	3301      	adds	r3, #1
 80052a8:	613b      	str	r3, [r7, #16]

        if (count > 0xF0000U)
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 80052b0:	d902      	bls.n	80052b8 <USB_EPStopXfer+0x104>
        {
          ret = HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	77fb      	strb	r3, [r7, #31]
          break;
 80052b6:	e005      	b.n	80052c4 <USB_EPStopXfer+0x110>
        }
      } while (((USBx->GINTSTS & USB_OTG_GINTSTS_RXFLVL) & USB_OTG_GINTSTS_RXFLVL) != USB_OTG_GINTSTS_RXFLVL);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	f003 0310 	and.w	r3, r3, #16
 80052c0:	2b10      	cmp	r3, #16
 80052c2:	d1ef      	bne.n	80052a4 <USB_EPStopXfer+0xf0>

      /* POP the RX status register to generate the NAK Effective interrupt */
      RegVal = USBx->GRXSTSP;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a1b      	ldr	r3, [r3, #32]
 80052c8:	60fb      	str	r3, [r7, #12]
      UNUSED(RegVal);
 80052ca:	68fb      	ldr	r3, [r7, #12]
    }

    /* Wait for Global NAK effective to be set */
    count = 0U;
 80052cc:	2300      	movs	r3, #0
 80052ce:	613b      	str	r3, [r7, #16]

    do
    {
      count++;
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	3301      	adds	r3, #1
 80052d4:	613b      	str	r3, [r7, #16]

      if (count > 0xF0000U)
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 80052dc:	d902      	bls.n	80052e4 <USB_EPStopXfer+0x130>
      {
        ret = HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	77fb      	strb	r3, [r7, #31]
        break;
 80052e2:	e005      	b.n	80052f0 <USB_EPStopXfer+0x13c>
      }
    } while (((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	695b      	ldr	r3, [r3, #20]
              & USB_OTG_GINTSTS_BOUTNAKEFF) != USB_OTG_GINTSTS_BOUTNAKEFF);
 80052e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052ec:	2b80      	cmp	r3, #128	@ 0x80
 80052ee:	d1ef      	bne.n	80052d0 <USB_EPStopXfer+0x11c>

    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	015a      	lsls	r2, r3, #5
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	4413      	add	r3, r2
 80052fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	683a      	ldr	r2, [r7, #0]
 8005302:	7812      	ldrb	r2, [r2, #0]
 8005304:	0151      	lsls	r1, r2, #5
 8005306:	69ba      	ldr	r2, [r7, #24]
 8005308:	440a      	add	r2, r1
 800530a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800530e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005312:	6013      	str	r3, [r2, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	781b      	ldrb	r3, [r3, #0]
 8005318:	015a      	lsls	r2, r3, #5
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	4413      	add	r3, r2
 800531e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	683a      	ldr	r2, [r7, #0]
 8005326:	7812      	ldrb	r2, [r2, #0]
 8005328:	0151      	lsls	r1, r2, #5
 800532a:	69ba      	ldr	r2, [r7, #24]
 800532c:	440a      	add	r2, r1
 800532e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005332:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005336:	6013      	str	r3, [r2, #0]

    /* Wait for EP disable to take effect */
    count = 0U;
 8005338:	2300      	movs	r3, #0
 800533a:	613b      	str	r3, [r7, #16]

    do
    {
      count++;
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	3301      	adds	r3, #1
 8005340:	613b      	str	r3, [r7, #16]

      if (count > 0xF0000U)
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 8005348:	d902      	bls.n	8005350 <USB_EPStopXfer+0x19c>
      {
        ret = HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	77fb      	strb	r3, [r7, #31]
        break;
 800534e:	e00b      	b.n	8005368 <USB_EPStopXfer+0x1b4>
      }
    } while (((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_EPDISD)
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	015a      	lsls	r2, r3, #5
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	4413      	add	r3, r2
 800535a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800535e:	689b      	ldr	r3, [r3, #8]
              & USB_OTG_DOEPINT_EPDISD) != USB_OTG_DOEPINT_EPDISD);
 8005360:	f003 0302 	and.w	r3, r3, #2
 8005364:	2b02      	cmp	r3, #2
 8005366:	d1e9      	bne.n	800533c <USB_EPStopXfer+0x188>

    /* Clear OUT EP disable interrupt */
    USBx_OUTEP(ep->num)->DOEPINT |= USB_OTG_DOEPINT_EPDISD;
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	781b      	ldrb	r3, [r3, #0]
 800536c:	015a      	lsls	r2, r3, #5
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	4413      	add	r3, r2
 8005372:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	683a      	ldr	r2, [r7, #0]
 800537a:	7812      	ldrb	r2, [r2, #0]
 800537c:	0151      	lsls	r1, r2, #5
 800537e:	69ba      	ldr	r2, [r7, #24]
 8005380:	440a      	add	r2, r1
 8005382:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005386:	f043 0302 	orr.w	r3, r3, #2
 800538a:	6093      	str	r3, [r2, #8]

    /* Clear Global OUT NAK */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	69ba      	ldr	r2, [r7, #24]
 8005396:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800539a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800539e:	6053      	str	r3, [r2, #4]
  }

  return ret;
 80053a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3724      	adds	r7, #36	@ 0x24
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr

080053ae <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80053ae:	b480      	push	{r7}
 80053b0:	b085      	sub	sp, #20
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	6078      	str	r0, [r7, #4]
 80053b6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	785b      	ldrb	r3, [r3, #1]
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d12c      	bne.n	8005424 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	015a      	lsls	r2, r3, #5
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	4413      	add	r3, r2
 80053d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	db12      	blt.n	8005402 <USB_EPSetStall+0x54>
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00f      	beq.n	8005402 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	015a      	lsls	r2, r3, #5
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	4413      	add	r3, r2
 80053ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	68ba      	ldr	r2, [r7, #8]
 80053f2:	0151      	lsls	r1, r2, #5
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	440a      	add	r2, r1
 80053f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80053fc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005400:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	015a      	lsls	r2, r3, #5
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	4413      	add	r3, r2
 800540a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68ba      	ldr	r2, [r7, #8]
 8005412:	0151      	lsls	r1, r2, #5
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	440a      	add	r2, r1
 8005418:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800541c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005420:	6013      	str	r3, [r2, #0]
 8005422:	e02b      	b.n	800547c <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	015a      	lsls	r2, r3, #5
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	4413      	add	r3, r2
 800542c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	2b00      	cmp	r3, #0
 8005434:	db12      	blt.n	800545c <USB_EPSetStall+0xae>
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00f      	beq.n	800545c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	015a      	lsls	r2, r3, #5
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	4413      	add	r3, r2
 8005444:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	68ba      	ldr	r2, [r7, #8]
 800544c:	0151      	lsls	r1, r2, #5
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	440a      	add	r2, r1
 8005452:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005456:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800545a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	015a      	lsls	r2, r3, #5
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	4413      	add	r3, r2
 8005464:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68ba      	ldr	r2, [r7, #8]
 800546c:	0151      	lsls	r1, r2, #5
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	440a      	add	r2, r1
 8005472:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005476:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800547a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3714      	adds	r7, #20
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr

0800548a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800548a:	b480      	push	{r7}
 800548c:	b085      	sub	sp, #20
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
 8005492:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	785b      	ldrb	r3, [r3, #1]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d128      	bne.n	80054f8 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	015a      	lsls	r2, r3, #5
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	4413      	add	r3, r2
 80054ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68ba      	ldr	r2, [r7, #8]
 80054b6:	0151      	lsls	r1, r2, #5
 80054b8:	68fa      	ldr	r2, [r7, #12]
 80054ba:	440a      	add	r2, r1
 80054bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80054c0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80054c4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	791b      	ldrb	r3, [r3, #4]
 80054ca:	2b03      	cmp	r3, #3
 80054cc:	d003      	beq.n	80054d6 <USB_EPClearStall+0x4c>
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	791b      	ldrb	r3, [r3, #4]
 80054d2:	2b02      	cmp	r3, #2
 80054d4:	d138      	bne.n	8005548 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	015a      	lsls	r2, r3, #5
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	4413      	add	r3, r2
 80054de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68ba      	ldr	r2, [r7, #8]
 80054e6:	0151      	lsls	r1, r2, #5
 80054e8:	68fa      	ldr	r2, [r7, #12]
 80054ea:	440a      	add	r2, r1
 80054ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80054f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054f4:	6013      	str	r3, [r2, #0]
 80054f6:	e027      	b.n	8005548 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	015a      	lsls	r2, r3, #5
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	4413      	add	r3, r2
 8005500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68ba      	ldr	r2, [r7, #8]
 8005508:	0151      	lsls	r1, r2, #5
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	440a      	add	r2, r1
 800550e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005512:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005516:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	791b      	ldrb	r3, [r3, #4]
 800551c:	2b03      	cmp	r3, #3
 800551e:	d003      	beq.n	8005528 <USB_EPClearStall+0x9e>
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	791b      	ldrb	r3, [r3, #4]
 8005524:	2b02      	cmp	r3, #2
 8005526:	d10f      	bne.n	8005548 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	015a      	lsls	r2, r3, #5
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	4413      	add	r3, r2
 8005530:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68ba      	ldr	r2, [r7, #8]
 8005538:	0151      	lsls	r1, r2, #5
 800553a:	68fa      	ldr	r2, [r7, #12]
 800553c:	440a      	add	r2, r1
 800553e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005542:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005546:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	3714      	adds	r7, #20
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr

08005556 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8005556:	b480      	push	{r7}
 8005558:	b089      	sub	sp, #36	@ 0x24
 800555a:	af00      	add	r7, sp, #0
 800555c:	60f8      	str	r0, [r7, #12]
 800555e:	60b9      	str	r1, [r7, #8]
 8005560:	4611      	mov	r1, r2
 8005562:	461a      	mov	r2, r3
 8005564:	460b      	mov	r3, r1
 8005566:	71fb      	strb	r3, [r7, #7]
 8005568:	4613      	mov	r3, r2
 800556a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8005574:	88bb      	ldrh	r3, [r7, #4]
 8005576:	3303      	adds	r3, #3
 8005578:	089b      	lsrs	r3, r3, #2
 800557a:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800557c:	2300      	movs	r3, #0
 800557e:	61bb      	str	r3, [r7, #24]
 8005580:	e018      	b.n	80055b4 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005582:	79fb      	ldrb	r3, [r7, #7]
 8005584:	031a      	lsls	r2, r3, #12
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	4413      	add	r3, r2
 800558a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800558e:	461a      	mov	r2, r3
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	6013      	str	r3, [r2, #0]
    pSrc++;
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	3301      	adds	r3, #1
 800559a:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	3301      	adds	r3, #1
 80055a0:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	3301      	adds	r3, #1
 80055a6:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80055a8:	69fb      	ldr	r3, [r7, #28]
 80055aa:	3301      	adds	r3, #1
 80055ac:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80055ae:	69bb      	ldr	r3, [r7, #24]
 80055b0:	3301      	adds	r3, #1
 80055b2:	61bb      	str	r3, [r7, #24]
 80055b4:	69ba      	ldr	r2, [r7, #24]
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d3e2      	bcc.n	8005582 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3724      	adds	r7, #36	@ 0x24
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr

080055ca <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80055ca:	b480      	push	{r7}
 80055cc:	b08b      	sub	sp, #44	@ 0x2c
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	60f8      	str	r0, [r7, #12]
 80055d2:	60b9      	str	r1, [r7, #8]
 80055d4:	4613      	mov	r3, r2
 80055d6:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80055e0:	88fb      	ldrh	r3, [r7, #6]
 80055e2:	089b      	lsrs	r3, r3, #2
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80055e8:	88fb      	ldrh	r3, [r7, #6]
 80055ea:	f003 0303 	and.w	r3, r3, #3
 80055ee:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80055f0:	2300      	movs	r3, #0
 80055f2:	623b      	str	r3, [r7, #32]
 80055f4:	e014      	b.n	8005620 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80055f6:	69bb      	ldr	r3, [r7, #24]
 80055f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005600:	601a      	str	r2, [r3, #0]
    pDest++;
 8005602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005604:	3301      	adds	r3, #1
 8005606:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560a:	3301      	adds	r3, #1
 800560c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800560e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005610:	3301      	adds	r3, #1
 8005612:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005616:	3301      	adds	r3, #1
 8005618:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800561a:	6a3b      	ldr	r3, [r7, #32]
 800561c:	3301      	adds	r3, #1
 800561e:	623b      	str	r3, [r7, #32]
 8005620:	6a3a      	ldr	r2, [r7, #32]
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	429a      	cmp	r2, r3
 8005626:	d3e6      	bcc.n	80055f6 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005628:	8bfb      	ldrh	r3, [r7, #30]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d01e      	beq.n	800566c <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800562e:	2300      	movs	r3, #0
 8005630:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005638:	461a      	mov	r2, r3
 800563a:	f107 0310 	add.w	r3, r7, #16
 800563e:	6812      	ldr	r2, [r2, #0]
 8005640:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005642:	693a      	ldr	r2, [r7, #16]
 8005644:	6a3b      	ldr	r3, [r7, #32]
 8005646:	b2db      	uxtb	r3, r3
 8005648:	00db      	lsls	r3, r3, #3
 800564a:	fa22 f303 	lsr.w	r3, r2, r3
 800564e:	b2da      	uxtb	r2, r3
 8005650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005652:	701a      	strb	r2, [r3, #0]
      i++;
 8005654:	6a3b      	ldr	r3, [r7, #32]
 8005656:	3301      	adds	r3, #1
 8005658:	623b      	str	r3, [r7, #32]
      pDest++;
 800565a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800565c:	3301      	adds	r3, #1
 800565e:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005660:	8bfb      	ldrh	r3, [r7, #30]
 8005662:	3b01      	subs	r3, #1
 8005664:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005666:	8bfb      	ldrh	r3, [r7, #30]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d1ea      	bne.n	8005642 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800566c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800566e:	4618      	mov	r0, r3
 8005670:	372c      	adds	r7, #44	@ 0x2c
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr

0800567a <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800567a:	b480      	push	{r7}
 800567c:	b085      	sub	sp, #20
 800567e:	af00      	add	r7, sp, #0
 8005680:	6078      	str	r0, [r7, #4]
 8005682:	460b      	mov	r3, r1
 8005684:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005698:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800569c:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	78fb      	ldrb	r3, [r7, #3]
 80056a8:	011b      	lsls	r3, r3, #4
 80056aa:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80056ae:	68f9      	ldr	r1, [r7, #12]
 80056b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056b4:	4313      	orrs	r3, r2
 80056b6:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3714      	adds	r7, #20
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr

080056c6 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80056c6:	b480      	push	{r7}
 80056c8:	b085      	sub	sp, #20
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	68fa      	ldr	r2, [r7, #12]
 80056dc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80056e0:	f023 0303 	bic.w	r3, r3, #3
 80056e4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056f4:	f023 0302 	bic.w	r3, r3, #2
 80056f8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80056fa:	2300      	movs	r3, #0
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3714      	adds	r7, #20
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr

08005708 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005708:	b480      	push	{r7}
 800570a:	b085      	sub	sp, #20
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68fa      	ldr	r2, [r7, #12]
 800571e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005722:	f023 0303 	bic.w	r3, r3, #3
 8005726:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	68fa      	ldr	r2, [r7, #12]
 8005732:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005736:	f043 0302 	orr.w	r3, r3, #2
 800573a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800573c:	2300      	movs	r3, #0
}
 800573e:	4618      	mov	r0, r3
 8005740:	3714      	adds	r7, #20
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr

0800574a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800574a:	b480      	push	{r7}
 800574c:	b085      	sub	sp, #20
 800574e:	af00      	add	r7, sp, #0
 8005750:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	695b      	ldr	r3, [r3, #20]
 8005756:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	699b      	ldr	r3, [r3, #24]
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	4013      	ands	r3, r2
 8005760:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005762:	68fb      	ldr	r3, [r7, #12]
}
 8005764:	4618      	mov	r0, r3
 8005766:	3714      	adds	r7, #20
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr

08005770 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005770:	b480      	push	{r7}
 8005772:	b085      	sub	sp, #20
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005782:	699b      	ldr	r3, [r3, #24]
 8005784:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800578c:	69db      	ldr	r3, [r3, #28]
 800578e:	68ba      	ldr	r2, [r7, #8]
 8005790:	4013      	ands	r3, r2
 8005792:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	0c1b      	lsrs	r3, r3, #16
}
 8005798:	4618      	mov	r0, r3
 800579a:	3714      	adds	r7, #20
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr

080057a4 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b085      	sub	sp, #20
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057b6:	699b      	ldr	r3, [r3, #24]
 80057b8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057c0:	69db      	ldr	r3, [r3, #28]
 80057c2:	68ba      	ldr	r2, [r7, #8]
 80057c4:	4013      	ands	r3, r2
 80057c6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	b29b      	uxth	r3, r3
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3714      	adds	r7, #20
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr

080057d8 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	460b      	mov	r3, r1
 80057e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80057e8:	78fb      	ldrb	r3, [r7, #3]
 80057ea:	015a      	lsls	r2, r3, #5
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	4413      	add	r3, r2
 80057f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057fe:	695b      	ldr	r3, [r3, #20]
 8005800:	68ba      	ldr	r2, [r7, #8]
 8005802:	4013      	ands	r3, r2
 8005804:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005806:	68bb      	ldr	r3, [r7, #8]
}
 8005808:	4618      	mov	r0, r3
 800580a:	3714      	adds	r7, #20
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005814:	b480      	push	{r7}
 8005816:	b087      	sub	sp, #28
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	460b      	mov	r3, r1
 800581e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800582a:	691b      	ldr	r3, [r3, #16]
 800582c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005834:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005836:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005838:	78fb      	ldrb	r3, [r7, #3]
 800583a:	f003 030f 	and.w	r3, r3, #15
 800583e:	68fa      	ldr	r2, [r7, #12]
 8005840:	fa22 f303 	lsr.w	r3, r2, r3
 8005844:	01db      	lsls	r3, r3, #7
 8005846:	b2db      	uxtb	r3, r3
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	4313      	orrs	r3, r2
 800584c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800584e:	78fb      	ldrb	r3, [r7, #3]
 8005850:	015a      	lsls	r2, r3, #5
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	4413      	add	r3, r2
 8005856:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	693a      	ldr	r2, [r7, #16]
 800585e:	4013      	ands	r3, r2
 8005860:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005862:	68bb      	ldr	r3, [r7, #8]
}
 8005864:	4618      	mov	r0, r3
 8005866:	371c      	adds	r7, #28
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	695b      	ldr	r3, [r3, #20]
 800587c:	f003 0301 	and.w	r3, r3, #1
}
 8005880:	4618      	mov	r0, r3
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800588c:	b480      	push	{r7}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68fa      	ldr	r2, [r7, #12]
 80058a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80058a6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80058aa:	f023 0307 	bic.w	r3, r3, #7
 80058ae:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058c2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3714      	adds	r7, #20
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
	...

080058d4 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, const uint8_t *psetup)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b085      	sub	sp, #20
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	333c      	adds	r3, #60	@ 0x3c
 80058e6:	3304      	adds	r3, #4
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	4a1c      	ldr	r2, [pc, #112]	@ (8005960 <USB_EP0_OutStart+0x8c>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d90a      	bls.n	800590a <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005900:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005904:	d101      	bne.n	800590a <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8005906:	2300      	movs	r3, #0
 8005908:	e024      	b.n	8005954 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005910:	461a      	mov	r2, r3
 8005912:	2300      	movs	r3, #0
 8005914:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	68fa      	ldr	r2, [r7, #12]
 8005920:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005924:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005928:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	68fa      	ldr	r2, [r7, #12]
 8005934:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005938:	f043 0318 	orr.w	r3, r3, #24
 800593c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800594c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005950:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	3714      	adds	r7, #20
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr
 8005960:	4f54300a 	.word	0x4f54300a

08005964 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800596c:	2300      	movs	r3, #0
 800596e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	3301      	adds	r3, #1
 8005974:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800597c:	d901      	bls.n	8005982 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e022      	b.n	80059c8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	691b      	ldr	r3, [r3, #16]
 8005986:	2b00      	cmp	r3, #0
 8005988:	daf2      	bge.n	8005970 <USB_CoreReset+0xc>

  count = 10U;
 800598a:	230a      	movs	r3, #10
 800598c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800598e:	e002      	b.n	8005996 <USB_CoreReset+0x32>
  {
    count--;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	3b01      	subs	r3, #1
 8005994:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d1f9      	bne.n	8005990 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	691b      	ldr	r3, [r3, #16]
 80059a0:	f043 0201 	orr.w	r2, r3, #1
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	3301      	adds	r3, #1
 80059ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059b4:	d901      	bls.n	80059ba <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80059b6:	2303      	movs	r3, #3
 80059b8:	e006      	b.n	80059c8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	f003 0301 	and.w	r3, r3, #1
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d0f0      	beq.n	80059a8 <USB_CoreReset+0x44>

  return HAL_OK;
 80059c6:	2300      	movs	r3, #0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3714      	adds	r7, #20
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	460b      	mov	r3, r1
 80059de:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 80059e0:	2010      	movs	r0, #16
 80059e2:	f002 fad3 	bl	8007f8c <USBD_static_malloc>
 80059e6:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d109      	bne.n	8005a02 <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	32b0      	adds	r2, #176	@ 0xb0
 80059f8:	2100      	movs	r1, #0
 80059fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80059fe:	2302      	movs	r3, #2
 8005a00:	e048      	b.n	8005a94 <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	32b0      	adds	r2, #176	@ 0xb0
 8005a0c:	68f9      	ldr	r1, [r7, #12]
 8005a0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	32b0      	adds	r2, #176	@ 0xb0
 8005a1c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	7c1b      	ldrb	r3, [r3, #16]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10d      	bne.n	8005a4a <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 8005a2e:	4b1b      	ldr	r3, [pc, #108]	@ (8005a9c <USBD_HID_Init+0xc8>)
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	f003 020f 	and.w	r2, r3, #15
 8005a36:	6879      	ldr	r1, [r7, #4]
 8005a38:	4613      	mov	r3, r2
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	4413      	add	r3, r2
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	440b      	add	r3, r1
 8005a42:	331c      	adds	r3, #28
 8005a44:	2207      	movs	r2, #7
 8005a46:	601a      	str	r2, [r3, #0]
 8005a48:	e00c      	b.n	8005a64 <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 8005a4a:	4b14      	ldr	r3, [pc, #80]	@ (8005a9c <USBD_HID_Init+0xc8>)
 8005a4c:	781b      	ldrb	r3, [r3, #0]
 8005a4e:	f003 020f 	and.w	r2, r3, #15
 8005a52:	6879      	ldr	r1, [r7, #4]
 8005a54:	4613      	mov	r3, r2
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	4413      	add	r3, r2
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	440b      	add	r3, r1
 8005a5e:	331c      	adds	r3, #28
 8005a60:	2201      	movs	r2, #1
 8005a62:	601a      	str	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8005a64:	4b0d      	ldr	r3, [pc, #52]	@ (8005a9c <USBD_HID_Init+0xc8>)
 8005a66:	7819      	ldrb	r1, [r3, #0]
 8005a68:	2304      	movs	r3, #4
 8005a6a:	2203      	movs	r2, #3
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f002 f88d 	bl	8007b8c <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 8005a72:	4b0a      	ldr	r3, [pc, #40]	@ (8005a9c <USBD_HID_Init+0xc8>)
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	f003 020f 	and.w	r2, r3, #15
 8005a7a:	6879      	ldr	r1, [r7, #4]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	4413      	add	r3, r2
 8005a82:	009b      	lsls	r3, r3, #2
 8005a84:	440b      	add	r3, r1
 8005a86:	3323      	adds	r3, #35	@ 0x23
 8005a88:	2201      	movs	r2, #1
 8005a8a:	701a      	strb	r2, [r3, #0]

  hhid->state = USBD_HID_IDLE;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8005a92:	2300      	movs	r3, #0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3710      	adds	r7, #16
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	200000ca 	.word	0x200000ca

08005aa0 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b082      	sub	sp, #8
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 8005aac:	4b1f      	ldr	r3, [pc, #124]	@ (8005b2c <USBD_HID_DeInit+0x8c>)
 8005aae:	781b      	ldrb	r3, [r3, #0]
 8005ab0:	4619      	mov	r1, r3
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f002 f8a8 	bl	8007c08 <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 8005ab8:	4b1c      	ldr	r3, [pc, #112]	@ (8005b2c <USBD_HID_DeInit+0x8c>)
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	f003 020f 	and.w	r2, r3, #15
 8005ac0:	6879      	ldr	r1, [r7, #4]
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	4413      	add	r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	440b      	add	r3, r1
 8005acc:	3323      	adds	r3, #35	@ 0x23
 8005ace:	2200      	movs	r2, #0
 8005ad0:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 8005ad2:	4b16      	ldr	r3, [pc, #88]	@ (8005b2c <USBD_HID_DeInit+0x8c>)
 8005ad4:	781b      	ldrb	r3, [r3, #0]
 8005ad6:	f003 020f 	and.w	r2, r3, #15
 8005ada:	6879      	ldr	r1, [r7, #4]
 8005adc:	4613      	mov	r3, r2
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	4413      	add	r3, r2
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	440b      	add	r3, r1
 8005ae6:	331c      	adds	r3, #28
 8005ae8:	2200      	movs	r2, #0
 8005aea:	601a      	str	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	32b0      	adds	r2, #176	@ 0xb0
 8005af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d011      	beq.n	8005b22 <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	32b0      	adds	r2, #176	@ 0xb0
 8005b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f002 fa4b 	bl	8007fa8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	32b0      	adds	r2, #176	@ 0xb0
 8005b1c:	2100      	movs	r1, #0
 8005b1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 8005b22:	2300      	movs	r3, #0
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3708      	adds	r7, #8
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	200000ca 	.word	0x200000ca

08005b30 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b086      	sub	sp, #24
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	32b0      	adds	r2, #176	@ 0xb0
 8005b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b48:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d101      	bne.n	8005b5c <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8005b58:	2303      	movs	r3, #3
 8005b5a:	e0e8      	b.n	8005d2e <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	781b      	ldrb	r3, [r3, #0]
 8005b60:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d046      	beq.n	8005bf6 <USBD_HID_Setup+0xc6>
 8005b68:	2b20      	cmp	r3, #32
 8005b6a:	f040 80d8 	bne.w	8005d1e <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	785b      	ldrb	r3, [r3, #1]
 8005b72:	3b02      	subs	r3, #2
 8005b74:	2b09      	cmp	r3, #9
 8005b76:	d836      	bhi.n	8005be6 <USBD_HID_Setup+0xb6>
 8005b78:	a201      	add	r2, pc, #4	@ (adr r2, 8005b80 <USBD_HID_Setup+0x50>)
 8005b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b7e:	bf00      	nop
 8005b80:	08005bd7 	.word	0x08005bd7
 8005b84:	08005bb7 	.word	0x08005bb7
 8005b88:	08005be7 	.word	0x08005be7
 8005b8c:	08005be7 	.word	0x08005be7
 8005b90:	08005be7 	.word	0x08005be7
 8005b94:	08005be7 	.word	0x08005be7
 8005b98:	08005be7 	.word	0x08005be7
 8005b9c:	08005be7 	.word	0x08005be7
 8005ba0:	08005bc5 	.word	0x08005bc5
 8005ba4:	08005ba9 	.word	0x08005ba9
      {
        case USBD_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	885b      	ldrh	r3, [r3, #2]
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	461a      	mov	r2, r3
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	601a      	str	r2, [r3, #0]
          break;
 8005bb4:	e01e      	b.n	8005bf4 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	4619      	mov	r1, r3
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f001 fc25 	bl	800740c <USBD_CtlSendData>
          break;
 8005bc2:	e017      	b.n	8005bf4 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	885b      	ldrh	r3, [r3, #2]
 8005bc8:	0a1b      	lsrs	r3, r3, #8
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	461a      	mov	r2, r3
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	605a      	str	r2, [r3, #4]
          break;
 8005bd4:	e00e      	b.n	8005bf4 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	3304      	adds	r3, #4
 8005bda:	2201      	movs	r2, #1
 8005bdc:	4619      	mov	r1, r3
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f001 fc14 	bl	800740c <USBD_CtlSendData>
          break;
 8005be4:	e006      	b.n	8005bf4 <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8005be6:	6839      	ldr	r1, [r7, #0]
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f001 fb92 	bl	8007312 <USBD_CtlError>
          ret = USBD_FAIL;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	75fb      	strb	r3, [r7, #23]
          break;
 8005bf2:	bf00      	nop
      }
      break;
 8005bf4:	e09a      	b.n	8005d2c <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	785b      	ldrb	r3, [r3, #1]
 8005bfa:	2b0b      	cmp	r3, #11
 8005bfc:	f200 8086 	bhi.w	8005d0c <USBD_HID_Setup+0x1dc>
 8005c00:	a201      	add	r2, pc, #4	@ (adr r2, 8005c08 <USBD_HID_Setup+0xd8>)
 8005c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c06:	bf00      	nop
 8005c08:	08005c39 	.word	0x08005c39
 8005c0c:	08005d1b 	.word	0x08005d1b
 8005c10:	08005d0d 	.word	0x08005d0d
 8005c14:	08005d0d 	.word	0x08005d0d
 8005c18:	08005d0d 	.word	0x08005d0d
 8005c1c:	08005d0d 	.word	0x08005d0d
 8005c20:	08005c63 	.word	0x08005c63
 8005c24:	08005d0d 	.word	0x08005d0d
 8005c28:	08005d0d 	.word	0x08005d0d
 8005c2c:	08005d0d 	.word	0x08005d0d
 8005c30:	08005cbb 	.word	0x08005cbb
 8005c34:	08005ce5 	.word	0x08005ce5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	2b03      	cmp	r3, #3
 8005c42:	d107      	bne.n	8005c54 <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005c44:	f107 030a 	add.w	r3, r7, #10
 8005c48:	2202      	movs	r2, #2
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	f001 fbdd 	bl	800740c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005c52:	e063      	b.n	8005d1c <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8005c54:	6839      	ldr	r1, [r7, #0]
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f001 fb5b 	bl	8007312 <USBD_CtlError>
            ret = USBD_FAIL;
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	75fb      	strb	r3, [r7, #23]
          break;
 8005c60:	e05c      	b.n	8005d1c <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	885b      	ldrh	r3, [r3, #2]
 8005c66:	0a1b      	lsrs	r3, r3, #8
 8005c68:	b29b      	uxth	r3, r3
 8005c6a:	2b22      	cmp	r3, #34	@ 0x22
 8005c6c:	d108      	bne.n	8005c80 <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	88db      	ldrh	r3, [r3, #6]
 8005c72:	2b4a      	cmp	r3, #74	@ 0x4a
 8005c74:	bf28      	it	cs
 8005c76:	234a      	movcs	r3, #74	@ 0x4a
 8005c78:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 8005c7a:	4b2f      	ldr	r3, [pc, #188]	@ (8005d38 <USBD_HID_Setup+0x208>)
 8005c7c:	613b      	str	r3, [r7, #16]
 8005c7e:	e015      	b.n	8005cac <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	885b      	ldrh	r3, [r3, #2]
 8005c84:	0a1b      	lsrs	r3, r3, #8
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	2b21      	cmp	r3, #33	@ 0x21
 8005c8a:	d108      	bne.n	8005c9e <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 8005c8c:	4b2b      	ldr	r3, [pc, #172]	@ (8005d3c <USBD_HID_Setup+0x20c>)
 8005c8e:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	88db      	ldrh	r3, [r3, #6]
 8005c94:	2b09      	cmp	r3, #9
 8005c96:	bf28      	it	cs
 8005c98:	2309      	movcs	r3, #9
 8005c9a:	82bb      	strh	r3, [r7, #20]
 8005c9c:	e006      	b.n	8005cac <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 8005c9e:	6839      	ldr	r1, [r7, #0]
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f001 fb36 	bl	8007312 <USBD_CtlError>
            ret = USBD_FAIL;
 8005ca6:	2303      	movs	r3, #3
 8005ca8:	75fb      	strb	r3, [r7, #23]
            break;
 8005caa:	e037      	b.n	8005d1c <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 8005cac:	8abb      	ldrh	r3, [r7, #20]
 8005cae:	461a      	mov	r2, r3
 8005cb0:	6939      	ldr	r1, [r7, #16]
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f001 fbaa 	bl	800740c <USBD_CtlSendData>
          break;
 8005cb8:	e030      	b.n	8005d1c <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	2b03      	cmp	r3, #3
 8005cc4:	d107      	bne.n	8005cd6 <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	3308      	adds	r3, #8
 8005cca:	2201      	movs	r2, #1
 8005ccc:	4619      	mov	r1, r3
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f001 fb9c 	bl	800740c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005cd4:	e022      	b.n	8005d1c <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8005cd6:	6839      	ldr	r1, [r7, #0]
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f001 fb1a 	bl	8007312 <USBD_CtlError>
            ret = USBD_FAIL;
 8005cde:	2303      	movs	r3, #3
 8005ce0:	75fb      	strb	r3, [r7, #23]
          break;
 8005ce2:	e01b      	b.n	8005d1c <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	2b03      	cmp	r3, #3
 8005cee:	d106      	bne.n	8005cfe <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	885b      	ldrh	r3, [r3, #2]
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005cfc:	e00e      	b.n	8005d1c <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8005cfe:	6839      	ldr	r1, [r7, #0]
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f001 fb06 	bl	8007312 <USBD_CtlError>
            ret = USBD_FAIL;
 8005d06:	2303      	movs	r3, #3
 8005d08:	75fb      	strb	r3, [r7, #23]
          break;
 8005d0a:	e007      	b.n	8005d1c <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005d0c:	6839      	ldr	r1, [r7, #0]
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f001 faff 	bl	8007312 <USBD_CtlError>
          ret = USBD_FAIL;
 8005d14:	2303      	movs	r3, #3
 8005d16:	75fb      	strb	r3, [r7, #23]
          break;
 8005d18:	e000      	b.n	8005d1c <USBD_HID_Setup+0x1ec>
          break;
 8005d1a:	bf00      	nop
      }
      break;
 8005d1c:	e006      	b.n	8005d2c <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 8005d1e:	6839      	ldr	r1, [r7, #0]
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f001 faf6 	bl	8007312 <USBD_CtlError>
      ret = USBD_FAIL;
 8005d26:	2303      	movs	r3, #3
 8005d28:	75fb      	strb	r3, [r7, #23]
      break;
 8005d2a:	bf00      	nop
  }

  return (uint8_t)ret;
 8005d2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3718      	adds	r7, #24
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	20000080 	.word	0x20000080
 8005d3c:	20000068 	.word	0x20000068

08005d40 <USBD_HID_SendReport>:
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len, uint8_t ClassId)
{
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	60f8      	str	r0, [r7, #12]
 8005d48:	60b9      	str	r1, [r7, #8]
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	32b0      	adds	r2, #176	@ 0xb0
 8005d58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d5c:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hhid == NULL)
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d101      	bne.n	8005d68 <USBD_HID_SendReport+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e014      	b.n	8005d92 <USBD_HID_SendReport+0x52>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, ClassId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	2b03      	cmp	r3, #3
 8005d72:	d10d      	bne.n	8005d90 <USBD_HID_SendReport+0x50>
  {
    if (hhid->state == USBD_HID_IDLE)
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	7b1b      	ldrb	r3, [r3, #12]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d109      	bne.n	8005d90 <USBD_HID_SendReport+0x50>
    {
      hhid->state = USBD_HID_BUSY;
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	731a      	strb	r2, [r3, #12]
      (void)USBD_LL_Transmit(pdev, HIDInEpAdd, report, len);
 8005d82:	4b06      	ldr	r3, [pc, #24]	@ (8005d9c <USBD_HID_SendReport+0x5c>)
 8005d84:	7819      	ldrb	r1, [r3, #0]
 8005d86:	88fb      	ldrh	r3, [r7, #6]
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	68f8      	ldr	r0, [r7, #12]
 8005d8c:	f002 f840 	bl	8007e10 <USBD_LL_Transmit>
    }
  }

  return (uint8_t)USBD_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3718      	adds	r7, #24
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	bf00      	nop
 8005d9c:	200000ca 	.word	0x200000ca

08005da0 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b084      	sub	sp, #16
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8005da8:	2181      	movs	r1, #129	@ 0x81
 8005daa:	4809      	ldr	r0, [pc, #36]	@ (8005dd0 <USBD_HID_GetFSCfgDesc+0x30>)
 8005dac:	f000 fc4e 	bl	800664c <USBD_GetEpDesc>
 8005db0:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d002      	beq.n	8005dbe <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2222      	movs	r2, #34	@ 0x22
 8005dc2:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8005dc4:	4b02      	ldr	r3, [pc, #8]	@ (8005dd0 <USBD_HID_GetFSCfgDesc+0x30>)
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3710      	adds	r7, #16
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	20000044 	.word	0x20000044

08005dd4 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8005ddc:	2181      	movs	r1, #129	@ 0x81
 8005dde:	4809      	ldr	r0, [pc, #36]	@ (8005e04 <USBD_HID_GetHSCfgDesc+0x30>)
 8005de0:	f000 fc34 	bl	800664c <USBD_GetEpDesc>
 8005de4:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d002      	beq.n	8005df2 <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2207      	movs	r2, #7
 8005df0:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2222      	movs	r2, #34	@ 0x22
 8005df6:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8005df8:	4b02      	ldr	r3, [pc, #8]	@ (8005e04 <USBD_HID_GetHSCfgDesc+0x30>)
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3710      	adds	r7, #16
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop
 8005e04:	20000044 	.word	0x20000044

08005e08 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b084      	sub	sp, #16
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8005e10:	2181      	movs	r1, #129	@ 0x81
 8005e12:	4809      	ldr	r0, [pc, #36]	@ (8005e38 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 8005e14:	f000 fc1a 	bl	800664c <USBD_GetEpDesc>
 8005e18:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d002      	beq.n	8005e26 <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2201      	movs	r2, #1
 8005e24:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2222      	movs	r2, #34	@ 0x22
 8005e2a:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8005e2c:	4b02      	ldr	r3, [pc, #8]	@ (8005e38 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3710      	adds	r7, #16
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	20000044 	.word	0x20000044

08005e3c <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	460b      	mov	r3, r1
 8005e46:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	32b0      	adds	r2, #176	@ 0xb0
 8005e52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e56:	2200      	movs	r2, #0
 8005e58:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	220a      	movs	r2, #10
 8005e74:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 8005e76:	4b03      	ldr	r3, [pc, #12]	@ (8005e84 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr
 8005e84:	20000074 	.word	0x20000074

08005e88 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b086      	sub	sp, #24
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	4613      	mov	r3, r2
 8005e94:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d101      	bne.n	8005ea0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e01f      	b.n	8005ee0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d003      	beq.n	8005ec6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	68ba      	ldr	r2, [r7, #8]
 8005ec2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2201      	movs	r2, #1
 8005eca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	79fa      	ldrb	r2, [r7, #7]
 8005ed2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005ed4:	68f8      	ldr	r0, [r7, #12]
 8005ed6:	f001 fddb 	bl	8007a90 <USBD_LL_Init>
 8005eda:	4603      	mov	r3, r0
 8005edc:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005ede:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3718      	adds	r7, #24
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}

08005ee8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
 8005ef0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d101      	bne.n	8005f00 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e025      	b.n	8005f4c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	32ae      	adds	r2, #174	@ 0xae
 8005f12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d00f      	beq.n	8005f3c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	32ae      	adds	r2, #174	@ 0xae
 8005f26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f2c:	f107 020e 	add.w	r2, r7, #14
 8005f30:	4610      	mov	r0, r2
 8005f32:	4798      	blx	r3
 8005f34:	4602      	mov	r2, r0
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8005f42:	1c5a      	adds	r2, r3, #1
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3710      	adds	r7, #16
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}

08005f54 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b082      	sub	sp, #8
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	f001 fde3 	bl	8007b28 <USBD_LL_Start>
 8005f62:	4603      	mov	r3, r0
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3708      	adds	r7, #8
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005f74:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	370c      	adds	r7, #12
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr

08005f82 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005f82:	b580      	push	{r7, lr}
 8005f84:	b084      	sub	sp, #16
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d009      	beq.n	8005fb0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	78fa      	ldrb	r2, [r7, #3]
 8005fa6:	4611      	mov	r1, r2
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	4798      	blx	r3
 8005fac:	4603      	mov	r3, r0
 8005fae:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3710      	adds	r7, #16
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}

08005fba <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005fba:	b580      	push	{r7, lr}
 8005fbc:	b084      	sub	sp, #16
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	6078      	str	r0, [r7, #4]
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	78fa      	ldrb	r2, [r7, #3]
 8005fd4:	4611      	mov	r1, r2
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	4798      	blx	r3
 8005fda:	4603      	mov	r3, r0
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d001      	beq.n	8005fe4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8005fe0:	2303      	movs	r3, #3
 8005fe2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3710      	adds	r7, #16
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}

08005fee <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005fee:	b580      	push	{r7, lr}
 8005ff0:	b084      	sub	sp, #16
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	6078      	str	r0, [r7, #4]
 8005ff6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005ffe:	6839      	ldr	r1, [r7, #0]
 8006000:	4618      	mov	r0, r3
 8006002:	f001 f94c 	bl	800729e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2201      	movs	r2, #1
 800600a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006014:	461a      	mov	r2, r3
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006022:	f003 031f 	and.w	r3, r3, #31
 8006026:	2b02      	cmp	r3, #2
 8006028:	d01a      	beq.n	8006060 <USBD_LL_SetupStage+0x72>
 800602a:	2b02      	cmp	r3, #2
 800602c:	d822      	bhi.n	8006074 <USBD_LL_SetupStage+0x86>
 800602e:	2b00      	cmp	r3, #0
 8006030:	d002      	beq.n	8006038 <USBD_LL_SetupStage+0x4a>
 8006032:	2b01      	cmp	r3, #1
 8006034:	d00a      	beq.n	800604c <USBD_LL_SetupStage+0x5e>
 8006036:	e01d      	b.n	8006074 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800603e:	4619      	mov	r1, r3
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f000 fb77 	bl	8006734 <USBD_StdDevReq>
 8006046:	4603      	mov	r3, r0
 8006048:	73fb      	strb	r3, [r7, #15]
      break;
 800604a:	e020      	b.n	800608e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006052:	4619      	mov	r1, r3
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f000 fbdf 	bl	8006818 <USBD_StdItfReq>
 800605a:	4603      	mov	r3, r0
 800605c:	73fb      	strb	r3, [r7, #15]
      break;
 800605e:	e016      	b.n	800608e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006066:	4619      	mov	r1, r3
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 fc41 	bl	80068f0 <USBD_StdEPReq>
 800606e:	4603      	mov	r3, r0
 8006070:	73fb      	strb	r3, [r7, #15]
      break;
 8006072:	e00c      	b.n	800608e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800607a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800607e:	b2db      	uxtb	r3, r3
 8006080:	4619      	mov	r1, r3
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f001 fdf6 	bl	8007c74 <USBD_LL_StallEP>
 8006088:	4603      	mov	r3, r0
 800608a:	73fb      	strb	r3, [r7, #15]
      break;
 800608c:	bf00      	nop
  }

  return ret;
 800608e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006090:	4618      	mov	r0, r3
 8006092:	3710      	adds	r7, #16
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}

08006098 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b086      	sub	sp, #24
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	460b      	mov	r3, r1
 80060a2:	607a      	str	r2, [r7, #4]
 80060a4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80060a6:	2300      	movs	r3, #0
 80060a8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80060aa:	7afb      	ldrb	r3, [r7, #11]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d177      	bne.n	80061a0 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80060b6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80060be:	2b03      	cmp	r3, #3
 80060c0:	f040 80a1 	bne.w	8006206 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	8992      	ldrh	r2, [r2, #12]
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d91c      	bls.n	800610a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	693a      	ldr	r2, [r7, #16]
 80060d6:	8992      	ldrh	r2, [r2, #12]
 80060d8:	1a9a      	subs	r2, r3, r2
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	691b      	ldr	r3, [r3, #16]
 80060e2:	693a      	ldr	r2, [r7, #16]
 80060e4:	8992      	ldrh	r2, [r2, #12]
 80060e6:	441a      	add	r2, r3
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	6919      	ldr	r1, [r3, #16]
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	899b      	ldrh	r3, [r3, #12]
 80060f4:	461a      	mov	r2, r3
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	4293      	cmp	r3, r2
 80060fc:	bf38      	it	cc
 80060fe:	4613      	movcc	r3, r2
 8006100:	461a      	mov	r2, r3
 8006102:	68f8      	ldr	r0, [r7, #12]
 8006104:	f001 f9b1 	bl	800746a <USBD_CtlContinueRx>
 8006108:	e07d      	b.n	8006206 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006110:	f003 031f 	and.w	r3, r3, #31
 8006114:	2b02      	cmp	r3, #2
 8006116:	d014      	beq.n	8006142 <USBD_LL_DataOutStage+0xaa>
 8006118:	2b02      	cmp	r3, #2
 800611a:	d81d      	bhi.n	8006158 <USBD_LL_DataOutStage+0xc0>
 800611c:	2b00      	cmp	r3, #0
 800611e:	d002      	beq.n	8006126 <USBD_LL_DataOutStage+0x8e>
 8006120:	2b01      	cmp	r3, #1
 8006122:	d003      	beq.n	800612c <USBD_LL_DataOutStage+0x94>
 8006124:	e018      	b.n	8006158 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006126:	2300      	movs	r3, #0
 8006128:	75bb      	strb	r3, [r7, #22]
            break;
 800612a:	e018      	b.n	800615e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006132:	b2db      	uxtb	r3, r3
 8006134:	4619      	mov	r1, r3
 8006136:	68f8      	ldr	r0, [r7, #12]
 8006138:	f000 fa6e 	bl	8006618 <USBD_CoreFindIF>
 800613c:	4603      	mov	r3, r0
 800613e:	75bb      	strb	r3, [r7, #22]
            break;
 8006140:	e00d      	b.n	800615e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006148:	b2db      	uxtb	r3, r3
 800614a:	4619      	mov	r1, r3
 800614c:	68f8      	ldr	r0, [r7, #12]
 800614e:	f000 fa70 	bl	8006632 <USBD_CoreFindEP>
 8006152:	4603      	mov	r3, r0
 8006154:	75bb      	strb	r3, [r7, #22]
            break;
 8006156:	e002      	b.n	800615e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8006158:	2300      	movs	r3, #0
 800615a:	75bb      	strb	r3, [r7, #22]
            break;
 800615c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800615e:	7dbb      	ldrb	r3, [r7, #22]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d119      	bne.n	8006198 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800616a:	b2db      	uxtb	r3, r3
 800616c:	2b03      	cmp	r3, #3
 800616e:	d113      	bne.n	8006198 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006170:	7dba      	ldrb	r2, [r7, #22]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	32ae      	adds	r2, #174	@ 0xae
 8006176:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800617a:	691b      	ldr	r3, [r3, #16]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d00b      	beq.n	8006198 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8006180:	7dba      	ldrb	r2, [r7, #22]
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006188:	7dba      	ldrb	r2, [r7, #22]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	32ae      	adds	r2, #174	@ 0xae
 800618e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	68f8      	ldr	r0, [r7, #12]
 8006196:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006198:	68f8      	ldr	r0, [r7, #12]
 800619a:	f001 f977 	bl	800748c <USBD_CtlSendStatus>
 800619e:	e032      	b.n	8006206 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80061a0:	7afb      	ldrb	r3, [r7, #11]
 80061a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	4619      	mov	r1, r3
 80061aa:	68f8      	ldr	r0, [r7, #12]
 80061ac:	f000 fa41 	bl	8006632 <USBD_CoreFindEP>
 80061b0:	4603      	mov	r3, r0
 80061b2:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80061b4:	7dbb      	ldrb	r3, [r7, #22]
 80061b6:	2bff      	cmp	r3, #255	@ 0xff
 80061b8:	d025      	beq.n	8006206 <USBD_LL_DataOutStage+0x16e>
 80061ba:	7dbb      	ldrb	r3, [r7, #22]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d122      	bne.n	8006206 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	2b03      	cmp	r3, #3
 80061ca:	d117      	bne.n	80061fc <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80061cc:	7dba      	ldrb	r2, [r7, #22]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	32ae      	adds	r2, #174	@ 0xae
 80061d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061d6:	699b      	ldr	r3, [r3, #24]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d00f      	beq.n	80061fc <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80061dc:	7dba      	ldrb	r2, [r7, #22]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80061e4:	7dba      	ldrb	r2, [r7, #22]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	32ae      	adds	r2, #174	@ 0xae
 80061ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061ee:	699b      	ldr	r3, [r3, #24]
 80061f0:	7afa      	ldrb	r2, [r7, #11]
 80061f2:	4611      	mov	r1, r2
 80061f4:	68f8      	ldr	r0, [r7, #12]
 80061f6:	4798      	blx	r3
 80061f8:	4603      	mov	r3, r0
 80061fa:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80061fc:	7dfb      	ldrb	r3, [r7, #23]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d001      	beq.n	8006206 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8006202:	7dfb      	ldrb	r3, [r7, #23]
 8006204:	e000      	b.n	8006208 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8006206:	2300      	movs	r3, #0
}
 8006208:	4618      	mov	r0, r3
 800620a:	3718      	adds	r7, #24
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b086      	sub	sp, #24
 8006214:	af00      	add	r7, sp, #0
 8006216:	60f8      	str	r0, [r7, #12]
 8006218:	460b      	mov	r3, r1
 800621a:	607a      	str	r2, [r7, #4]
 800621c:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800621e:	7afb      	ldrb	r3, [r7, #11]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d178      	bne.n	8006316 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	3314      	adds	r3, #20
 8006228:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006230:	2b02      	cmp	r3, #2
 8006232:	d163      	bne.n	80062fc <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	693a      	ldr	r2, [r7, #16]
 800623a:	8992      	ldrh	r2, [r2, #12]
 800623c:	4293      	cmp	r3, r2
 800623e:	d91c      	bls.n	800627a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	693a      	ldr	r2, [r7, #16]
 8006246:	8992      	ldrh	r2, [r2, #12]
 8006248:	1a9a      	subs	r2, r3, r2
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	691b      	ldr	r3, [r3, #16]
 8006252:	693a      	ldr	r2, [r7, #16]
 8006254:	8992      	ldrh	r2, [r2, #12]
 8006256:	441a      	add	r2, r3
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	6919      	ldr	r1, [r3, #16]
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	461a      	mov	r2, r3
 8006266:	68f8      	ldr	r0, [r7, #12]
 8006268:	f001 f8ee 	bl	8007448 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800626c:	2300      	movs	r3, #0
 800626e:	2200      	movs	r2, #0
 8006270:	2100      	movs	r1, #0
 8006272:	68f8      	ldr	r0, [r7, #12]
 8006274:	f001 fe04 	bl	8007e80 <USBD_LL_PrepareReceive>
 8006278:	e040      	b.n	80062fc <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	899b      	ldrh	r3, [r3, #12]
 800627e:	461a      	mov	r2, r3
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	429a      	cmp	r2, r3
 8006286:	d11c      	bne.n	80062c2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	693a      	ldr	r2, [r7, #16]
 800628e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006290:	4293      	cmp	r3, r2
 8006292:	d316      	bcc.n	80062c2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800629e:	429a      	cmp	r2, r3
 80062a0:	d20f      	bcs.n	80062c2 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80062a2:	2200      	movs	r2, #0
 80062a4:	2100      	movs	r1, #0
 80062a6:	68f8      	ldr	r0, [r7, #12]
 80062a8:	f001 f8ce 	bl	8007448 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80062b4:	2300      	movs	r3, #0
 80062b6:	2200      	movs	r2, #0
 80062b8:	2100      	movs	r1, #0
 80062ba:	68f8      	ldr	r0, [r7, #12]
 80062bc:	f001 fde0 	bl	8007e80 <USBD_LL_PrepareReceive>
 80062c0:	e01c      	b.n	80062fc <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	2b03      	cmp	r3, #3
 80062cc:	d10f      	bne.n	80062ee <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d009      	beq.n	80062ee <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80062ee:	2180      	movs	r1, #128	@ 0x80
 80062f0:	68f8      	ldr	r0, [r7, #12]
 80062f2:	f001 fcbf 	bl	8007c74 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80062f6:	68f8      	ldr	r0, [r7, #12]
 80062f8:	f001 f8db 	bl	80074b2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d03a      	beq.n	800637c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8006306:	68f8      	ldr	r0, [r7, #12]
 8006308:	f7ff fe30 	bl	8005f6c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006314:	e032      	b.n	800637c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006316:	7afb      	ldrb	r3, [r7, #11]
 8006318:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800631c:	b2db      	uxtb	r3, r3
 800631e:	4619      	mov	r1, r3
 8006320:	68f8      	ldr	r0, [r7, #12]
 8006322:	f000 f986 	bl	8006632 <USBD_CoreFindEP>
 8006326:	4603      	mov	r3, r0
 8006328:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800632a:	7dfb      	ldrb	r3, [r7, #23]
 800632c:	2bff      	cmp	r3, #255	@ 0xff
 800632e:	d025      	beq.n	800637c <USBD_LL_DataInStage+0x16c>
 8006330:	7dfb      	ldrb	r3, [r7, #23]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d122      	bne.n	800637c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800633c:	b2db      	uxtb	r3, r3
 800633e:	2b03      	cmp	r3, #3
 8006340:	d11c      	bne.n	800637c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006342:	7dfa      	ldrb	r2, [r7, #23]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	32ae      	adds	r2, #174	@ 0xae
 8006348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800634c:	695b      	ldr	r3, [r3, #20]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d014      	beq.n	800637c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8006352:	7dfa      	ldrb	r2, [r7, #23]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800635a:	7dfa      	ldrb	r2, [r7, #23]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	32ae      	adds	r2, #174	@ 0xae
 8006360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006364:	695b      	ldr	r3, [r3, #20]
 8006366:	7afa      	ldrb	r2, [r7, #11]
 8006368:	4611      	mov	r1, r2
 800636a:	68f8      	ldr	r0, [r7, #12]
 800636c:	4798      	blx	r3
 800636e:	4603      	mov	r3, r0
 8006370:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006372:	7dbb      	ldrb	r3, [r7, #22]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d001      	beq.n	800637c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8006378:	7dbb      	ldrb	r3, [r7, #22]
 800637a:	e000      	b.n	800637e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800637c:	2300      	movs	r3, #0
}
 800637e:	4618      	mov	r0, r3
 8006380:	3718      	adds	r7, #24
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}

08006386 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006386:	b580      	push	{r7, lr}
 8006388:	b084      	sub	sp, #16
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800638e:	2300      	movs	r3, #0
 8006390:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2201      	movs	r2, #1
 8006396:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d014      	beq.n	80063ec <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00e      	beq.n	80063ec <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	687a      	ldr	r2, [r7, #4]
 80063d8:	6852      	ldr	r2, [r2, #4]
 80063da:	b2d2      	uxtb	r2, r2
 80063dc:	4611      	mov	r1, r2
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	4798      	blx	r3
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d001      	beq.n	80063ec <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80063e8:	2303      	movs	r3, #3
 80063ea:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80063ec:	2340      	movs	r3, #64	@ 0x40
 80063ee:	2200      	movs	r2, #0
 80063f0:	2100      	movs	r1, #0
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f001 fbca 	bl	8007b8c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2240      	movs	r2, #64	@ 0x40
 8006404:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006408:	2340      	movs	r3, #64	@ 0x40
 800640a:	2200      	movs	r2, #0
 800640c:	2180      	movs	r1, #128	@ 0x80
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f001 fbbc 	bl	8007b8c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2201      	movs	r2, #1
 8006418:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2240      	movs	r2, #64	@ 0x40
 8006420:	841a      	strh	r2, [r3, #32]

  return ret;
 8006422:	7bfb      	ldrb	r3, [r7, #15]
}
 8006424:	4618      	mov	r0, r3
 8006426:	3710      	adds	r7, #16
 8006428:	46bd      	mov	sp, r7
 800642a:	bd80      	pop	{r7, pc}

0800642c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	460b      	mov	r3, r1
 8006436:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	78fa      	ldrb	r2, [r7, #3]
 800643c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800643e:	2300      	movs	r3, #0
}
 8006440:	4618      	mov	r0, r3
 8006442:	370c      	adds	r7, #12
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr

0800644c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800645a:	b2db      	uxtb	r3, r3
 800645c:	2b04      	cmp	r3, #4
 800645e:	d006      	beq.n	800646e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006466:	b2da      	uxtb	r2, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2204      	movs	r2, #4
 8006472:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006476:	2300      	movs	r3, #0
}
 8006478:	4618      	mov	r0, r3
 800647a:	370c      	adds	r7, #12
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr

08006484 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006492:	b2db      	uxtb	r3, r3
 8006494:	2b04      	cmp	r3, #4
 8006496:	d106      	bne.n	80064a6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800649e:	b2da      	uxtb	r2, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80064a6:	2300      	movs	r3, #0
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	370c      	adds	r7, #12
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b082      	sub	sp, #8
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	2b03      	cmp	r3, #3
 80064c6:	d110      	bne.n	80064ea <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d00b      	beq.n	80064ea <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064d8:	69db      	ldr	r3, [r3, #28]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d005      	beq.n	80064ea <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064e4:	69db      	ldr	r3, [r3, #28]
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80064ea:	2300      	movs	r3, #0
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3708      	adds	r7, #8
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b082      	sub	sp, #8
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	460b      	mov	r3, r1
 80064fe:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	32ae      	adds	r2, #174	@ 0xae
 800650a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d101      	bne.n	8006516 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006512:	2303      	movs	r3, #3
 8006514:	e01c      	b.n	8006550 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800651c:	b2db      	uxtb	r3, r3
 800651e:	2b03      	cmp	r3, #3
 8006520:	d115      	bne.n	800654e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	32ae      	adds	r2, #174	@ 0xae
 800652c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006530:	6a1b      	ldr	r3, [r3, #32]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d00b      	beq.n	800654e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	32ae      	adds	r2, #174	@ 0xae
 8006540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006544:	6a1b      	ldr	r3, [r3, #32]
 8006546:	78fa      	ldrb	r2, [r7, #3]
 8006548:	4611      	mov	r1, r2
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800654e:	2300      	movs	r3, #0
}
 8006550:	4618      	mov	r0, r3
 8006552:	3708      	adds	r7, #8
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}

08006558 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b082      	sub	sp, #8
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	460b      	mov	r3, r1
 8006562:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	32ae      	adds	r2, #174	@ 0xae
 800656e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d101      	bne.n	800657a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006576:	2303      	movs	r3, #3
 8006578:	e01c      	b.n	80065b4 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006580:	b2db      	uxtb	r3, r3
 8006582:	2b03      	cmp	r3, #3
 8006584:	d115      	bne.n	80065b2 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	32ae      	adds	r2, #174	@ 0xae
 8006590:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006596:	2b00      	cmp	r3, #0
 8006598:	d00b      	beq.n	80065b2 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	32ae      	adds	r2, #174	@ 0xae
 80065a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065aa:	78fa      	ldrb	r2, [r7, #3]
 80065ac:	4611      	mov	r1, r2
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80065b2:	2300      	movs	r3, #0
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3708      	adds	r7, #8
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}

080065bc <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80065c4:	2300      	movs	r3, #0
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	370c      	adds	r7, #12
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr

080065d2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b084      	sub	sp, #16
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80065da:	2300      	movs	r3, #0
 80065dc:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2201      	movs	r2, #1
 80065e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d00e      	beq.n	800660e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	6852      	ldr	r2, [r2, #4]
 80065fc:	b2d2      	uxtb	r2, r2
 80065fe:	4611      	mov	r1, r2
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	4798      	blx	r3
 8006604:	4603      	mov	r3, r0
 8006606:	2b00      	cmp	r3, #0
 8006608:	d001      	beq.n	800660e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800660a:	2303      	movs	r3, #3
 800660c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800660e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006610:	4618      	mov	r0, r3
 8006612:	3710      	adds	r7, #16
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	460b      	mov	r3, r1
 8006622:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006624:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006626:	4618      	mov	r0, r3
 8006628:	370c      	adds	r7, #12
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr

08006632 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006632:	b480      	push	{r7}
 8006634:	b083      	sub	sp, #12
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
 800663a:	460b      	mov	r3, r1
 800663c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800663e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006640:	4618      	mov	r0, r3
 8006642:	370c      	adds	r7, #12
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr

0800664c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b086      	sub	sp, #24
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	460b      	mov	r3, r1
 8006656:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006660:	2300      	movs	r3, #0
 8006662:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	885b      	ldrh	r3, [r3, #2]
 8006668:	b29b      	uxth	r3, r3
 800666a:	68fa      	ldr	r2, [r7, #12]
 800666c:	7812      	ldrb	r2, [r2, #0]
 800666e:	4293      	cmp	r3, r2
 8006670:	d91f      	bls.n	80066b2 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	781b      	ldrb	r3, [r3, #0]
 8006676:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006678:	e013      	b.n	80066a2 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800667a:	f107 030a 	add.w	r3, r7, #10
 800667e:	4619      	mov	r1, r3
 8006680:	6978      	ldr	r0, [r7, #20]
 8006682:	f000 f81b 	bl	80066bc <USBD_GetNextDesc>
 8006686:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	785b      	ldrb	r3, [r3, #1]
 800668c:	2b05      	cmp	r3, #5
 800668e:	d108      	bne.n	80066a2 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	789b      	ldrb	r3, [r3, #2]
 8006698:	78fa      	ldrb	r2, [r7, #3]
 800669a:	429a      	cmp	r2, r3
 800669c:	d008      	beq.n	80066b0 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800669e:	2300      	movs	r3, #0
 80066a0:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	885b      	ldrh	r3, [r3, #2]
 80066a6:	b29a      	uxth	r2, r3
 80066a8:	897b      	ldrh	r3, [r7, #10]
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d8e5      	bhi.n	800667a <USBD_GetEpDesc+0x2e>
 80066ae:	e000      	b.n	80066b2 <USBD_GetEpDesc+0x66>
          break;
 80066b0:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80066b2:	693b      	ldr	r3, [r7, #16]
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3718      	adds	r7, #24
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80066bc:	b480      	push	{r7}
 80066be:	b085      	sub	sp, #20
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	881b      	ldrh	r3, [r3, #0]
 80066ce:	68fa      	ldr	r2, [r7, #12]
 80066d0:	7812      	ldrb	r2, [r2, #0]
 80066d2:	4413      	add	r3, r2
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	461a      	mov	r2, r3
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	4413      	add	r3, r2
 80066e4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80066e6:	68fb      	ldr	r3, [r7, #12]
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3714      	adds	r7, #20
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b087      	sub	sp, #28
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	781b      	ldrb	r3, [r3, #0]
 8006704:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	3301      	adds	r3, #1
 800670a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	781b      	ldrb	r3, [r3, #0]
 8006710:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006712:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006716:	021b      	lsls	r3, r3, #8
 8006718:	b21a      	sxth	r2, r3
 800671a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800671e:	4313      	orrs	r3, r2
 8006720:	b21b      	sxth	r3, r3
 8006722:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006724:	89fb      	ldrh	r3, [r7, #14]
}
 8006726:	4618      	mov	r0, r3
 8006728:	371c      	adds	r7, #28
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr
	...

08006734 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800673e:	2300      	movs	r3, #0
 8006740:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	781b      	ldrb	r3, [r3, #0]
 8006746:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800674a:	2b40      	cmp	r3, #64	@ 0x40
 800674c:	d005      	beq.n	800675a <USBD_StdDevReq+0x26>
 800674e:	2b40      	cmp	r3, #64	@ 0x40
 8006750:	d857      	bhi.n	8006802 <USBD_StdDevReq+0xce>
 8006752:	2b00      	cmp	r3, #0
 8006754:	d00f      	beq.n	8006776 <USBD_StdDevReq+0x42>
 8006756:	2b20      	cmp	r3, #32
 8006758:	d153      	bne.n	8006802 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	32ae      	adds	r2, #174	@ 0xae
 8006764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	6839      	ldr	r1, [r7, #0]
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	4798      	blx	r3
 8006770:	4603      	mov	r3, r0
 8006772:	73fb      	strb	r3, [r7, #15]
      break;
 8006774:	e04a      	b.n	800680c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	785b      	ldrb	r3, [r3, #1]
 800677a:	2b09      	cmp	r3, #9
 800677c:	d83b      	bhi.n	80067f6 <USBD_StdDevReq+0xc2>
 800677e:	a201      	add	r2, pc, #4	@ (adr r2, 8006784 <USBD_StdDevReq+0x50>)
 8006780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006784:	080067d9 	.word	0x080067d9
 8006788:	080067ed 	.word	0x080067ed
 800678c:	080067f7 	.word	0x080067f7
 8006790:	080067e3 	.word	0x080067e3
 8006794:	080067f7 	.word	0x080067f7
 8006798:	080067b7 	.word	0x080067b7
 800679c:	080067ad 	.word	0x080067ad
 80067a0:	080067f7 	.word	0x080067f7
 80067a4:	080067cf 	.word	0x080067cf
 80067a8:	080067c1 	.word	0x080067c1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80067ac:	6839      	ldr	r1, [r7, #0]
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 fa3e 	bl	8006c30 <USBD_GetDescriptor>
          break;
 80067b4:	e024      	b.n	8006800 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80067b6:	6839      	ldr	r1, [r7, #0]
 80067b8:	6878      	ldr	r0, [r7, #4]
 80067ba:	f000 fbcd 	bl	8006f58 <USBD_SetAddress>
          break;
 80067be:	e01f      	b.n	8006800 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80067c0:	6839      	ldr	r1, [r7, #0]
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 fc0c 	bl	8006fe0 <USBD_SetConfig>
 80067c8:	4603      	mov	r3, r0
 80067ca:	73fb      	strb	r3, [r7, #15]
          break;
 80067cc:	e018      	b.n	8006800 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80067ce:	6839      	ldr	r1, [r7, #0]
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 fcaf 	bl	8007134 <USBD_GetConfig>
          break;
 80067d6:	e013      	b.n	8006800 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80067d8:	6839      	ldr	r1, [r7, #0]
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f000 fce0 	bl	80071a0 <USBD_GetStatus>
          break;
 80067e0:	e00e      	b.n	8006800 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80067e2:	6839      	ldr	r1, [r7, #0]
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 fd0f 	bl	8007208 <USBD_SetFeature>
          break;
 80067ea:	e009      	b.n	8006800 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80067ec:	6839      	ldr	r1, [r7, #0]
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 fd33 	bl	800725a <USBD_ClrFeature>
          break;
 80067f4:	e004      	b.n	8006800 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80067f6:	6839      	ldr	r1, [r7, #0]
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f000 fd8a 	bl	8007312 <USBD_CtlError>
          break;
 80067fe:	bf00      	nop
      }
      break;
 8006800:	e004      	b.n	800680c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006802:	6839      	ldr	r1, [r7, #0]
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 fd84 	bl	8007312 <USBD_CtlError>
      break;
 800680a:	bf00      	nop
  }

  return ret;
 800680c:	7bfb      	ldrb	r3, [r7, #15]
}
 800680e:	4618      	mov	r0, r3
 8006810:	3710      	adds	r7, #16
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop

08006818 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b084      	sub	sp, #16
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006822:	2300      	movs	r3, #0
 8006824:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	781b      	ldrb	r3, [r3, #0]
 800682a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800682e:	2b40      	cmp	r3, #64	@ 0x40
 8006830:	d005      	beq.n	800683e <USBD_StdItfReq+0x26>
 8006832:	2b40      	cmp	r3, #64	@ 0x40
 8006834:	d852      	bhi.n	80068dc <USBD_StdItfReq+0xc4>
 8006836:	2b00      	cmp	r3, #0
 8006838:	d001      	beq.n	800683e <USBD_StdItfReq+0x26>
 800683a:	2b20      	cmp	r3, #32
 800683c:	d14e      	bne.n	80068dc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006844:	b2db      	uxtb	r3, r3
 8006846:	3b01      	subs	r3, #1
 8006848:	2b02      	cmp	r3, #2
 800684a:	d840      	bhi.n	80068ce <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	889b      	ldrh	r3, [r3, #4]
 8006850:	b2db      	uxtb	r3, r3
 8006852:	2b01      	cmp	r3, #1
 8006854:	d836      	bhi.n	80068c4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	889b      	ldrh	r3, [r3, #4]
 800685a:	b2db      	uxtb	r3, r3
 800685c:	4619      	mov	r1, r3
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f7ff feda 	bl	8006618 <USBD_CoreFindIF>
 8006864:	4603      	mov	r3, r0
 8006866:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006868:	7bbb      	ldrb	r3, [r7, #14]
 800686a:	2bff      	cmp	r3, #255	@ 0xff
 800686c:	d01d      	beq.n	80068aa <USBD_StdItfReq+0x92>
 800686e:	7bbb      	ldrb	r3, [r7, #14]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d11a      	bne.n	80068aa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006874:	7bba      	ldrb	r2, [r7, #14]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	32ae      	adds	r2, #174	@ 0xae
 800687a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d00f      	beq.n	80068a4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006884:	7bba      	ldrb	r2, [r7, #14]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800688c:	7bba      	ldrb	r2, [r7, #14]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	32ae      	adds	r2, #174	@ 0xae
 8006892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	6839      	ldr	r1, [r7, #0]
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	4798      	blx	r3
 800689e:	4603      	mov	r3, r0
 80068a0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80068a2:	e004      	b.n	80068ae <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80068a4:	2303      	movs	r3, #3
 80068a6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80068a8:	e001      	b.n	80068ae <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80068aa:	2303      	movs	r3, #3
 80068ac:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	88db      	ldrh	r3, [r3, #6]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d110      	bne.n	80068d8 <USBD_StdItfReq+0xc0>
 80068b6:	7bfb      	ldrb	r3, [r7, #15]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d10d      	bne.n	80068d8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f000 fde5 	bl	800748c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80068c2:	e009      	b.n	80068d8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80068c4:	6839      	ldr	r1, [r7, #0]
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 fd23 	bl	8007312 <USBD_CtlError>
          break;
 80068cc:	e004      	b.n	80068d8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80068ce:	6839      	ldr	r1, [r7, #0]
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 fd1e 	bl	8007312 <USBD_CtlError>
          break;
 80068d6:	e000      	b.n	80068da <USBD_StdItfReq+0xc2>
          break;
 80068d8:	bf00      	nop
      }
      break;
 80068da:	e004      	b.n	80068e6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80068dc:	6839      	ldr	r1, [r7, #0]
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f000 fd17 	bl	8007312 <USBD_CtlError>
      break;
 80068e4:	bf00      	nop
  }

  return ret;
 80068e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3710      	adds	r7, #16
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b084      	sub	sp, #16
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80068fa:	2300      	movs	r3, #0
 80068fc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	889b      	ldrh	r3, [r3, #4]
 8006902:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800690c:	2b40      	cmp	r3, #64	@ 0x40
 800690e:	d007      	beq.n	8006920 <USBD_StdEPReq+0x30>
 8006910:	2b40      	cmp	r3, #64	@ 0x40
 8006912:	f200 8181 	bhi.w	8006c18 <USBD_StdEPReq+0x328>
 8006916:	2b00      	cmp	r3, #0
 8006918:	d02a      	beq.n	8006970 <USBD_StdEPReq+0x80>
 800691a:	2b20      	cmp	r3, #32
 800691c:	f040 817c 	bne.w	8006c18 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006920:	7bbb      	ldrb	r3, [r7, #14]
 8006922:	4619      	mov	r1, r3
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f7ff fe84 	bl	8006632 <USBD_CoreFindEP>
 800692a:	4603      	mov	r3, r0
 800692c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800692e:	7b7b      	ldrb	r3, [r7, #13]
 8006930:	2bff      	cmp	r3, #255	@ 0xff
 8006932:	f000 8176 	beq.w	8006c22 <USBD_StdEPReq+0x332>
 8006936:	7b7b      	ldrb	r3, [r7, #13]
 8006938:	2b00      	cmp	r3, #0
 800693a:	f040 8172 	bne.w	8006c22 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800693e:	7b7a      	ldrb	r2, [r7, #13]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006946:	7b7a      	ldrb	r2, [r7, #13]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	32ae      	adds	r2, #174	@ 0xae
 800694c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	2b00      	cmp	r3, #0
 8006954:	f000 8165 	beq.w	8006c22 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006958:	7b7a      	ldrb	r2, [r7, #13]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	32ae      	adds	r2, #174	@ 0xae
 800695e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	6839      	ldr	r1, [r7, #0]
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	4798      	blx	r3
 800696a:	4603      	mov	r3, r0
 800696c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800696e:	e158      	b.n	8006c22 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	785b      	ldrb	r3, [r3, #1]
 8006974:	2b03      	cmp	r3, #3
 8006976:	d008      	beq.n	800698a <USBD_StdEPReq+0x9a>
 8006978:	2b03      	cmp	r3, #3
 800697a:	f300 8147 	bgt.w	8006c0c <USBD_StdEPReq+0x31c>
 800697e:	2b00      	cmp	r3, #0
 8006980:	f000 809b 	beq.w	8006aba <USBD_StdEPReq+0x1ca>
 8006984:	2b01      	cmp	r3, #1
 8006986:	d03c      	beq.n	8006a02 <USBD_StdEPReq+0x112>
 8006988:	e140      	b.n	8006c0c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006990:	b2db      	uxtb	r3, r3
 8006992:	2b02      	cmp	r3, #2
 8006994:	d002      	beq.n	800699c <USBD_StdEPReq+0xac>
 8006996:	2b03      	cmp	r3, #3
 8006998:	d016      	beq.n	80069c8 <USBD_StdEPReq+0xd8>
 800699a:	e02c      	b.n	80069f6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800699c:	7bbb      	ldrb	r3, [r7, #14]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d00d      	beq.n	80069be <USBD_StdEPReq+0xce>
 80069a2:	7bbb      	ldrb	r3, [r7, #14]
 80069a4:	2b80      	cmp	r3, #128	@ 0x80
 80069a6:	d00a      	beq.n	80069be <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80069a8:	7bbb      	ldrb	r3, [r7, #14]
 80069aa:	4619      	mov	r1, r3
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	f001 f961 	bl	8007c74 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80069b2:	2180      	movs	r1, #128	@ 0x80
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f001 f95d 	bl	8007c74 <USBD_LL_StallEP>
 80069ba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80069bc:	e020      	b.n	8006a00 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80069be:	6839      	ldr	r1, [r7, #0]
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f000 fca6 	bl	8007312 <USBD_CtlError>
              break;
 80069c6:	e01b      	b.n	8006a00 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	885b      	ldrh	r3, [r3, #2]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d10e      	bne.n	80069ee <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80069d0:	7bbb      	ldrb	r3, [r7, #14]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d00b      	beq.n	80069ee <USBD_StdEPReq+0xfe>
 80069d6:	7bbb      	ldrb	r3, [r7, #14]
 80069d8:	2b80      	cmp	r3, #128	@ 0x80
 80069da:	d008      	beq.n	80069ee <USBD_StdEPReq+0xfe>
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	88db      	ldrh	r3, [r3, #6]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d104      	bne.n	80069ee <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80069e4:	7bbb      	ldrb	r3, [r7, #14]
 80069e6:	4619      	mov	r1, r3
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f001 f943 	bl	8007c74 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 fd4c 	bl	800748c <USBD_CtlSendStatus>

              break;
 80069f4:	e004      	b.n	8006a00 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80069f6:	6839      	ldr	r1, [r7, #0]
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f000 fc8a 	bl	8007312 <USBD_CtlError>
              break;
 80069fe:	bf00      	nop
          }
          break;
 8006a00:	e109      	b.n	8006c16 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d002      	beq.n	8006a14 <USBD_StdEPReq+0x124>
 8006a0e:	2b03      	cmp	r3, #3
 8006a10:	d016      	beq.n	8006a40 <USBD_StdEPReq+0x150>
 8006a12:	e04b      	b.n	8006aac <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006a14:	7bbb      	ldrb	r3, [r7, #14]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00d      	beq.n	8006a36 <USBD_StdEPReq+0x146>
 8006a1a:	7bbb      	ldrb	r3, [r7, #14]
 8006a1c:	2b80      	cmp	r3, #128	@ 0x80
 8006a1e:	d00a      	beq.n	8006a36 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006a20:	7bbb      	ldrb	r3, [r7, #14]
 8006a22:	4619      	mov	r1, r3
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f001 f925 	bl	8007c74 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006a2a:	2180      	movs	r1, #128	@ 0x80
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f001 f921 	bl	8007c74 <USBD_LL_StallEP>
 8006a32:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006a34:	e040      	b.n	8006ab8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006a36:	6839      	ldr	r1, [r7, #0]
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 fc6a 	bl	8007312 <USBD_CtlError>
              break;
 8006a3e:	e03b      	b.n	8006ab8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	885b      	ldrh	r3, [r3, #2]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d136      	bne.n	8006ab6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006a48:	7bbb      	ldrb	r3, [r7, #14]
 8006a4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d004      	beq.n	8006a5c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006a52:	7bbb      	ldrb	r3, [r7, #14]
 8006a54:	4619      	mov	r1, r3
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f001 f942 	bl	8007ce0 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f000 fd15 	bl	800748c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006a62:	7bbb      	ldrb	r3, [r7, #14]
 8006a64:	4619      	mov	r1, r3
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f7ff fde3 	bl	8006632 <USBD_CoreFindEP>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006a70:	7b7b      	ldrb	r3, [r7, #13]
 8006a72:	2bff      	cmp	r3, #255	@ 0xff
 8006a74:	d01f      	beq.n	8006ab6 <USBD_StdEPReq+0x1c6>
 8006a76:	7b7b      	ldrb	r3, [r7, #13]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d11c      	bne.n	8006ab6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006a7c:	7b7a      	ldrb	r2, [r7, #13]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006a84:	7b7a      	ldrb	r2, [r7, #13]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	32ae      	adds	r2, #174	@ 0xae
 8006a8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d010      	beq.n	8006ab6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006a94:	7b7a      	ldrb	r2, [r7, #13]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	32ae      	adds	r2, #174	@ 0xae
 8006a9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	6839      	ldr	r1, [r7, #0]
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	4798      	blx	r3
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006aaa:	e004      	b.n	8006ab6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006aac:	6839      	ldr	r1, [r7, #0]
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f000 fc2f 	bl	8007312 <USBD_CtlError>
              break;
 8006ab4:	e000      	b.n	8006ab8 <USBD_StdEPReq+0x1c8>
              break;
 8006ab6:	bf00      	nop
          }
          break;
 8006ab8:	e0ad      	b.n	8006c16 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d002      	beq.n	8006acc <USBD_StdEPReq+0x1dc>
 8006ac6:	2b03      	cmp	r3, #3
 8006ac8:	d033      	beq.n	8006b32 <USBD_StdEPReq+0x242>
 8006aca:	e099      	b.n	8006c00 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006acc:	7bbb      	ldrb	r3, [r7, #14]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d007      	beq.n	8006ae2 <USBD_StdEPReq+0x1f2>
 8006ad2:	7bbb      	ldrb	r3, [r7, #14]
 8006ad4:	2b80      	cmp	r3, #128	@ 0x80
 8006ad6:	d004      	beq.n	8006ae2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006ad8:	6839      	ldr	r1, [r7, #0]
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f000 fc19 	bl	8007312 <USBD_CtlError>
                break;
 8006ae0:	e093      	b.n	8006c0a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006ae2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	da0b      	bge.n	8006b02 <USBD_StdEPReq+0x212>
 8006aea:	7bbb      	ldrb	r3, [r7, #14]
 8006aec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006af0:	4613      	mov	r3, r2
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	4413      	add	r3, r2
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	3310      	adds	r3, #16
 8006afa:	687a      	ldr	r2, [r7, #4]
 8006afc:	4413      	add	r3, r2
 8006afe:	3304      	adds	r3, #4
 8006b00:	e00b      	b.n	8006b1a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006b02:	7bbb      	ldrb	r3, [r7, #14]
 8006b04:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006b08:	4613      	mov	r3, r2
 8006b0a:	009b      	lsls	r3, r3, #2
 8006b0c:	4413      	add	r3, r2
 8006b0e:	009b      	lsls	r3, r3, #2
 8006b10:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	4413      	add	r3, r2
 8006b18:	3304      	adds	r3, #4
 8006b1a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	330e      	adds	r3, #14
 8006b26:	2202      	movs	r2, #2
 8006b28:	4619      	mov	r1, r3
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f000 fc6e 	bl	800740c <USBD_CtlSendData>
              break;
 8006b30:	e06b      	b.n	8006c0a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006b32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	da11      	bge.n	8006b5e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006b3a:	7bbb      	ldrb	r3, [r7, #14]
 8006b3c:	f003 020f 	and.w	r2, r3, #15
 8006b40:	6879      	ldr	r1, [r7, #4]
 8006b42:	4613      	mov	r3, r2
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	4413      	add	r3, r2
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	440b      	add	r3, r1
 8006b4c:	3323      	adds	r3, #35	@ 0x23
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d117      	bne.n	8006b84 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006b54:	6839      	ldr	r1, [r7, #0]
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 fbdb 	bl	8007312 <USBD_CtlError>
                  break;
 8006b5c:	e055      	b.n	8006c0a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006b5e:	7bbb      	ldrb	r3, [r7, #14]
 8006b60:	f003 020f 	and.w	r2, r3, #15
 8006b64:	6879      	ldr	r1, [r7, #4]
 8006b66:	4613      	mov	r3, r2
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	4413      	add	r3, r2
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	440b      	add	r3, r1
 8006b70:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006b74:	781b      	ldrb	r3, [r3, #0]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d104      	bne.n	8006b84 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006b7a:	6839      	ldr	r1, [r7, #0]
 8006b7c:	6878      	ldr	r0, [r7, #4]
 8006b7e:	f000 fbc8 	bl	8007312 <USBD_CtlError>
                  break;
 8006b82:	e042      	b.n	8006c0a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006b84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	da0b      	bge.n	8006ba4 <USBD_StdEPReq+0x2b4>
 8006b8c:	7bbb      	ldrb	r3, [r7, #14]
 8006b8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006b92:	4613      	mov	r3, r2
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	4413      	add	r3, r2
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	3310      	adds	r3, #16
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	4413      	add	r3, r2
 8006ba0:	3304      	adds	r3, #4
 8006ba2:	e00b      	b.n	8006bbc <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006ba4:	7bbb      	ldrb	r3, [r7, #14]
 8006ba6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006baa:	4613      	mov	r3, r2
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	4413      	add	r3, r2
 8006bb0:	009b      	lsls	r3, r3, #2
 8006bb2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	4413      	add	r3, r2
 8006bba:	3304      	adds	r3, #4
 8006bbc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006bbe:	7bbb      	ldrb	r3, [r7, #14]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d002      	beq.n	8006bca <USBD_StdEPReq+0x2da>
 8006bc4:	7bbb      	ldrb	r3, [r7, #14]
 8006bc6:	2b80      	cmp	r3, #128	@ 0x80
 8006bc8:	d103      	bne.n	8006bd2 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	739a      	strb	r2, [r3, #14]
 8006bd0:	e00e      	b.n	8006bf0 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006bd2:	7bbb      	ldrb	r3, [r7, #14]
 8006bd4:	4619      	mov	r1, r3
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f001 f8b8 	bl	8007d4c <USBD_LL_IsStallEP>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d003      	beq.n	8006bea <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	2201      	movs	r2, #1
 8006be6:	739a      	strb	r2, [r3, #14]
 8006be8:	e002      	b.n	8006bf0 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	2200      	movs	r2, #0
 8006bee:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	330e      	adds	r3, #14
 8006bf4:	2202      	movs	r2, #2
 8006bf6:	4619      	mov	r1, r3
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f000 fc07 	bl	800740c <USBD_CtlSendData>
              break;
 8006bfe:	e004      	b.n	8006c0a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8006c00:	6839      	ldr	r1, [r7, #0]
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f000 fb85 	bl	8007312 <USBD_CtlError>
              break;
 8006c08:	bf00      	nop
          }
          break;
 8006c0a:	e004      	b.n	8006c16 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8006c0c:	6839      	ldr	r1, [r7, #0]
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f000 fb7f 	bl	8007312 <USBD_CtlError>
          break;
 8006c14:	bf00      	nop
      }
      break;
 8006c16:	e005      	b.n	8006c24 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8006c18:	6839      	ldr	r1, [r7, #0]
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 fb79 	bl	8007312 <USBD_CtlError>
      break;
 8006c20:	e000      	b.n	8006c24 <USBD_StdEPReq+0x334>
      break;
 8006c22:	bf00      	nop
  }

  return ret;
 8006c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3710      	adds	r7, #16
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
	...

08006c30 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b084      	sub	sp, #16
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
 8006c38:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006c42:	2300      	movs	r3, #0
 8006c44:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	885b      	ldrh	r3, [r3, #2]
 8006c4a:	0a1b      	lsrs	r3, r3, #8
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	3b01      	subs	r3, #1
 8006c50:	2b0e      	cmp	r3, #14
 8006c52:	f200 8152 	bhi.w	8006efa <USBD_GetDescriptor+0x2ca>
 8006c56:	a201      	add	r2, pc, #4	@ (adr r2, 8006c5c <USBD_GetDescriptor+0x2c>)
 8006c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c5c:	08006ccd 	.word	0x08006ccd
 8006c60:	08006ce5 	.word	0x08006ce5
 8006c64:	08006d25 	.word	0x08006d25
 8006c68:	08006efb 	.word	0x08006efb
 8006c6c:	08006efb 	.word	0x08006efb
 8006c70:	08006e9b 	.word	0x08006e9b
 8006c74:	08006ec7 	.word	0x08006ec7
 8006c78:	08006efb 	.word	0x08006efb
 8006c7c:	08006efb 	.word	0x08006efb
 8006c80:	08006efb 	.word	0x08006efb
 8006c84:	08006efb 	.word	0x08006efb
 8006c88:	08006efb 	.word	0x08006efb
 8006c8c:	08006efb 	.word	0x08006efb
 8006c90:	08006efb 	.word	0x08006efb
 8006c94:	08006c99 	.word	0x08006c99
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c9e:	69db      	ldr	r3, [r3, #28]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d00b      	beq.n	8006cbc <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006caa:	69db      	ldr	r3, [r3, #28]
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	7c12      	ldrb	r2, [r2, #16]
 8006cb0:	f107 0108 	add.w	r1, r7, #8
 8006cb4:	4610      	mov	r0, r2
 8006cb6:	4798      	blx	r3
 8006cb8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006cba:	e126      	b.n	8006f0a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006cbc:	6839      	ldr	r1, [r7, #0]
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f000 fb27 	bl	8007312 <USBD_CtlError>
        err++;
 8006cc4:	7afb      	ldrb	r3, [r7, #11]
 8006cc6:	3301      	adds	r3, #1
 8006cc8:	72fb      	strb	r3, [r7, #11]
      break;
 8006cca:	e11e      	b.n	8006f0a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	7c12      	ldrb	r2, [r2, #16]
 8006cd8:	f107 0108 	add.w	r1, r7, #8
 8006cdc:	4610      	mov	r0, r2
 8006cde:	4798      	blx	r3
 8006ce0:	60f8      	str	r0, [r7, #12]
      break;
 8006ce2:	e112      	b.n	8006f0a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	7c1b      	ldrb	r3, [r3, #16]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d10d      	bne.n	8006d08 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf4:	f107 0208 	add.w	r2, r7, #8
 8006cf8:	4610      	mov	r0, r2
 8006cfa:	4798      	blx	r3
 8006cfc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	3301      	adds	r3, #1
 8006d02:	2202      	movs	r2, #2
 8006d04:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006d06:	e100      	b.n	8006f0a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d10:	f107 0208 	add.w	r2, r7, #8
 8006d14:	4610      	mov	r0, r2
 8006d16:	4798      	blx	r3
 8006d18:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	3301      	adds	r3, #1
 8006d1e:	2202      	movs	r2, #2
 8006d20:	701a      	strb	r2, [r3, #0]
      break;
 8006d22:	e0f2      	b.n	8006f0a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	885b      	ldrh	r3, [r3, #2]
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	2b05      	cmp	r3, #5
 8006d2c:	f200 80ac 	bhi.w	8006e88 <USBD_GetDescriptor+0x258>
 8006d30:	a201      	add	r2, pc, #4	@ (adr r2, 8006d38 <USBD_GetDescriptor+0x108>)
 8006d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d36:	bf00      	nop
 8006d38:	08006d51 	.word	0x08006d51
 8006d3c:	08006d85 	.word	0x08006d85
 8006d40:	08006db9 	.word	0x08006db9
 8006d44:	08006ded 	.word	0x08006ded
 8006d48:	08006e21 	.word	0x08006e21
 8006d4c:	08006e55 	.word	0x08006e55
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d00b      	beq.n	8006d74 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	687a      	ldr	r2, [r7, #4]
 8006d66:	7c12      	ldrb	r2, [r2, #16]
 8006d68:	f107 0108 	add.w	r1, r7, #8
 8006d6c:	4610      	mov	r0, r2
 8006d6e:	4798      	blx	r3
 8006d70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d72:	e091      	b.n	8006e98 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006d74:	6839      	ldr	r1, [r7, #0]
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f000 facb 	bl	8007312 <USBD_CtlError>
            err++;
 8006d7c:	7afb      	ldrb	r3, [r7, #11]
 8006d7e:	3301      	adds	r3, #1
 8006d80:	72fb      	strb	r3, [r7, #11]
          break;
 8006d82:	e089      	b.n	8006e98 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d00b      	beq.n	8006da8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	7c12      	ldrb	r2, [r2, #16]
 8006d9c:	f107 0108 	add.w	r1, r7, #8
 8006da0:	4610      	mov	r0, r2
 8006da2:	4798      	blx	r3
 8006da4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006da6:	e077      	b.n	8006e98 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006da8:	6839      	ldr	r1, [r7, #0]
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 fab1 	bl	8007312 <USBD_CtlError>
            err++;
 8006db0:	7afb      	ldrb	r3, [r7, #11]
 8006db2:	3301      	adds	r3, #1
 8006db4:	72fb      	strb	r3, [r7, #11]
          break;
 8006db6:	e06f      	b.n	8006e98 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d00b      	beq.n	8006ddc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	687a      	ldr	r2, [r7, #4]
 8006dce:	7c12      	ldrb	r2, [r2, #16]
 8006dd0:	f107 0108 	add.w	r1, r7, #8
 8006dd4:	4610      	mov	r0, r2
 8006dd6:	4798      	blx	r3
 8006dd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006dda:	e05d      	b.n	8006e98 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006ddc:	6839      	ldr	r1, [r7, #0]
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f000 fa97 	bl	8007312 <USBD_CtlError>
            err++;
 8006de4:	7afb      	ldrb	r3, [r7, #11]
 8006de6:	3301      	adds	r3, #1
 8006de8:	72fb      	strb	r3, [r7, #11]
          break;
 8006dea:	e055      	b.n	8006e98 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006df2:	691b      	ldr	r3, [r3, #16]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d00b      	beq.n	8006e10 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006dfe:	691b      	ldr	r3, [r3, #16]
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	7c12      	ldrb	r2, [r2, #16]
 8006e04:	f107 0108 	add.w	r1, r7, #8
 8006e08:	4610      	mov	r0, r2
 8006e0a:	4798      	blx	r3
 8006e0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e0e:	e043      	b.n	8006e98 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006e10:	6839      	ldr	r1, [r7, #0]
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f000 fa7d 	bl	8007312 <USBD_CtlError>
            err++;
 8006e18:	7afb      	ldrb	r3, [r7, #11]
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	72fb      	strb	r3, [r7, #11]
          break;
 8006e1e:	e03b      	b.n	8006e98 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e26:	695b      	ldr	r3, [r3, #20]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d00b      	beq.n	8006e44 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e32:	695b      	ldr	r3, [r3, #20]
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	7c12      	ldrb	r2, [r2, #16]
 8006e38:	f107 0108 	add.w	r1, r7, #8
 8006e3c:	4610      	mov	r0, r2
 8006e3e:	4798      	blx	r3
 8006e40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e42:	e029      	b.n	8006e98 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006e44:	6839      	ldr	r1, [r7, #0]
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 fa63 	bl	8007312 <USBD_CtlError>
            err++;
 8006e4c:	7afb      	ldrb	r3, [r7, #11]
 8006e4e:	3301      	adds	r3, #1
 8006e50:	72fb      	strb	r3, [r7, #11]
          break;
 8006e52:	e021      	b.n	8006e98 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e5a:	699b      	ldr	r3, [r3, #24]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d00b      	beq.n	8006e78 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e66:	699b      	ldr	r3, [r3, #24]
 8006e68:	687a      	ldr	r2, [r7, #4]
 8006e6a:	7c12      	ldrb	r2, [r2, #16]
 8006e6c:	f107 0108 	add.w	r1, r7, #8
 8006e70:	4610      	mov	r0, r2
 8006e72:	4798      	blx	r3
 8006e74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e76:	e00f      	b.n	8006e98 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006e78:	6839      	ldr	r1, [r7, #0]
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f000 fa49 	bl	8007312 <USBD_CtlError>
            err++;
 8006e80:	7afb      	ldrb	r3, [r7, #11]
 8006e82:	3301      	adds	r3, #1
 8006e84:	72fb      	strb	r3, [r7, #11]
          break;
 8006e86:	e007      	b.n	8006e98 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006e88:	6839      	ldr	r1, [r7, #0]
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 fa41 	bl	8007312 <USBD_CtlError>
          err++;
 8006e90:	7afb      	ldrb	r3, [r7, #11]
 8006e92:	3301      	adds	r3, #1
 8006e94:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006e96:	bf00      	nop
      }
      break;
 8006e98:	e037      	b.n	8006f0a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	7c1b      	ldrb	r3, [r3, #16]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d109      	bne.n	8006eb6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ea8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eaa:	f107 0208 	add.w	r2, r7, #8
 8006eae:	4610      	mov	r0, r2
 8006eb0:	4798      	blx	r3
 8006eb2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006eb4:	e029      	b.n	8006f0a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006eb6:	6839      	ldr	r1, [r7, #0]
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 fa2a 	bl	8007312 <USBD_CtlError>
        err++;
 8006ebe:	7afb      	ldrb	r3, [r7, #11]
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	72fb      	strb	r3, [r7, #11]
      break;
 8006ec4:	e021      	b.n	8006f0a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	7c1b      	ldrb	r3, [r3, #16]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d10d      	bne.n	8006eea <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed6:	f107 0208 	add.w	r2, r7, #8
 8006eda:	4610      	mov	r0, r2
 8006edc:	4798      	blx	r3
 8006ede:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	2207      	movs	r2, #7
 8006ee6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006ee8:	e00f      	b.n	8006f0a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006eea:	6839      	ldr	r1, [r7, #0]
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 fa10 	bl	8007312 <USBD_CtlError>
        err++;
 8006ef2:	7afb      	ldrb	r3, [r7, #11]
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	72fb      	strb	r3, [r7, #11]
      break;
 8006ef8:	e007      	b.n	8006f0a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8006efa:	6839      	ldr	r1, [r7, #0]
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f000 fa08 	bl	8007312 <USBD_CtlError>
      err++;
 8006f02:	7afb      	ldrb	r3, [r7, #11]
 8006f04:	3301      	adds	r3, #1
 8006f06:	72fb      	strb	r3, [r7, #11]
      break;
 8006f08:	bf00      	nop
  }

  if (err != 0U)
 8006f0a:	7afb      	ldrb	r3, [r7, #11]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d11e      	bne.n	8006f4e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	88db      	ldrh	r3, [r3, #6]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d016      	beq.n	8006f46 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8006f18:	893b      	ldrh	r3, [r7, #8]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d00e      	beq.n	8006f3c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	88da      	ldrh	r2, [r3, #6]
 8006f22:	893b      	ldrh	r3, [r7, #8]
 8006f24:	4293      	cmp	r3, r2
 8006f26:	bf28      	it	cs
 8006f28:	4613      	movcs	r3, r2
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006f2e:	893b      	ldrh	r3, [r7, #8]
 8006f30:	461a      	mov	r2, r3
 8006f32:	68f9      	ldr	r1, [r7, #12]
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f000 fa69 	bl	800740c <USBD_CtlSendData>
 8006f3a:	e009      	b.n	8006f50 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006f3c:	6839      	ldr	r1, [r7, #0]
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 f9e7 	bl	8007312 <USBD_CtlError>
 8006f44:	e004      	b.n	8006f50 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 faa0 	bl	800748c <USBD_CtlSendStatus>
 8006f4c:	e000      	b.n	8006f50 <USBD_GetDescriptor+0x320>
    return;
 8006f4e:	bf00      	nop
  }
}
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
 8006f56:	bf00      	nop

08006f58 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b084      	sub	sp, #16
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
 8006f60:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	889b      	ldrh	r3, [r3, #4]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d131      	bne.n	8006fce <USBD_SetAddress+0x76>
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	88db      	ldrh	r3, [r3, #6]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d12d      	bne.n	8006fce <USBD_SetAddress+0x76>
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	885b      	ldrh	r3, [r3, #2]
 8006f76:	2b7f      	cmp	r3, #127	@ 0x7f
 8006f78:	d829      	bhi.n	8006fce <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	885b      	ldrh	r3, [r3, #2]
 8006f7e:	b2db      	uxtb	r3, r3
 8006f80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f84:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	2b03      	cmp	r3, #3
 8006f90:	d104      	bne.n	8006f9c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8006f92:	6839      	ldr	r1, [r7, #0]
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 f9bc 	bl	8007312 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f9a:	e01d      	b.n	8006fd8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	7bfa      	ldrb	r2, [r7, #15]
 8006fa0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006fa4:	7bfb      	ldrb	r3, [r7, #15]
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 fefb 	bl	8007da4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 fa6c 	bl	800748c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006fb4:	7bfb      	ldrb	r3, [r7, #15]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d004      	beq.n	8006fc4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2202      	movs	r2, #2
 8006fbe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fc2:	e009      	b.n	8006fd8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fcc:	e004      	b.n	8006fd8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006fce:	6839      	ldr	r1, [r7, #0]
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f000 f99e 	bl	8007312 <USBD_CtlError>
  }
}
 8006fd6:	bf00      	nop
 8006fd8:	bf00      	nop
 8006fda:	3710      	adds	r7, #16
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}

08006fe0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b084      	sub	sp, #16
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006fea:	2300      	movs	r3, #0
 8006fec:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	885b      	ldrh	r3, [r3, #2]
 8006ff2:	b2da      	uxtb	r2, r3
 8006ff4:	4b4e      	ldr	r3, [pc, #312]	@ (8007130 <USBD_SetConfig+0x150>)
 8006ff6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006ff8:	4b4d      	ldr	r3, [pc, #308]	@ (8007130 <USBD_SetConfig+0x150>)
 8006ffa:	781b      	ldrb	r3, [r3, #0]
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d905      	bls.n	800700c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007000:	6839      	ldr	r1, [r7, #0]
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f000 f985 	bl	8007312 <USBD_CtlError>
    return USBD_FAIL;
 8007008:	2303      	movs	r3, #3
 800700a:	e08c      	b.n	8007126 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007012:	b2db      	uxtb	r3, r3
 8007014:	2b02      	cmp	r3, #2
 8007016:	d002      	beq.n	800701e <USBD_SetConfig+0x3e>
 8007018:	2b03      	cmp	r3, #3
 800701a:	d029      	beq.n	8007070 <USBD_SetConfig+0x90>
 800701c:	e075      	b.n	800710a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800701e:	4b44      	ldr	r3, [pc, #272]	@ (8007130 <USBD_SetConfig+0x150>)
 8007020:	781b      	ldrb	r3, [r3, #0]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d020      	beq.n	8007068 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007026:	4b42      	ldr	r3, [pc, #264]	@ (8007130 <USBD_SetConfig+0x150>)
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	461a      	mov	r2, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007030:	4b3f      	ldr	r3, [pc, #252]	@ (8007130 <USBD_SetConfig+0x150>)
 8007032:	781b      	ldrb	r3, [r3, #0]
 8007034:	4619      	mov	r1, r3
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f7fe ffa3 	bl	8005f82 <USBD_SetClassConfig>
 800703c:	4603      	mov	r3, r0
 800703e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007040:	7bfb      	ldrb	r3, [r7, #15]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d008      	beq.n	8007058 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007046:	6839      	ldr	r1, [r7, #0]
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 f962 	bl	8007312 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2202      	movs	r2, #2
 8007052:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007056:	e065      	b.n	8007124 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 fa17 	bl	800748c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2203      	movs	r2, #3
 8007062:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007066:	e05d      	b.n	8007124 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 fa0f 	bl	800748c <USBD_CtlSendStatus>
      break;
 800706e:	e059      	b.n	8007124 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007070:	4b2f      	ldr	r3, [pc, #188]	@ (8007130 <USBD_SetConfig+0x150>)
 8007072:	781b      	ldrb	r3, [r3, #0]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d112      	bne.n	800709e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2202      	movs	r2, #2
 800707c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007080:	4b2b      	ldr	r3, [pc, #172]	@ (8007130 <USBD_SetConfig+0x150>)
 8007082:	781b      	ldrb	r3, [r3, #0]
 8007084:	461a      	mov	r2, r3
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800708a:	4b29      	ldr	r3, [pc, #164]	@ (8007130 <USBD_SetConfig+0x150>)
 800708c:	781b      	ldrb	r3, [r3, #0]
 800708e:	4619      	mov	r1, r3
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f7fe ff92 	bl	8005fba <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f000 f9f8 	bl	800748c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800709c:	e042      	b.n	8007124 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800709e:	4b24      	ldr	r3, [pc, #144]	@ (8007130 <USBD_SetConfig+0x150>)
 80070a0:	781b      	ldrb	r3, [r3, #0]
 80070a2:	461a      	mov	r2, r3
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d02a      	beq.n	8007102 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	4619      	mov	r1, r3
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f7fe ff80 	bl	8005fba <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80070ba:	4b1d      	ldr	r3, [pc, #116]	@ (8007130 <USBD_SetConfig+0x150>)
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	461a      	mov	r2, r3
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80070c4:	4b1a      	ldr	r3, [pc, #104]	@ (8007130 <USBD_SetConfig+0x150>)
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	4619      	mov	r1, r3
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f7fe ff59 	bl	8005f82 <USBD_SetClassConfig>
 80070d0:	4603      	mov	r3, r0
 80070d2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80070d4:	7bfb      	ldrb	r3, [r7, #15]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d00f      	beq.n	80070fa <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80070da:	6839      	ldr	r1, [r7, #0]
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f000 f918 	bl	8007312 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	4619      	mov	r1, r3
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f7fe ff65 	bl	8005fba <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2202      	movs	r2, #2
 80070f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80070f8:	e014      	b.n	8007124 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f000 f9c6 	bl	800748c <USBD_CtlSendStatus>
      break;
 8007100:	e010      	b.n	8007124 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f000 f9c2 	bl	800748c <USBD_CtlSendStatus>
      break;
 8007108:	e00c      	b.n	8007124 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800710a:	6839      	ldr	r1, [r7, #0]
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 f900 	bl	8007312 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007112:	4b07      	ldr	r3, [pc, #28]	@ (8007130 <USBD_SetConfig+0x150>)
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	4619      	mov	r1, r3
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f7fe ff4e 	bl	8005fba <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800711e:	2303      	movs	r3, #3
 8007120:	73fb      	strb	r3, [r7, #15]
      break;
 8007122:	bf00      	nop
  }

  return ret;
 8007124:	7bfb      	ldrb	r3, [r7, #15]
}
 8007126:	4618      	mov	r0, r3
 8007128:	3710      	adds	r7, #16
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}
 800712e:	bf00      	nop
 8007130:	200001d8 	.word	0x200001d8

08007134 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b082      	sub	sp, #8
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	88db      	ldrh	r3, [r3, #6]
 8007142:	2b01      	cmp	r3, #1
 8007144:	d004      	beq.n	8007150 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007146:	6839      	ldr	r1, [r7, #0]
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f000 f8e2 	bl	8007312 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800714e:	e023      	b.n	8007198 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007156:	b2db      	uxtb	r3, r3
 8007158:	2b02      	cmp	r3, #2
 800715a:	dc02      	bgt.n	8007162 <USBD_GetConfig+0x2e>
 800715c:	2b00      	cmp	r3, #0
 800715e:	dc03      	bgt.n	8007168 <USBD_GetConfig+0x34>
 8007160:	e015      	b.n	800718e <USBD_GetConfig+0x5a>
 8007162:	2b03      	cmp	r3, #3
 8007164:	d00b      	beq.n	800717e <USBD_GetConfig+0x4a>
 8007166:	e012      	b.n	800718e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2200      	movs	r2, #0
 800716c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	3308      	adds	r3, #8
 8007172:	2201      	movs	r2, #1
 8007174:	4619      	mov	r1, r3
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 f948 	bl	800740c <USBD_CtlSendData>
        break;
 800717c:	e00c      	b.n	8007198 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	3304      	adds	r3, #4
 8007182:	2201      	movs	r2, #1
 8007184:	4619      	mov	r1, r3
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f000 f940 	bl	800740c <USBD_CtlSendData>
        break;
 800718c:	e004      	b.n	8007198 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800718e:	6839      	ldr	r1, [r7, #0]
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f000 f8be 	bl	8007312 <USBD_CtlError>
        break;
 8007196:	bf00      	nop
}
 8007198:	bf00      	nop
 800719a:	3708      	adds	r7, #8
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}

080071a0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b082      	sub	sp, #8
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071b0:	b2db      	uxtb	r3, r3
 80071b2:	3b01      	subs	r3, #1
 80071b4:	2b02      	cmp	r3, #2
 80071b6:	d81e      	bhi.n	80071f6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	88db      	ldrh	r3, [r3, #6]
 80071bc:	2b02      	cmp	r3, #2
 80071be:	d004      	beq.n	80071ca <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80071c0:	6839      	ldr	r1, [r7, #0]
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 f8a5 	bl	8007312 <USBD_CtlError>
        break;
 80071c8:	e01a      	b.n	8007200 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2201      	movs	r2, #1
 80071ce:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d005      	beq.n	80071e6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	f043 0202 	orr.w	r2, r3, #2
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	330c      	adds	r3, #12
 80071ea:	2202      	movs	r2, #2
 80071ec:	4619      	mov	r1, r3
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 f90c 	bl	800740c <USBD_CtlSendData>
      break;
 80071f4:	e004      	b.n	8007200 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80071f6:	6839      	ldr	r1, [r7, #0]
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 f88a 	bl	8007312 <USBD_CtlError>
      break;
 80071fe:	bf00      	nop
  }
}
 8007200:	bf00      	nop
 8007202:	3708      	adds	r7, #8
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}

08007208 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b082      	sub	sp, #8
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	885b      	ldrh	r3, [r3, #2]
 8007216:	2b01      	cmp	r3, #1
 8007218:	d107      	bne.n	800722a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2201      	movs	r2, #1
 800721e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 f932 	bl	800748c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007228:	e013      	b.n	8007252 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	885b      	ldrh	r3, [r3, #2]
 800722e:	2b02      	cmp	r3, #2
 8007230:	d10b      	bne.n	800724a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	889b      	ldrh	r3, [r3, #4]
 8007236:	0a1b      	lsrs	r3, r3, #8
 8007238:	b29b      	uxth	r3, r3
 800723a:	b2da      	uxtb	r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f000 f922 	bl	800748c <USBD_CtlSendStatus>
}
 8007248:	e003      	b.n	8007252 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800724a:	6839      	ldr	r1, [r7, #0]
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f000 f860 	bl	8007312 <USBD_CtlError>
}
 8007252:	bf00      	nop
 8007254:	3708      	adds	r7, #8
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}

0800725a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800725a:	b580      	push	{r7, lr}
 800725c:	b082      	sub	sp, #8
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
 8007262:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800726a:	b2db      	uxtb	r3, r3
 800726c:	3b01      	subs	r3, #1
 800726e:	2b02      	cmp	r3, #2
 8007270:	d80b      	bhi.n	800728a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	885b      	ldrh	r3, [r3, #2]
 8007276:	2b01      	cmp	r3, #1
 8007278:	d10c      	bne.n	8007294 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f000 f902 	bl	800748c <USBD_CtlSendStatus>
      }
      break;
 8007288:	e004      	b.n	8007294 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800728a:	6839      	ldr	r1, [r7, #0]
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f000 f840 	bl	8007312 <USBD_CtlError>
      break;
 8007292:	e000      	b.n	8007296 <USBD_ClrFeature+0x3c>
      break;
 8007294:	bf00      	nop
  }
}
 8007296:	bf00      	nop
 8007298:	3708      	adds	r7, #8
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}

0800729e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800729e:	b580      	push	{r7, lr}
 80072a0:	b084      	sub	sp, #16
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
 80072a6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	781a      	ldrb	r2, [r3, #0]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	3301      	adds	r3, #1
 80072b8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	781a      	ldrb	r2, [r3, #0]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	3301      	adds	r3, #1
 80072c6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80072c8:	68f8      	ldr	r0, [r7, #12]
 80072ca:	f7ff fa13 	bl	80066f4 <SWAPBYTE>
 80072ce:	4603      	mov	r3, r0
 80072d0:	461a      	mov	r2, r3
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	3301      	adds	r3, #1
 80072da:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	3301      	adds	r3, #1
 80072e0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80072e2:	68f8      	ldr	r0, [r7, #12]
 80072e4:	f7ff fa06 	bl	80066f4 <SWAPBYTE>
 80072e8:	4603      	mov	r3, r0
 80072ea:	461a      	mov	r2, r3
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	3301      	adds	r3, #1
 80072f4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	3301      	adds	r3, #1
 80072fa:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80072fc:	68f8      	ldr	r0, [r7, #12]
 80072fe:	f7ff f9f9 	bl	80066f4 <SWAPBYTE>
 8007302:	4603      	mov	r3, r0
 8007304:	461a      	mov	r2, r3
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	80da      	strh	r2, [r3, #6]
}
 800730a:	bf00      	nop
 800730c:	3710      	adds	r7, #16
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}

08007312 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007312:	b580      	push	{r7, lr}
 8007314:	b082      	sub	sp, #8
 8007316:	af00      	add	r7, sp, #0
 8007318:	6078      	str	r0, [r7, #4]
 800731a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800731c:	2180      	movs	r1, #128	@ 0x80
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f000 fca8 	bl	8007c74 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007324:	2100      	movs	r1, #0
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 fca4 	bl	8007c74 <USBD_LL_StallEP>
}
 800732c:	bf00      	nop
 800732e:	3708      	adds	r7, #8
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b086      	sub	sp, #24
 8007338:	af00      	add	r7, sp, #0
 800733a:	60f8      	str	r0, [r7, #12]
 800733c:	60b9      	str	r1, [r7, #8]
 800733e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007340:	2300      	movs	r3, #0
 8007342:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d042      	beq.n	80073d0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800734e:	6938      	ldr	r0, [r7, #16]
 8007350:	f000 f842 	bl	80073d8 <USBD_GetLen>
 8007354:	4603      	mov	r3, r0
 8007356:	3301      	adds	r3, #1
 8007358:	005b      	lsls	r3, r3, #1
 800735a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800735e:	d808      	bhi.n	8007372 <USBD_GetString+0x3e>
 8007360:	6938      	ldr	r0, [r7, #16]
 8007362:	f000 f839 	bl	80073d8 <USBD_GetLen>
 8007366:	4603      	mov	r3, r0
 8007368:	3301      	adds	r3, #1
 800736a:	b29b      	uxth	r3, r3
 800736c:	005b      	lsls	r3, r3, #1
 800736e:	b29a      	uxth	r2, r3
 8007370:	e001      	b.n	8007376 <USBD_GetString+0x42>
 8007372:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800737a:	7dfb      	ldrb	r3, [r7, #23]
 800737c:	68ba      	ldr	r2, [r7, #8]
 800737e:	4413      	add	r3, r2
 8007380:	687a      	ldr	r2, [r7, #4]
 8007382:	7812      	ldrb	r2, [r2, #0]
 8007384:	701a      	strb	r2, [r3, #0]
  idx++;
 8007386:	7dfb      	ldrb	r3, [r7, #23]
 8007388:	3301      	adds	r3, #1
 800738a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800738c:	7dfb      	ldrb	r3, [r7, #23]
 800738e:	68ba      	ldr	r2, [r7, #8]
 8007390:	4413      	add	r3, r2
 8007392:	2203      	movs	r2, #3
 8007394:	701a      	strb	r2, [r3, #0]
  idx++;
 8007396:	7dfb      	ldrb	r3, [r7, #23]
 8007398:	3301      	adds	r3, #1
 800739a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800739c:	e013      	b.n	80073c6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800739e:	7dfb      	ldrb	r3, [r7, #23]
 80073a0:	68ba      	ldr	r2, [r7, #8]
 80073a2:	4413      	add	r3, r2
 80073a4:	693a      	ldr	r2, [r7, #16]
 80073a6:	7812      	ldrb	r2, [r2, #0]
 80073a8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	3301      	adds	r3, #1
 80073ae:	613b      	str	r3, [r7, #16]
    idx++;
 80073b0:	7dfb      	ldrb	r3, [r7, #23]
 80073b2:	3301      	adds	r3, #1
 80073b4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80073b6:	7dfb      	ldrb	r3, [r7, #23]
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	4413      	add	r3, r2
 80073bc:	2200      	movs	r2, #0
 80073be:	701a      	strb	r2, [r3, #0]
    idx++;
 80073c0:	7dfb      	ldrb	r3, [r7, #23]
 80073c2:	3301      	adds	r3, #1
 80073c4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	781b      	ldrb	r3, [r3, #0]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d1e7      	bne.n	800739e <USBD_GetString+0x6a>
 80073ce:	e000      	b.n	80073d2 <USBD_GetString+0x9e>
    return;
 80073d0:	bf00      	nop
  }
}
 80073d2:	3718      	adds	r7, #24
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80073d8:	b480      	push	{r7}
 80073da:	b085      	sub	sp, #20
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80073e0:	2300      	movs	r3, #0
 80073e2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80073e8:	e005      	b.n	80073f6 <USBD_GetLen+0x1e>
  {
    len++;
 80073ea:	7bfb      	ldrb	r3, [r7, #15]
 80073ec:	3301      	adds	r3, #1
 80073ee:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	3301      	adds	r3, #1
 80073f4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d1f5      	bne.n	80073ea <USBD_GetLen+0x12>
  }

  return len;
 80073fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007400:	4618      	mov	r0, r3
 8007402:	3714      	adds	r7, #20
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr

0800740c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b084      	sub	sp, #16
 8007410:	af00      	add	r7, sp, #0
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	60b9      	str	r1, [r7, #8]
 8007416:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2202      	movs	r2, #2
 800741c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	68ba      	ldr	r2, [r7, #8]
 800742a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	687a      	ldr	r2, [r7, #4]
 8007430:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	68ba      	ldr	r2, [r7, #8]
 8007436:	2100      	movs	r1, #0
 8007438:	68f8      	ldr	r0, [r7, #12]
 800743a:	f000 fce9 	bl	8007e10 <USBD_LL_Transmit>

  return USBD_OK;
 800743e:	2300      	movs	r3, #0
}
 8007440:	4618      	mov	r0, r3
 8007442:	3710      	adds	r7, #16
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	68ba      	ldr	r2, [r7, #8]
 8007458:	2100      	movs	r1, #0
 800745a:	68f8      	ldr	r0, [r7, #12]
 800745c:	f000 fcd8 	bl	8007e10 <USBD_LL_Transmit>

  return USBD_OK;
 8007460:	2300      	movs	r3, #0
}
 8007462:	4618      	mov	r0, r3
 8007464:	3710      	adds	r7, #16
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}

0800746a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800746a:	b580      	push	{r7, lr}
 800746c:	b084      	sub	sp, #16
 800746e:	af00      	add	r7, sp, #0
 8007470:	60f8      	str	r0, [r7, #12]
 8007472:	60b9      	str	r1, [r7, #8]
 8007474:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	68ba      	ldr	r2, [r7, #8]
 800747a:	2100      	movs	r1, #0
 800747c:	68f8      	ldr	r0, [r7, #12]
 800747e:	f000 fcff 	bl	8007e80 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007482:	2300      	movs	r3, #0
}
 8007484:	4618      	mov	r0, r3
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2204      	movs	r2, #4
 8007498:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800749c:	2300      	movs	r3, #0
 800749e:	2200      	movs	r2, #0
 80074a0:	2100      	movs	r1, #0
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f000 fcb4 	bl	8007e10 <USBD_LL_Transmit>

  return USBD_OK;
 80074a8:	2300      	movs	r3, #0
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	3708      	adds	r7, #8
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}

080074b2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80074b2:	b580      	push	{r7, lr}
 80074b4:	b082      	sub	sp, #8
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2205      	movs	r2, #5
 80074be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80074c2:	2300      	movs	r3, #0
 80074c4:	2200      	movs	r2, #0
 80074c6:	2100      	movs	r1, #0
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f000 fcd9 	bl	8007e80 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3708      	adds	r7, #8
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80074dc:	2200      	movs	r2, #0
 80074de:	490e      	ldr	r1, [pc, #56]	@ (8007518 <MX_USB_DEVICE_Init+0x40>)
 80074e0:	480e      	ldr	r0, [pc, #56]	@ (800751c <MX_USB_DEVICE_Init+0x44>)
 80074e2:	f7fe fcd1 	bl	8005e88 <USBD_Init>
 80074e6:	4603      	mov	r3, r0
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d001      	beq.n	80074f0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80074ec:	f7f9 f926 	bl	800073c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 80074f0:	490b      	ldr	r1, [pc, #44]	@ (8007520 <MX_USB_DEVICE_Init+0x48>)
 80074f2:	480a      	ldr	r0, [pc, #40]	@ (800751c <MX_USB_DEVICE_Init+0x44>)
 80074f4:	f7fe fcf8 	bl	8005ee8 <USBD_RegisterClass>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d001      	beq.n	8007502 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80074fe:	f7f9 f91d 	bl	800073c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007502:	4806      	ldr	r0, [pc, #24]	@ (800751c <MX_USB_DEVICE_Init+0x44>)
 8007504:	f7fe fd26 	bl	8005f54 <USBD_Start>
 8007508:	4603      	mov	r3, r0
 800750a:	2b00      	cmp	r3, #0
 800750c:	d001      	beq.n	8007512 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800750e:	f7f9 f915 	bl	800073c <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007512:	bf00      	nop
 8007514:	bd80      	pop	{r7, pc}
 8007516:	bf00      	nop
 8007518:	200000cc 	.word	0x200000cc
 800751c:	200001dc 	.word	0x200001dc
 8007520:	2000000c 	.word	0x2000000c

08007524 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007524:	b480      	push	{r7}
 8007526:	b083      	sub	sp, #12
 8007528:	af00      	add	r7, sp, #0
 800752a:	4603      	mov	r3, r0
 800752c:	6039      	str	r1, [r7, #0]
 800752e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	2212      	movs	r2, #18
 8007534:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007536:	4b03      	ldr	r3, [pc, #12]	@ (8007544 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007538:	4618      	mov	r0, r3
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr
 8007544:	200000ec 	.word	0x200000ec

08007548 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007548:	b480      	push	{r7}
 800754a:	b083      	sub	sp, #12
 800754c:	af00      	add	r7, sp, #0
 800754e:	4603      	mov	r3, r0
 8007550:	6039      	str	r1, [r7, #0]
 8007552:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	2204      	movs	r2, #4
 8007558:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800755a:	4b03      	ldr	r3, [pc, #12]	@ (8007568 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800755c:	4618      	mov	r0, r3
 800755e:	370c      	adds	r7, #12
 8007560:	46bd      	mov	sp, r7
 8007562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007566:	4770      	bx	lr
 8007568:	2000010c 	.word	0x2000010c

0800756c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b082      	sub	sp, #8
 8007570:	af00      	add	r7, sp, #0
 8007572:	4603      	mov	r3, r0
 8007574:	6039      	str	r1, [r7, #0]
 8007576:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007578:	79fb      	ldrb	r3, [r7, #7]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d105      	bne.n	800758a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800757e:	683a      	ldr	r2, [r7, #0]
 8007580:	4907      	ldr	r1, [pc, #28]	@ (80075a0 <USBD_FS_ProductStrDescriptor+0x34>)
 8007582:	4808      	ldr	r0, [pc, #32]	@ (80075a4 <USBD_FS_ProductStrDescriptor+0x38>)
 8007584:	f7ff fed6 	bl	8007334 <USBD_GetString>
 8007588:	e004      	b.n	8007594 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800758a:	683a      	ldr	r2, [r7, #0]
 800758c:	4904      	ldr	r1, [pc, #16]	@ (80075a0 <USBD_FS_ProductStrDescriptor+0x34>)
 800758e:	4805      	ldr	r0, [pc, #20]	@ (80075a4 <USBD_FS_ProductStrDescriptor+0x38>)
 8007590:	f7ff fed0 	bl	8007334 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007594:	4b02      	ldr	r3, [pc, #8]	@ (80075a0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007596:	4618      	mov	r0, r3
 8007598:	3708      	adds	r7, #8
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	bf00      	nop
 80075a0:	200004b8 	.word	0x200004b8
 80075a4:	08008038 	.word	0x08008038

080075a8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b082      	sub	sp, #8
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	4603      	mov	r3, r0
 80075b0:	6039      	str	r1, [r7, #0]
 80075b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80075b4:	683a      	ldr	r2, [r7, #0]
 80075b6:	4904      	ldr	r1, [pc, #16]	@ (80075c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80075b8:	4804      	ldr	r0, [pc, #16]	@ (80075cc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80075ba:	f7ff febb 	bl	8007334 <USBD_GetString>
  return USBD_StrDesc;
 80075be:	4b02      	ldr	r3, [pc, #8]	@ (80075c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3708      	adds	r7, #8
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	200004b8 	.word	0x200004b8
 80075cc:	08008050 	.word	0x08008050

080075d0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b082      	sub	sp, #8
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	4603      	mov	r3, r0
 80075d8:	6039      	str	r1, [r7, #0]
 80075da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	221a      	movs	r2, #26
 80075e0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80075e2:	f000 f855 	bl	8007690 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80075e6:	4b02      	ldr	r3, [pc, #8]	@ (80075f0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3708      	adds	r7, #8
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}
 80075f0:	20000110 	.word	0x20000110

080075f4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b082      	sub	sp, #8
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	4603      	mov	r3, r0
 80075fc:	6039      	str	r1, [r7, #0]
 80075fe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007600:	79fb      	ldrb	r3, [r7, #7]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d105      	bne.n	8007612 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007606:	683a      	ldr	r2, [r7, #0]
 8007608:	4907      	ldr	r1, [pc, #28]	@ (8007628 <USBD_FS_ConfigStrDescriptor+0x34>)
 800760a:	4808      	ldr	r0, [pc, #32]	@ (800762c <USBD_FS_ConfigStrDescriptor+0x38>)
 800760c:	f7ff fe92 	bl	8007334 <USBD_GetString>
 8007610:	e004      	b.n	800761c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007612:	683a      	ldr	r2, [r7, #0]
 8007614:	4904      	ldr	r1, [pc, #16]	@ (8007628 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007616:	4805      	ldr	r0, [pc, #20]	@ (800762c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007618:	f7ff fe8c 	bl	8007334 <USBD_GetString>
  }
  return USBD_StrDesc;
 800761c:	4b02      	ldr	r3, [pc, #8]	@ (8007628 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800761e:	4618      	mov	r0, r3
 8007620:	3708      	adds	r7, #8
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop
 8007628:	200004b8 	.word	0x200004b8
 800762c:	08008064 	.word	0x08008064

08007630 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b082      	sub	sp, #8
 8007634:	af00      	add	r7, sp, #0
 8007636:	4603      	mov	r3, r0
 8007638:	6039      	str	r1, [r7, #0]
 800763a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800763c:	79fb      	ldrb	r3, [r7, #7]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d105      	bne.n	800764e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007642:	683a      	ldr	r2, [r7, #0]
 8007644:	4907      	ldr	r1, [pc, #28]	@ (8007664 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007646:	4808      	ldr	r0, [pc, #32]	@ (8007668 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007648:	f7ff fe74 	bl	8007334 <USBD_GetString>
 800764c:	e004      	b.n	8007658 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800764e:	683a      	ldr	r2, [r7, #0]
 8007650:	4904      	ldr	r1, [pc, #16]	@ (8007664 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007652:	4805      	ldr	r0, [pc, #20]	@ (8007668 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007654:	f7ff fe6e 	bl	8007334 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007658:	4b02      	ldr	r3, [pc, #8]	@ (8007664 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800765a:	4618      	mov	r0, r3
 800765c:	3708      	adds	r7, #8
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop
 8007664:	200004b8 	.word	0x200004b8
 8007668:	08008070 	.word	0x08008070

0800766c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	4603      	mov	r3, r0
 8007674:	6039      	str	r1, [r7, #0]
 8007676:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	220c      	movs	r2, #12
 800767c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800767e:	4b03      	ldr	r3, [pc, #12]	@ (800768c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8007680:	4618      	mov	r0, r3
 8007682:	370c      	adds	r7, #12
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr
 800768c:	20000100 	.word	0x20000100

08007690 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007696:	4b0f      	ldr	r3, [pc, #60]	@ (80076d4 <Get_SerialNum+0x44>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800769c:	4b0e      	ldr	r3, [pc, #56]	@ (80076d8 <Get_SerialNum+0x48>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80076a2:	4b0e      	ldr	r3, [pc, #56]	@ (80076dc <Get_SerialNum+0x4c>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80076a8:	68fa      	ldr	r2, [r7, #12]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	4413      	add	r3, r2
 80076ae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d009      	beq.n	80076ca <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80076b6:	2208      	movs	r2, #8
 80076b8:	4909      	ldr	r1, [pc, #36]	@ (80076e0 <Get_SerialNum+0x50>)
 80076ba:	68f8      	ldr	r0, [r7, #12]
 80076bc:	f000 f814 	bl	80076e8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80076c0:	2204      	movs	r2, #4
 80076c2:	4908      	ldr	r1, [pc, #32]	@ (80076e4 <Get_SerialNum+0x54>)
 80076c4:	68b8      	ldr	r0, [r7, #8]
 80076c6:	f000 f80f 	bl	80076e8 <IntToUnicode>
  }
}
 80076ca:	bf00      	nop
 80076cc:	3710      	adds	r7, #16
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	bf00      	nop
 80076d4:	1fff7590 	.word	0x1fff7590
 80076d8:	1fff7594 	.word	0x1fff7594
 80076dc:	1fff7598 	.word	0x1fff7598
 80076e0:	20000112 	.word	0x20000112
 80076e4:	20000122 	.word	0x20000122

080076e8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b087      	sub	sp, #28
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	60f8      	str	r0, [r7, #12]
 80076f0:	60b9      	str	r1, [r7, #8]
 80076f2:	4613      	mov	r3, r2
 80076f4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80076f6:	2300      	movs	r3, #0
 80076f8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80076fa:	2300      	movs	r3, #0
 80076fc:	75fb      	strb	r3, [r7, #23]
 80076fe:	e027      	b.n	8007750 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	0f1b      	lsrs	r3, r3, #28
 8007704:	2b09      	cmp	r3, #9
 8007706:	d80b      	bhi.n	8007720 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	0f1b      	lsrs	r3, r3, #28
 800770c:	b2da      	uxtb	r2, r3
 800770e:	7dfb      	ldrb	r3, [r7, #23]
 8007710:	005b      	lsls	r3, r3, #1
 8007712:	4619      	mov	r1, r3
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	440b      	add	r3, r1
 8007718:	3230      	adds	r2, #48	@ 0x30
 800771a:	b2d2      	uxtb	r2, r2
 800771c:	701a      	strb	r2, [r3, #0]
 800771e:	e00a      	b.n	8007736 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	0f1b      	lsrs	r3, r3, #28
 8007724:	b2da      	uxtb	r2, r3
 8007726:	7dfb      	ldrb	r3, [r7, #23]
 8007728:	005b      	lsls	r3, r3, #1
 800772a:	4619      	mov	r1, r3
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	440b      	add	r3, r1
 8007730:	3237      	adds	r2, #55	@ 0x37
 8007732:	b2d2      	uxtb	r2, r2
 8007734:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	011b      	lsls	r3, r3, #4
 800773a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800773c:	7dfb      	ldrb	r3, [r7, #23]
 800773e:	005b      	lsls	r3, r3, #1
 8007740:	3301      	adds	r3, #1
 8007742:	68ba      	ldr	r2, [r7, #8]
 8007744:	4413      	add	r3, r2
 8007746:	2200      	movs	r2, #0
 8007748:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800774a:	7dfb      	ldrb	r3, [r7, #23]
 800774c:	3301      	adds	r3, #1
 800774e:	75fb      	strb	r3, [r7, #23]
 8007750:	7dfa      	ldrb	r2, [r7, #23]
 8007752:	79fb      	ldrb	r3, [r7, #7]
 8007754:	429a      	cmp	r2, r3
 8007756:	d3d3      	bcc.n	8007700 <IntToUnicode+0x18>
  }
}
 8007758:	bf00      	nop
 800775a:	bf00      	nop
 800775c:	371c      	adds	r7, #28
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr
	...

08007768 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b0ac      	sub	sp, #176	@ 0xb0
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007770:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007774:	2200      	movs	r2, #0
 8007776:	601a      	str	r2, [r3, #0]
 8007778:	605a      	str	r2, [r3, #4]
 800777a:	609a      	str	r2, [r3, #8]
 800777c:	60da      	str	r2, [r3, #12]
 800777e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007780:	f107 0314 	add.w	r3, r7, #20
 8007784:	2288      	movs	r2, #136	@ 0x88
 8007786:	2100      	movs	r1, #0
 8007788:	4618      	mov	r0, r3
 800778a:	f000 fc1d 	bl	8007fc8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007796:	d173      	bne.n	8007880 <HAL_PCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8007798:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800779c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800779e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80077a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80077a6:	2301      	movs	r3, #1
 80077a8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80077aa:	2301      	movs	r3, #1
 80077ac:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80077ae:	2318      	movs	r3, #24
 80077b0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80077b2:	2307      	movs	r3, #7
 80077b4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80077b6:	2302      	movs	r3, #2
 80077b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80077ba:	2302      	movs	r3, #2
 80077bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80077be:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80077c2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80077c4:	f107 0314 	add.w	r3, r7, #20
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7fb fc53 	bl	8003074 <HAL_RCCEx_PeriphCLKConfig>
 80077ce:	4603      	mov	r3, r0
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d001      	beq.n	80077d8 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 80077d4:	f7f8 ffb2 	bl	800073c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077d8:	4b2b      	ldr	r3, [pc, #172]	@ (8007888 <HAL_PCD_MspInit+0x120>)
 80077da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077dc:	4a2a      	ldr	r2, [pc, #168]	@ (8007888 <HAL_PCD_MspInit+0x120>)
 80077de:	f043 0301 	orr.w	r3, r3, #1
 80077e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80077e4:	4b28      	ldr	r3, [pc, #160]	@ (8007888 <HAL_PCD_MspInit+0x120>)
 80077e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077e8:	f003 0301 	and.w	r3, r3, #1
 80077ec:	613b      	str	r3, [r7, #16]
 80077ee:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80077f0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80077f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077f8:	2302      	movs	r3, #2
 80077fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077fe:	2300      	movs	r3, #0
 8007800:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007804:	2303      	movs	r3, #3
 8007806:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800780a:	230a      	movs	r3, #10
 800780c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007810:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007814:	4619      	mov	r1, r3
 8007816:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800781a:	f7f9 fa35 	bl	8000c88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800781e:	4b1a      	ldr	r3, [pc, #104]	@ (8007888 <HAL_PCD_MspInit+0x120>)
 8007820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007822:	4a19      	ldr	r2, [pc, #100]	@ (8007888 <HAL_PCD_MspInit+0x120>)
 8007824:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007828:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800782a:	4b17      	ldr	r3, [pc, #92]	@ (8007888 <HAL_PCD_MspInit+0x120>)
 800782c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800782e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007832:	60fb      	str	r3, [r7, #12]
 8007834:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007836:	4b14      	ldr	r3, [pc, #80]	@ (8007888 <HAL_PCD_MspInit+0x120>)
 8007838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800783a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800783e:	2b00      	cmp	r3, #0
 8007840:	d114      	bne.n	800786c <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007842:	4b11      	ldr	r3, [pc, #68]	@ (8007888 <HAL_PCD_MspInit+0x120>)
 8007844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007846:	4a10      	ldr	r2, [pc, #64]	@ (8007888 <HAL_PCD_MspInit+0x120>)
 8007848:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800784c:	6593      	str	r3, [r2, #88]	@ 0x58
 800784e:	4b0e      	ldr	r3, [pc, #56]	@ (8007888 <HAL_PCD_MspInit+0x120>)
 8007850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007856:	60bb      	str	r3, [r7, #8]
 8007858:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800785a:	f7fa fdfb 	bl	8002454 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800785e:	4b0a      	ldr	r3, [pc, #40]	@ (8007888 <HAL_PCD_MspInit+0x120>)
 8007860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007862:	4a09      	ldr	r2, [pc, #36]	@ (8007888 <HAL_PCD_MspInit+0x120>)
 8007864:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007868:	6593      	str	r3, [r2, #88]	@ 0x58
 800786a:	e001      	b.n	8007870 <HAL_PCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800786c:	f7fa fdf2 	bl	8002454 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007870:	2200      	movs	r2, #0
 8007872:	2100      	movs	r1, #0
 8007874:	2043      	movs	r0, #67	@ 0x43
 8007876:	f7f9 f9d0 	bl	8000c1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800787a:	2043      	movs	r0, #67	@ 0x43
 800787c:	f7f9 f9e9 	bl	8000c52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007880:	bf00      	nop
 8007882:	37b0      	adds	r7, #176	@ 0xb0
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}
 8007888:	40021000 	.word	0x40021000

0800788c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b082      	sub	sp, #8
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80078a0:	4619      	mov	r1, r3
 80078a2:	4610      	mov	r0, r2
 80078a4:	f7fe fba3 	bl	8005fee <USBD_LL_SetupStage>
}
 80078a8:	bf00      	nop
 80078aa:	3708      	adds	r7, #8
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}

080078b0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b082      	sub	sp, #8
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
 80078b8:	460b      	mov	r3, r1
 80078ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80078c2:	78fa      	ldrb	r2, [r7, #3]
 80078c4:	6879      	ldr	r1, [r7, #4]
 80078c6:	4613      	mov	r3, r2
 80078c8:	00db      	lsls	r3, r3, #3
 80078ca:	4413      	add	r3, r2
 80078cc:	009b      	lsls	r3, r3, #2
 80078ce:	440b      	add	r3, r1
 80078d0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	78fb      	ldrb	r3, [r7, #3]
 80078d8:	4619      	mov	r1, r3
 80078da:	f7fe fbdd 	bl	8006098 <USBD_LL_DataOutStage>
}
 80078de:	bf00      	nop
 80078e0:	3708      	adds	r7, #8
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}

080078e6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80078e6:	b580      	push	{r7, lr}
 80078e8:	b082      	sub	sp, #8
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6078      	str	r0, [r7, #4]
 80078ee:	460b      	mov	r3, r1
 80078f0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80078f8:	78fa      	ldrb	r2, [r7, #3]
 80078fa:	6879      	ldr	r1, [r7, #4]
 80078fc:	4613      	mov	r3, r2
 80078fe:	00db      	lsls	r3, r3, #3
 8007900:	4413      	add	r3, r2
 8007902:	009b      	lsls	r3, r3, #2
 8007904:	440b      	add	r3, r1
 8007906:	3320      	adds	r3, #32
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	78fb      	ldrb	r3, [r7, #3]
 800790c:	4619      	mov	r1, r3
 800790e:	f7fe fc7f 	bl	8006210 <USBD_LL_DataInStage>
}
 8007912:	bf00      	nop
 8007914:	3708      	adds	r7, #8
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}

0800791a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800791a:	b580      	push	{r7, lr}
 800791c:	b082      	sub	sp, #8
 800791e:	af00      	add	r7, sp, #0
 8007920:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007928:	4618      	mov	r0, r3
 800792a:	f7fe fdc3 	bl	80064b4 <USBD_LL_SOF>
}
 800792e:	bf00      	nop
 8007930:	3708      	adds	r7, #8
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}

08007936 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007936:	b580      	push	{r7, lr}
 8007938:	b084      	sub	sp, #16
 800793a:	af00      	add	r7, sp, #0
 800793c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800793e:	2301      	movs	r3, #1
 8007940:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	79db      	ldrb	r3, [r3, #7]
 8007946:	2b02      	cmp	r3, #2
 8007948:	d001      	beq.n	800794e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800794a:	f7f8 fef7 	bl	800073c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007954:	7bfa      	ldrb	r2, [r7, #15]
 8007956:	4611      	mov	r1, r2
 8007958:	4618      	mov	r0, r3
 800795a:	f7fe fd67 	bl	800642c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007964:	4618      	mov	r0, r3
 8007966:	f7fe fd0e 	bl	8006386 <USBD_LL_Reset>
}
 800796a:	bf00      	nop
 800796c:	3710      	adds	r7, #16
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
	...

08007974 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b082      	sub	sp, #8
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	687a      	ldr	r2, [r7, #4]
 8007988:	6812      	ldr	r2, [r2, #0]
 800798a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800798e:	f043 0301 	orr.w	r3, r3, #1
 8007992:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800799a:	4618      	mov	r0, r3
 800799c:	f7fe fd56 	bl	800644c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	7adb      	ldrb	r3, [r3, #11]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d005      	beq.n	80079b4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80079a8:	4b04      	ldr	r3, [pc, #16]	@ (80079bc <HAL_PCD_SuspendCallback+0x48>)
 80079aa:	691b      	ldr	r3, [r3, #16]
 80079ac:	4a03      	ldr	r2, [pc, #12]	@ (80079bc <HAL_PCD_SuspendCallback+0x48>)
 80079ae:	f043 0306 	orr.w	r3, r3, #6
 80079b2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80079b4:	bf00      	nop
 80079b6:	3708      	adds	r7, #8
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	e000ed00 	.word	0xe000ed00

080079c0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b082      	sub	sp, #8
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	6812      	ldr	r2, [r2, #0]
 80079d6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80079da:	f023 0301 	bic.w	r3, r3, #1
 80079de:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	7adb      	ldrb	r3, [r3, #11]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d007      	beq.n	80079f8 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80079e8:	4b08      	ldr	r3, [pc, #32]	@ (8007a0c <HAL_PCD_ResumeCallback+0x4c>)
 80079ea:	691b      	ldr	r3, [r3, #16]
 80079ec:	4a07      	ldr	r2, [pc, #28]	@ (8007a0c <HAL_PCD_ResumeCallback+0x4c>)
 80079ee:	f023 0306 	bic.w	r3, r3, #6
 80079f2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80079f4:	f000 fae2 	bl	8007fbc <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80079fe:	4618      	mov	r0, r3
 8007a00:	f7fe fd40 	bl	8006484 <USBD_LL_Resume>
}
 8007a04:	bf00      	nop
 8007a06:	3708      	adds	r7, #8
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}
 8007a0c:	e000ed00 	.word	0xe000ed00

08007a10 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
 8007a18:	460b      	mov	r3, r1
 8007a1a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007a22:	78fa      	ldrb	r2, [r7, #3]
 8007a24:	4611      	mov	r1, r2
 8007a26:	4618      	mov	r0, r3
 8007a28:	f7fe fd96 	bl	8006558 <USBD_LL_IsoOUTIncomplete>
}
 8007a2c:	bf00      	nop
 8007a2e:	3708      	adds	r7, #8
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}

08007a34 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b082      	sub	sp, #8
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	460b      	mov	r3, r1
 8007a3e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007a46:	78fa      	ldrb	r2, [r7, #3]
 8007a48:	4611      	mov	r1, r2
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	f7fe fd52 	bl	80064f4 <USBD_LL_IsoINIncomplete>
}
 8007a50:	bf00      	nop
 8007a52:	3708      	adds	r7, #8
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}

08007a58 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b082      	sub	sp, #8
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007a66:	4618      	mov	r0, r3
 8007a68:	f7fe fda8 	bl	80065bc <USBD_LL_DevConnected>
}
 8007a6c:	bf00      	nop
 8007a6e:	3708      	adds	r7, #8
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bd80      	pop	{r7, pc}

08007a74 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b082      	sub	sp, #8
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007a82:	4618      	mov	r0, r3
 8007a84:	f7fe fda5 	bl	80065d2 <USBD_LL_DevDisconnected>
}
 8007a88:	bf00      	nop
 8007a8a:	3708      	adds	r7, #8
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bd80      	pop	{r7, pc}

08007a90 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b082      	sub	sp, #8
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	781b      	ldrb	r3, [r3, #0]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d13c      	bne.n	8007b1a <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007aa0:	4a20      	ldr	r2, [pc, #128]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	4a1e      	ldr	r2, [pc, #120]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007aac:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007ab0:	4b1c      	ldr	r3, [pc, #112]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007ab2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007ab6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8007ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007aba:	2206      	movs	r2, #6
 8007abc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007abe:	4b19      	ldr	r3, [pc, #100]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007ac0:	2202      	movs	r2, #2
 8007ac2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007ac4:	4b17      	ldr	r3, [pc, #92]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007ac6:	2202      	movs	r2, #2
 8007ac8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007aca:	4b16      	ldr	r3, [pc, #88]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007acc:	2200      	movs	r2, #0
 8007ace:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007ad0:	4b14      	ldr	r3, [pc, #80]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007ad6:	4b13      	ldr	r3, [pc, #76]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007ad8:	2200      	movs	r2, #0
 8007ada:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8007adc:	4b11      	ldr	r3, [pc, #68]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007ade:	2200      	movs	r2, #0
 8007ae0:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007ae2:	4b10      	ldr	r3, [pc, #64]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007aea:	2200      	movs	r2, #0
 8007aec:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007aee:	480d      	ldr	r0, [pc, #52]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007af0:	f7f9 faa4 	bl	800103c <HAL_PCD_Init>
 8007af4:	4603      	mov	r3, r0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d001      	beq.n	8007afe <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007afa:	f7f8 fe1f 	bl	800073c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007afe:	2180      	movs	r1, #128	@ 0x80
 8007b00:	4808      	ldr	r0, [pc, #32]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007b02:	f7fa fbfe 	bl	8002302 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007b06:	2240      	movs	r2, #64	@ 0x40
 8007b08:	2100      	movs	r1, #0
 8007b0a:	4806      	ldr	r0, [pc, #24]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007b0c:	f7fa fbb2 	bl	8002274 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007b10:	2280      	movs	r2, #128	@ 0x80
 8007b12:	2101      	movs	r1, #1
 8007b14:	4803      	ldr	r0, [pc, #12]	@ (8007b24 <USBD_LL_Init+0x94>)
 8007b16:	f7fa fbad 	bl	8002274 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3708      	adds	r7, #8
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}
 8007b24:	200006b8 	.word	0x200006b8

08007b28 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b30:	2300      	movs	r3, #0
 8007b32:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007b34:	2300      	movs	r3, #0
 8007b36:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f7f9 fb8b 	bl	800125a <HAL_PCD_Start>
 8007b44:	4603      	mov	r3, r0
 8007b46:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007b48:	7bbb      	ldrb	r3, [r7, #14]
 8007b4a:	2b03      	cmp	r3, #3
 8007b4c:	d816      	bhi.n	8007b7c <USBD_LL_Start+0x54>
 8007b4e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b54 <USBD_LL_Start+0x2c>)
 8007b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b54:	08007b65 	.word	0x08007b65
 8007b58:	08007b6b 	.word	0x08007b6b
 8007b5c:	08007b71 	.word	0x08007b71
 8007b60:	08007b77 	.word	0x08007b77
    case HAL_OK :
      usb_status = USBD_OK;
 8007b64:	2300      	movs	r3, #0
 8007b66:	73fb      	strb	r3, [r7, #15]
    break;
 8007b68:	e00b      	b.n	8007b82 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007b6a:	2303      	movs	r3, #3
 8007b6c:	73fb      	strb	r3, [r7, #15]
    break;
 8007b6e:	e008      	b.n	8007b82 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007b70:	2301      	movs	r3, #1
 8007b72:	73fb      	strb	r3, [r7, #15]
    break;
 8007b74:	e005      	b.n	8007b82 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007b76:	2303      	movs	r3, #3
 8007b78:	73fb      	strb	r3, [r7, #15]
    break;
 8007b7a:	e002      	b.n	8007b82 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8007b7c:	2303      	movs	r3, #3
 8007b7e:	73fb      	strb	r3, [r7, #15]
    break;
 8007b80:	bf00      	nop
  }
  return usb_status;
 8007b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	3710      	adds	r7, #16
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}

08007b8c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b084      	sub	sp, #16
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
 8007b94:	4608      	mov	r0, r1
 8007b96:	4611      	mov	r1, r2
 8007b98:	461a      	mov	r2, r3
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	70fb      	strb	r3, [r7, #3]
 8007b9e:	460b      	mov	r3, r1
 8007ba0:	70bb      	strb	r3, [r7, #2]
 8007ba2:	4613      	mov	r3, r2
 8007ba4:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007baa:	2300      	movs	r3, #0
 8007bac:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007bb4:	78bb      	ldrb	r3, [r7, #2]
 8007bb6:	883a      	ldrh	r2, [r7, #0]
 8007bb8:	78f9      	ldrb	r1, [r7, #3]
 8007bba:	f7fa f851 	bl	8001c60 <HAL_PCD_EP_Open>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007bc2:	7bbb      	ldrb	r3, [r7, #14]
 8007bc4:	2b03      	cmp	r3, #3
 8007bc6:	d817      	bhi.n	8007bf8 <USBD_LL_OpenEP+0x6c>
 8007bc8:	a201      	add	r2, pc, #4	@ (adr r2, 8007bd0 <USBD_LL_OpenEP+0x44>)
 8007bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bce:	bf00      	nop
 8007bd0:	08007be1 	.word	0x08007be1
 8007bd4:	08007be7 	.word	0x08007be7
 8007bd8:	08007bed 	.word	0x08007bed
 8007bdc:	08007bf3 	.word	0x08007bf3
    case HAL_OK :
      usb_status = USBD_OK;
 8007be0:	2300      	movs	r3, #0
 8007be2:	73fb      	strb	r3, [r7, #15]
    break;
 8007be4:	e00b      	b.n	8007bfe <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007be6:	2303      	movs	r3, #3
 8007be8:	73fb      	strb	r3, [r7, #15]
    break;
 8007bea:	e008      	b.n	8007bfe <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007bec:	2301      	movs	r3, #1
 8007bee:	73fb      	strb	r3, [r7, #15]
    break;
 8007bf0:	e005      	b.n	8007bfe <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007bf2:	2303      	movs	r3, #3
 8007bf4:	73fb      	strb	r3, [r7, #15]
    break;
 8007bf6:	e002      	b.n	8007bfe <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8007bf8:	2303      	movs	r3, #3
 8007bfa:	73fb      	strb	r3, [r7, #15]
    break;
 8007bfc:	bf00      	nop
  }
  return usb_status;
 8007bfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3710      	adds	r7, #16
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}

08007c08 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	460b      	mov	r3, r1
 8007c12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c14:	2300      	movs	r3, #0
 8007c16:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007c22:	78fa      	ldrb	r2, [r7, #3]
 8007c24:	4611      	mov	r1, r2
 8007c26:	4618      	mov	r0, r3
 8007c28:	f7fa f884 	bl	8001d34 <HAL_PCD_EP_Close>
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007c30:	7bbb      	ldrb	r3, [r7, #14]
 8007c32:	2b03      	cmp	r3, #3
 8007c34:	d816      	bhi.n	8007c64 <USBD_LL_CloseEP+0x5c>
 8007c36:	a201      	add	r2, pc, #4	@ (adr r2, 8007c3c <USBD_LL_CloseEP+0x34>)
 8007c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c3c:	08007c4d 	.word	0x08007c4d
 8007c40:	08007c53 	.word	0x08007c53
 8007c44:	08007c59 	.word	0x08007c59
 8007c48:	08007c5f 	.word	0x08007c5f
    case HAL_OK :
      usb_status = USBD_OK;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	73fb      	strb	r3, [r7, #15]
    break;
 8007c50:	e00b      	b.n	8007c6a <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007c52:	2303      	movs	r3, #3
 8007c54:	73fb      	strb	r3, [r7, #15]
    break;
 8007c56:	e008      	b.n	8007c6a <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007c58:	2301      	movs	r3, #1
 8007c5a:	73fb      	strb	r3, [r7, #15]
    break;
 8007c5c:	e005      	b.n	8007c6a <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007c5e:	2303      	movs	r3, #3
 8007c60:	73fb      	strb	r3, [r7, #15]
    break;
 8007c62:	e002      	b.n	8007c6a <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007c64:	2303      	movs	r3, #3
 8007c66:	73fb      	strb	r3, [r7, #15]
    break;
 8007c68:	bf00      	nop
  }
  return usb_status;
 8007c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3710      	adds	r7, #16
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}

08007c74 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b084      	sub	sp, #16
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	460b      	mov	r3, r1
 8007c7e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c80:	2300      	movs	r3, #0
 8007c82:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c84:	2300      	movs	r3, #0
 8007c86:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007c8e:	78fa      	ldrb	r2, [r7, #3]
 8007c90:	4611      	mov	r1, r2
 8007c92:	4618      	mov	r0, r3
 8007c94:	f7fa f8fb 	bl	8001e8e <HAL_PCD_EP_SetStall>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007c9c:	7bbb      	ldrb	r3, [r7, #14]
 8007c9e:	2b03      	cmp	r3, #3
 8007ca0:	d816      	bhi.n	8007cd0 <USBD_LL_StallEP+0x5c>
 8007ca2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ca8 <USBD_LL_StallEP+0x34>)
 8007ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca8:	08007cb9 	.word	0x08007cb9
 8007cac:	08007cbf 	.word	0x08007cbf
 8007cb0:	08007cc5 	.word	0x08007cc5
 8007cb4:	08007ccb 	.word	0x08007ccb
    case HAL_OK :
      usb_status = USBD_OK;
 8007cb8:	2300      	movs	r3, #0
 8007cba:	73fb      	strb	r3, [r7, #15]
    break;
 8007cbc:	e00b      	b.n	8007cd6 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007cbe:	2303      	movs	r3, #3
 8007cc0:	73fb      	strb	r3, [r7, #15]
    break;
 8007cc2:	e008      	b.n	8007cd6 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	73fb      	strb	r3, [r7, #15]
    break;
 8007cc8:	e005      	b.n	8007cd6 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007cca:	2303      	movs	r3, #3
 8007ccc:	73fb      	strb	r3, [r7, #15]
    break;
 8007cce:	e002      	b.n	8007cd6 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007cd0:	2303      	movs	r3, #3
 8007cd2:	73fb      	strb	r3, [r7, #15]
    break;
 8007cd4:	bf00      	nop
  }
  return usb_status;
 8007cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3710      	adds	r7, #16
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}

08007ce0 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b084      	sub	sp, #16
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	460b      	mov	r3, r1
 8007cea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007cec:	2300      	movs	r3, #0
 8007cee:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007cfa:	78fa      	ldrb	r2, [r7, #3]
 8007cfc:	4611      	mov	r1, r2
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f7fa f927 	bl	8001f52 <HAL_PCD_EP_ClrStall>
 8007d04:	4603      	mov	r3, r0
 8007d06:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007d08:	7bbb      	ldrb	r3, [r7, #14]
 8007d0a:	2b03      	cmp	r3, #3
 8007d0c:	d816      	bhi.n	8007d3c <USBD_LL_ClearStallEP+0x5c>
 8007d0e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d14 <USBD_LL_ClearStallEP+0x34>)
 8007d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d14:	08007d25 	.word	0x08007d25
 8007d18:	08007d2b 	.word	0x08007d2b
 8007d1c:	08007d31 	.word	0x08007d31
 8007d20:	08007d37 	.word	0x08007d37
    case HAL_OK :
      usb_status = USBD_OK;
 8007d24:	2300      	movs	r3, #0
 8007d26:	73fb      	strb	r3, [r7, #15]
    break;
 8007d28:	e00b      	b.n	8007d42 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007d2a:	2303      	movs	r3, #3
 8007d2c:	73fb      	strb	r3, [r7, #15]
    break;
 8007d2e:	e008      	b.n	8007d42 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007d30:	2301      	movs	r3, #1
 8007d32:	73fb      	strb	r3, [r7, #15]
    break;
 8007d34:	e005      	b.n	8007d42 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007d36:	2303      	movs	r3, #3
 8007d38:	73fb      	strb	r3, [r7, #15]
    break;
 8007d3a:	e002      	b.n	8007d42 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007d3c:	2303      	movs	r3, #3
 8007d3e:	73fb      	strb	r3, [r7, #15]
    break;
 8007d40:	bf00      	nop
  }
  return usb_status;
 8007d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3710      	adds	r7, #16
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}

08007d4c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b085      	sub	sp, #20
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
 8007d54:	460b      	mov	r3, r1
 8007d56:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007d5e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007d60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	da0b      	bge.n	8007d80 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007d68:	78fb      	ldrb	r3, [r7, #3]
 8007d6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007d6e:	68f9      	ldr	r1, [r7, #12]
 8007d70:	4613      	mov	r3, r2
 8007d72:	00db      	lsls	r3, r3, #3
 8007d74:	4413      	add	r3, r2
 8007d76:	009b      	lsls	r3, r3, #2
 8007d78:	440b      	add	r3, r1
 8007d7a:	3316      	adds	r3, #22
 8007d7c:	781b      	ldrb	r3, [r3, #0]
 8007d7e:	e00b      	b.n	8007d98 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007d80:	78fb      	ldrb	r3, [r7, #3]
 8007d82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007d86:	68f9      	ldr	r1, [r7, #12]
 8007d88:	4613      	mov	r3, r2
 8007d8a:	00db      	lsls	r3, r3, #3
 8007d8c:	4413      	add	r3, r2
 8007d8e:	009b      	lsls	r3, r3, #2
 8007d90:	440b      	add	r3, r1
 8007d92:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8007d96:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	3714      	adds	r7, #20
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr

08007da4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b084      	sub	sp, #16
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	460b      	mov	r3, r1
 8007dae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007db0:	2300      	movs	r3, #0
 8007db2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007db4:	2300      	movs	r3, #0
 8007db6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007dbe:	78fa      	ldrb	r2, [r7, #3]
 8007dc0:	4611      	mov	r1, r2
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7f9 ff28 	bl	8001c18 <HAL_PCD_SetAddress>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007dcc:	7bbb      	ldrb	r3, [r7, #14]
 8007dce:	2b03      	cmp	r3, #3
 8007dd0:	d816      	bhi.n	8007e00 <USBD_LL_SetUSBAddress+0x5c>
 8007dd2:	a201      	add	r2, pc, #4	@ (adr r2, 8007dd8 <USBD_LL_SetUSBAddress+0x34>)
 8007dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd8:	08007de9 	.word	0x08007de9
 8007ddc:	08007def 	.word	0x08007def
 8007de0:	08007df5 	.word	0x08007df5
 8007de4:	08007dfb 	.word	0x08007dfb
    case HAL_OK :
      usb_status = USBD_OK;
 8007de8:	2300      	movs	r3, #0
 8007dea:	73fb      	strb	r3, [r7, #15]
    break;
 8007dec:	e00b      	b.n	8007e06 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007dee:	2303      	movs	r3, #3
 8007df0:	73fb      	strb	r3, [r7, #15]
    break;
 8007df2:	e008      	b.n	8007e06 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007df4:	2301      	movs	r3, #1
 8007df6:	73fb      	strb	r3, [r7, #15]
    break;
 8007df8:	e005      	b.n	8007e06 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007dfa:	2303      	movs	r3, #3
 8007dfc:	73fb      	strb	r3, [r7, #15]
    break;
 8007dfe:	e002      	b.n	8007e06 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8007e00:	2303      	movs	r3, #3
 8007e02:	73fb      	strb	r3, [r7, #15]
    break;
 8007e04:	bf00      	nop
  }
  return usb_status;
 8007e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3710      	adds	r7, #16
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b086      	sub	sp, #24
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	607a      	str	r2, [r7, #4]
 8007e1a:	603b      	str	r3, [r7, #0]
 8007e1c:	460b      	mov	r3, r1
 8007e1e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e20:	2300      	movs	r3, #0
 8007e22:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e24:	2300      	movs	r3, #0
 8007e26:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007e2e:	7af9      	ldrb	r1, [r7, #11]
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	687a      	ldr	r2, [r7, #4]
 8007e34:	f7f9 fffa 	bl	8001e2c <HAL_PCD_EP_Transmit>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8007e3c:	7dbb      	ldrb	r3, [r7, #22]
 8007e3e:	2b03      	cmp	r3, #3
 8007e40:	d816      	bhi.n	8007e70 <USBD_LL_Transmit+0x60>
 8007e42:	a201      	add	r2, pc, #4	@ (adr r2, 8007e48 <USBD_LL_Transmit+0x38>)
 8007e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e48:	08007e59 	.word	0x08007e59
 8007e4c:	08007e5f 	.word	0x08007e5f
 8007e50:	08007e65 	.word	0x08007e65
 8007e54:	08007e6b 	.word	0x08007e6b
    case HAL_OK :
      usb_status = USBD_OK;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	75fb      	strb	r3, [r7, #23]
    break;
 8007e5c:	e00b      	b.n	8007e76 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007e5e:	2303      	movs	r3, #3
 8007e60:	75fb      	strb	r3, [r7, #23]
    break;
 8007e62:	e008      	b.n	8007e76 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007e64:	2301      	movs	r3, #1
 8007e66:	75fb      	strb	r3, [r7, #23]
    break;
 8007e68:	e005      	b.n	8007e76 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007e6a:	2303      	movs	r3, #3
 8007e6c:	75fb      	strb	r3, [r7, #23]
    break;
 8007e6e:	e002      	b.n	8007e76 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8007e70:	2303      	movs	r3, #3
 8007e72:	75fb      	strb	r3, [r7, #23]
    break;
 8007e74:	bf00      	nop
  }
  return usb_status;
 8007e76:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	3718      	adds	r7, #24
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}

08007e80 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b086      	sub	sp, #24
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	60f8      	str	r0, [r7, #12]
 8007e88:	607a      	str	r2, [r7, #4]
 8007e8a:	603b      	str	r3, [r7, #0]
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e90:	2300      	movs	r3, #0
 8007e92:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e94:	2300      	movs	r3, #0
 8007e96:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007e9e:	7af9      	ldrb	r1, [r7, #11]
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	687a      	ldr	r2, [r7, #4]
 8007ea4:	f7f9 ff90 	bl	8001dc8 <HAL_PCD_EP_Receive>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8007eac:	7dbb      	ldrb	r3, [r7, #22]
 8007eae:	2b03      	cmp	r3, #3
 8007eb0:	d816      	bhi.n	8007ee0 <USBD_LL_PrepareReceive+0x60>
 8007eb2:	a201      	add	r2, pc, #4	@ (adr r2, 8007eb8 <USBD_LL_PrepareReceive+0x38>)
 8007eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eb8:	08007ec9 	.word	0x08007ec9
 8007ebc:	08007ecf 	.word	0x08007ecf
 8007ec0:	08007ed5 	.word	0x08007ed5
 8007ec4:	08007edb 	.word	0x08007edb
    case HAL_OK :
      usb_status = USBD_OK;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	75fb      	strb	r3, [r7, #23]
    break;
 8007ecc:	e00b      	b.n	8007ee6 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007ece:	2303      	movs	r3, #3
 8007ed0:	75fb      	strb	r3, [r7, #23]
    break;
 8007ed2:	e008      	b.n	8007ee6 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	75fb      	strb	r3, [r7, #23]
    break;
 8007ed8:	e005      	b.n	8007ee6 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007eda:	2303      	movs	r3, #3
 8007edc:	75fb      	strb	r3, [r7, #23]
    break;
 8007ede:	e002      	b.n	8007ee6 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8007ee0:	2303      	movs	r3, #3
 8007ee2:	75fb      	strb	r3, [r7, #23]
    break;
 8007ee4:	bf00      	nop
  }
  return usb_status;
 8007ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3718      	adds	r7, #24
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}

08007ef0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b082      	sub	sp, #8
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	460b      	mov	r3, r1
 8007efa:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8007efc:	78fb      	ldrb	r3, [r7, #3]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d002      	beq.n	8007f08 <HAL_PCDEx_LPM_Callback+0x18>
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d01f      	beq.n	8007f46 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8007f06:	e03b      	b.n	8007f80 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	7adb      	ldrb	r3, [r3, #11]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d007      	beq.n	8007f20 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8007f10:	f000 f854 	bl	8007fbc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007f14:	4b1c      	ldr	r3, [pc, #112]	@ (8007f88 <HAL_PCDEx_LPM_Callback+0x98>)
 8007f16:	691b      	ldr	r3, [r3, #16]
 8007f18:	4a1b      	ldr	r2, [pc, #108]	@ (8007f88 <HAL_PCDEx_LPM_Callback+0x98>)
 8007f1a:	f023 0306 	bic.w	r3, r3, #6
 8007f1e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	687a      	ldr	r2, [r7, #4]
 8007f2c:	6812      	ldr	r2, [r2, #0]
 8007f2e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007f32:	f023 0301 	bic.w	r3, r3, #1
 8007f36:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f7fe faa0 	bl	8006484 <USBD_LL_Resume>
    break;
 8007f44:	e01c      	b.n	8007f80 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	6812      	ldr	r2, [r2, #0]
 8007f54:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007f58:	f043 0301 	orr.w	r3, r3, #1
 8007f5c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007f64:	4618      	mov	r0, r3
 8007f66:	f7fe fa71 	bl	800644c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	7adb      	ldrb	r3, [r3, #11]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d005      	beq.n	8007f7e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007f72:	4b05      	ldr	r3, [pc, #20]	@ (8007f88 <HAL_PCDEx_LPM_Callback+0x98>)
 8007f74:	691b      	ldr	r3, [r3, #16]
 8007f76:	4a04      	ldr	r2, [pc, #16]	@ (8007f88 <HAL_PCDEx_LPM_Callback+0x98>)
 8007f78:	f043 0306 	orr.w	r3, r3, #6
 8007f7c:	6113      	str	r3, [r2, #16]
    break;
 8007f7e:	bf00      	nop
}
 8007f80:	bf00      	nop
 8007f82:	3708      	adds	r7, #8
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}
 8007f88:	e000ed00 	.word	0xe000ed00

08007f8c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007f94:	4b03      	ldr	r3, [pc, #12]	@ (8007fa4 <USBD_static_malloc+0x18>)
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	370c      	adds	r7, #12
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop
 8007fa4:	20000b9c 	.word	0x20000b9c

08007fa8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b083      	sub	sp, #12
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]

}
 8007fb0:	bf00      	nop
 8007fb2:	370c      	adds	r7, #12
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr

08007fbc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8007fc0:	f7f8 fac2 	bl	8000548 <SystemClock_Config>
}
 8007fc4:	bf00      	nop
 8007fc6:	bd80      	pop	{r7, pc}

08007fc8 <memset>:
 8007fc8:	4402      	add	r2, r0
 8007fca:	4603      	mov	r3, r0
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d100      	bne.n	8007fd2 <memset+0xa>
 8007fd0:	4770      	bx	lr
 8007fd2:	f803 1b01 	strb.w	r1, [r3], #1
 8007fd6:	e7f9      	b.n	8007fcc <memset+0x4>

08007fd8 <__libc_init_array>:
 8007fd8:	b570      	push	{r4, r5, r6, lr}
 8007fda:	4d0d      	ldr	r5, [pc, #52]	@ (8008010 <__libc_init_array+0x38>)
 8007fdc:	4c0d      	ldr	r4, [pc, #52]	@ (8008014 <__libc_init_array+0x3c>)
 8007fde:	1b64      	subs	r4, r4, r5
 8007fe0:	10a4      	asrs	r4, r4, #2
 8007fe2:	2600      	movs	r6, #0
 8007fe4:	42a6      	cmp	r6, r4
 8007fe6:	d109      	bne.n	8007ffc <__libc_init_array+0x24>
 8007fe8:	4d0b      	ldr	r5, [pc, #44]	@ (8008018 <__libc_init_array+0x40>)
 8007fea:	4c0c      	ldr	r4, [pc, #48]	@ (800801c <__libc_init_array+0x44>)
 8007fec:	f000 f818 	bl	8008020 <_init>
 8007ff0:	1b64      	subs	r4, r4, r5
 8007ff2:	10a4      	asrs	r4, r4, #2
 8007ff4:	2600      	movs	r6, #0
 8007ff6:	42a6      	cmp	r6, r4
 8007ff8:	d105      	bne.n	8008006 <__libc_init_array+0x2e>
 8007ffa:	bd70      	pop	{r4, r5, r6, pc}
 8007ffc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008000:	4798      	blx	r3
 8008002:	3601      	adds	r6, #1
 8008004:	e7ee      	b.n	8007fe4 <__libc_init_array+0xc>
 8008006:	f855 3b04 	ldr.w	r3, [r5], #4
 800800a:	4798      	blx	r3
 800800c:	3601      	adds	r6, #1
 800800e:	e7f2      	b.n	8007ff6 <__libc_init_array+0x1e>
 8008010:	080080d0 	.word	0x080080d0
 8008014:	080080d0 	.word	0x080080d0
 8008018:	080080d0 	.word	0x080080d0
 800801c:	080080d4 	.word	0x080080d4

08008020 <_init>:
 8008020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008022:	bf00      	nop
 8008024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008026:	bc08      	pop	{r3}
 8008028:	469e      	mov	lr, r3
 800802a:	4770      	bx	lr

0800802c <_fini>:
 800802c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800802e:	bf00      	nop
 8008030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008032:	bc08      	pop	{r3}
 8008034:	469e      	mov	lr, r3
 8008036:	4770      	bx	lr
