{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696016162428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696016162434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 12:36:02 2023 " "Processing started: Fri Sep 29 12:36:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696016162434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016162434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab-2 -c Lab-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab-2 -c Lab-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016162434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696016162792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696016162792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab-1/task5/tb_task5.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab-1/task5/tb_task5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_task5 " "Found entity 1: tb_task5" {  } { { "Lab-1/task5/tb_task5.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/tb_task5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696016169660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016169660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab-1/task5/tb_statemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab-1/task5/tb_statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_statemachine " "Found entity 1: tb_statemachine" {  } { { "Lab-1/task5/tb_statemachine.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/tb_statemachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696016169660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016169660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab-1/task5/tb_scorehand.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab-1/task5/tb_scorehand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_scorehand " "Found entity 1: tb_scorehand" {  } { { "Lab-1/task5/tb_scorehand.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/tb_scorehand.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696016169664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016169664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab-1/task5/tb_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab-1/task5/tb_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_datapath " "Found entity 1: tb_datapath" {  } { { "Lab-1/task5/tb_datapath.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/tb_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696016169664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016169664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab-1/task5/task5.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab-1/task5/task5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task5 " "Found entity 1: task5" {  } { { "Lab-1/task5/task5.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/task5.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696016169664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016169664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab-1/task5/statemachine.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab-1/task5/statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "Lab-1/task5/statemachine.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/statemachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696016169664 ""} { "Info" "ISGN_ENTITY_NAME" "2 step_reg " "Found entity 2: step_reg" {  } { { "Lab-1/task5/statemachine.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/statemachine.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696016169664 ""} { "Info" "ISGN_ENTITY_NAME" "3 state_reg " "Found entity 3: state_reg" {  } { { "Lab-1/task5/statemachine.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/statemachine.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696016169664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016169664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab-1/task5/scorehand.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab-1/task5/scorehand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scorehand " "Found entity 1: scorehand" {  } { { "Lab-1/task5/scorehand.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/scorehand.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696016169668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016169668 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dealcard.sv(8) " "Verilog HDL information at dealcard.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "Lab-1/task5/dealcard.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/dealcard.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696016169668 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dealcard.sv(19) " "Verilog HDL information at dealcard.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "Lab-1/task5/dealcard.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/dealcard.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696016169668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab-1/task5/dealcard.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab-1/task5/dealcard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dealcard " "Found entity 1: dealcard" {  } { { "Lab-1/task5/dealcard.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/dealcard.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696016169668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016169668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab-1/task5/datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab-1/task5/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Lab-1/task5/datapath.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696016169668 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg4 " "Found entity 2: reg4" {  } { { "Lab-1/task5/datapath.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/datapath.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696016169668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016169668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab-1/task5/card7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab-1/task5/card7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 card7seg " "Found entity 1: card7seg" {  } { { "Lab-1/task5/card7seg.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/card7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696016169673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016169673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "error tb_scorehand.sv(15) " "Verilog HDL Implicit Net warning at tb_scorehand.sv(15): created implicit net for \"error\"" {  } { { "Lab-1/task5/tb_scorehand.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/tb_scorehand.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696016169673 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "card2 scorehand.sv(14) " "Verilog HDL error at scorehand.sv(14): value cannot be assigned to input \"card2\"" {  } { { "Lab-1/task5/scorehand.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/scorehand.sv" 14 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696016169673 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "card3 scorehand.sv(15) " "Verilog HDL error at scorehand.sv(15): value cannot be assigned to input \"card3\"" {  } { { "Lab-1/task5/scorehand.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-2/Lab-1/task5/scorehand.sv" 15 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696016169673 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Lab-2 " "Top-level design entity \"Lab-2\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1696016169705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sants/Desktop/CPEN-311/Lab-2/output_files/Lab-2.map.smsg " "Generated suppressed messages file C:/Users/sants/Desktop/CPEN-311/Lab-2/output_files/Lab-2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016169730 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696016169774 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 29 12:36:09 2023 " "Processing ended: Fri Sep 29 12:36:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696016169774 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696016169774 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696016169774 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016169774 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696016170374 ""}
