<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_635_DEM_3SO_HT_LCD_SO_TO_XVN.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DEM_2SO_HT_LCD_SO_TO_XVN.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dem_3so_ht_lcd_so_to_xvn.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dem_3so_ht_lcd_so_to_xvn.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dem_3so_ht_lcd_so_to_xvn.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1681440852" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1681440851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440852" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3930820743880879836" xil_pn:start_ts="1681440852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440852" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3540785937545893948" xil_pn:start_ts="1681440852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440852" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1681440852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440852" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="652267574884370850" xil_pn:start_ts="1681440852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440852" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1681440852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440852" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1902824406862967282" xil_pn:start_ts="1681440852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440867" xil_pn:in_ck="-3468430964553395818" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7311407754010788567" xil_pn:start_ts="1681440852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DEM_2SO_HT_LCD_SO_TO_XVN.ngr"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.lso"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.ngc"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.ngr"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.prj"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.stx"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.syr"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.xst"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_vhdl.prj"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1681440809" xil_pn:in_ck="26516141899588424" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7061974253677175629" xil_pn:start_ts="1681440809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440875" xil_pn:in_ck="6347410136301252451" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4938073121814076647" xil_pn:start_ts="1681440870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.bld"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.ngd"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1681440880" xil_pn:in_ck="-880949536662958556" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1681440875">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.pcf"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_map.map"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_map.mrp"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_map.ncd"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_map.ngm"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_map.xrpt"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_summary.xml"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1681440902" xil_pn:in_ck="3407112082740046845" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1681440880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.ncd"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.pad"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.par"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.ptwx"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.unroutes"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.xpi"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_pad.csv"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_pad.txt"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1681440909" xil_pn:in_ck="6956150009533529432" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1681440902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dem_3so_ht_lcd_so_to_xvn.bgn"/>
      <outfile xil_pn:name="dem_3so_ht_lcd_so_to_xvn.bit"/>
      <outfile xil_pn:name="dem_3so_ht_lcd_so_to_xvn.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1681521234" xil_pn:in_ck="-3745609827306973886" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1681521231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681440902" xil_pn:in_ck="-5968164538283789664" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1681440898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.twr"/>
      <outfile xil_pn:name="DEM_3SO_HT_LCD_SO_TO_XVN.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
