vendor_name = ModelSim
source_file = 1, C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/FlipFlopTipoDComClockNand/FlipFlopTipoDComClockNand.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/FlipFlopTipoDComClockNand/db/FlipFlopTipoDComClockNand.cbx.xml
design_name = FlipFlopTipoDComClockNand
instance = comp, \q~output\, q~output, FlipFlopTipoDComClockNand, 1
instance = comp, \clk~input\, clk~input, FlipFlopTipoDComClockNand, 1
instance = comp, \a~input\, a~input, FlipFlopTipoDComClockNand, 1
instance = comp, \b~input\, b~input, FlipFlopTipoDComClockNand, 1
instance = comp, \q~reg0\, q~reg0, FlipFlopTipoDComClockNand, 1
