{
    "memspec": {
        "memarchitecturespec": {
            "burstLength": 8,
            "dataRate": 2,
            "nbrOfBankGroups": 4,
            "nbrOfBanks": 16,
            "nbrOfColumns": 1024,
            "nbrOfRanks": 1,
            "nbrOfRows": 32768,
            "width": 8,
            "nbrOfDevices": 8,
            "nbrOfChannels": 1,
            "RefMode": 1,
            "maxBurstLength": 8
        },
        "memoryId": "MICRON_4Gb_DDR4-2400_8bit_A",
        "memoryType": "DDR4",
        "mempowerspec": {
            "vdd": 1.2,
            "idd0": 60.75e-3,
            "idd2n": 38.25e-3,
            "idd3n": 44.0e-3,
            "idd4r": 184.5e-3,
            "idd4w": 168.75e-3,
            "idd6n": 20.25e-3,
            "idd2p": 17.0e-3,
            "idd3p": 22.5e-3,
            
            "vpp": 2.5,
            "ipp0": 4.05e-3,
            "ipp2n": 0,
            "ipp3n": 0,
            "ipp4r": 0,
            "ipp4w": 0,
            "ipp6n": 2.6e-3,
            "ipp2p": 17.0e-3,
            "ipp3p": 22.5e-3,

            "idd5B": 118.0e-3,
            "ipp5B": 0.0,
            "idd5F2": 0.0,
            "ipp5F2": 0.0,
            "idd5F4": 0.0,
            "ipp5F4": 0.0,
            "vddq": 0.0,

            "iBeta_vdd": 60.75e-3,
            "iBeta_vpp": 4.05e-3
        },
        "memtimingspec": {
            "AL": 0,
            "CCD_L": 6,
            "CCD_S": 4,
            "CKE": 6,
            "CKESR": 7,
            "CL": 16,
            "DQSCK": 2,
            "FAW": 26,
            "RAS": 39,
            "RC": 55,
            "RCD": 16,
            "REFM": 1,
            "REFI": 9360,
            "RFC1": 312,
            "RFC2": 192,
            "RFC4": 132,
            "RL": 16,
            "RPRE": 1,
            "RP": 16,
            "RRD_L": 6,
            "RRD_S": 4,
            "RTP": 12,
            "WL": 16,
            "WPRE": 1,
            "WR": 18,
            "WTR_L": 9,
            "WTR_S": 3,
            "XP": 8,
            "XPDLL": 325,
            "XS": 324,
            "XSDLL": 512,
            "ACTPDEN": 2,
            "PRPDEN": 2,
            "REFPDEN": 2,
            "RTRS": 1,
            "tCK": 833e-12
        },
        "bankwisespec": {
            "factRho": 1.0
        },
        "memimpedancespec": {
            "ck_termination": true,
            "ck_R_eq": 1e6,
            "ck_dyn_E": 1e-12,

            "ca_termination": true,
            "ca_R_eq": 1e6,
            "ca_dyn_E": 1e-12,

            "rdq_termination": true,
            "rdq_R_eq": 1e6,
            "rdq_dyn_E": 1e-12,
            "wdq_termination": true,
            "wdq_R_eq": 1e6,
            "wdq_dyn_E": 1e-12,

            "wdqs_termination": true,
            "wdqs_R_eq": 1e6,
            "wdqs_dyn_E": 1e-12,
            "rdqs_termination": true,
            "rdqs_R_eq": 1e6,
            "rdqs_dyn_E": 1e-12
        },
        "prepostamble": {
            "read_zeroes": 0.0,
            "write_zeroes": 0.0,
            "read_ones": 0.0,
            "write_ones": 0.0,
            "read_zeroes_to_ones": 0,
            "write_zeroes_to_ones": 0,
            "write_ones_to_zeroes": 0,
            "read_ones_to_zeroes": 0,
            "readMinTccd": 0,
            "writeMinTccd": 0
        }
    }
}
