$date
	Tue Feb 13 10:40:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Sequential_tb $end
$var wire 1 ! response $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ signal $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ signal $end
$var reg 2 % nextState [1:0] $end
$var reg 1 ! response $end
$var reg 2 & state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b1 %
0$
0#
0"
0!
$end
#50
b1 &
1"
#100
1!
b10 %
0"
1$
#150
b11 %
b10 &
1"
#200
0"
#250
b1 %
0!
b11 &
1"
#300
0"
#350
1!
b10 %
b1 &
1"
#400
0!
b1 %
0"
0$
#450
1"
#500
0"
#550
1"
#600
0"
#650
1"
#700
1!
b10 %
0"
1$
#750
b11 %
b10 &
1"
#800
0"
1#
#850
b1 %
0!
b0 &
1"
#900
0"
0#
#950
1!
b10 %
b1 &
1"
#1000
0"
#1050
b11 %
b10 &
1"
#1100
0"
#1150
b1 %
0!
b11 &
1"
#1200
0"
