Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Wed Sep 18 22:26:43 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab2_lab2_kh.twr lab2_lab2_kh.udb -gui -msgset C:/Users/khollingsworth/Desktop/lab-2-hmc-e155/fpga/lab2/promote.xml

-----------------------------------------
Design:          lab1_kh
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {u1/int_osc} -period 41.6667 [get_pins {u1/hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 72.0812%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s[0]                                    |                     input
s[1]                                    |                     input
s[2]                                    |                     input
s[3]                                    |                     input
reset                                   |                     input
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
seg[3]                                  |                    output
seg[4]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        16
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "u1/int_osc"
=======================
create_clock -name {u1/int_osc} -period 41.6667 [get_pins {u1/hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock u1/int_osc            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From u1/int_osc                        |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
u1/hf_osc/CLKHF (MPW)                   |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{u1/switch_i1/SP   u1/switch_i2/SP}      |   28.238 ns 
u1/counter_11__i25/D                     |   28.543 ns 
u1/counter_11__i24/D                     |   28.820 ns 
{u1/switch_i1/SR   u1/switch_i2/SR}      |   29.294 ns 
u1/counter_11__i23/D                     |   29.652 ns 
u1/counter_11__i22/D                     |   29.929 ns 
u1/counter_11__i21/D                     |   30.206 ns 
{u1/counter_11__i2/SR   u1/counter_11__i3/SR}              
                                         |   30.246 ns 
{u1/counter_11__i4/SR   u1/counter_11__i5/SR}              
                                         |   30.246 ns 
{u1/counter_11__i6/SR   u1/counter_11__i7/SR}              
                                         |   30.246 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u1/counter_11__i9/Q  (SLICE_R9C4A)
Path End         : {u1/switch_i1/SP   u1/switch_i2/SP}  (SLICE_R10C4B)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 8
Delay Ratio      : 64.7% (route), 35.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.237 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
u1/int_osc                                                   NET DELAY           5.499                  5.499  15      
{u1/counter_11__i8/CK   u1/counter_11__i9/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u1/counter_11__i9/CK->u1/counter_11__i9/Q
                                          SLICE_R9C4A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
u1/counter[8]                                                NET DELAY           2.075                  8.962  2       
u1/i1_3_lut/C->u1/i1_3_lut/Z              SLICE_R10C5A       B0_TO_F0_DELAY      0.476                  9.438  1       
u1/n4                                                        NET DELAY           0.304                  9.742  1       
u1/i39_4_lut/D->u1/i39_4_lut/Z            SLICE_R10C5A       C1_TO_F1_DELAY      0.476                 10.218  1       
u1/n26                                                       NET DELAY           0.304                 10.522  1       
u1/i38_4_lut/D->u1/i38_4_lut/Z            SLICE_R10C5B       C0_TO_F0_DELAY      0.476                 10.998  1       
u1/n32                                                       NET DELAY           0.304                 11.302  1       
u1/i3_4_lut/A->u1/i3_4_lut/Z              SLICE_R10C5B       C1_TO_F1_DELAY      0.476                 11.778  1       
u1/n293                                                      NET DELAY           0.304                 12.082  1       
u1/i1_4_lut/D->u1/i1_4_lut/Z              SLICE_R10C5C       C0_TO_F0_DELAY      0.476                 12.558  1       
u1/n4_adj_35                                                 NET DELAY           0.304                 12.862  1       
u1/i34_4_lut/D->u1/i34_4_lut/Z            SLICE_R10C5C       C1_TO_F1_DELAY      0.449                 13.311  15      
u1/n37                                                       NET DELAY           2.168                 15.479  15      
u1/i1_2_lut/B->u1/i1_2_lut/Z              SLICE_R10C5D       D1_TO_F1_DELAY      0.449                 15.928  1       
u1/n142                                                      NET DELAY           2.802                 18.730  1       
{u1/switch_i1/SP   u1/switch_i2/SP}                          ENDPOINT            0.000                 18.730  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
u1/int_osc                                                   NET DELAY           5.499                 47.165  15      
{u1/switch_i1/CK   u1/switch_i2/CK}                          CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(18.729)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.237  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i1/Q  (SLICE_R9C3A)
Path End         : u1/counter_11__i25/D  (SLICE_R9C6A)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 26
Delay Ratio      : 33.6% (route), 66.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.542 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
u1/int_osc                                                   NET DELAY               5.499                  5.499  15      
u1/counter_11__i1/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1/counter_11__i1/CK->u1/counter_11__i1/Q
                                          SLICE_R9C3A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
u1/n25                                                       NET DELAY               2.022                  8.909  1       
u1/counter_11_add_4_1/C1->u1/counter_11_add_4_1/CO1
                                          SLICE_R9C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
u1/n185                                                      NET DELAY               0.000                  9.252  2       
u1/counter_11_add_4_3/CI0->u1/counter_11_add_4_3/CO0
                                          SLICE_R9C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
u1/n618                                                      NET DELAY               0.000                  9.529  2       
u1/counter_11_add_4_3/CI1->u1/counter_11_add_4_3/CO1
                                          SLICE_R9C3B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
u1/n187                                                      NET DELAY               0.000                  9.806  2       
u1/counter_11_add_4_5/CI0->u1/counter_11_add_4_5/CO0
                                          SLICE_R9C3C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
u1/n621                                                      NET DELAY               0.000                 10.083  2       
u1/counter_11_add_4_5/CI1->u1/counter_11_add_4_5/CO1
                                          SLICE_R9C3C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
u1/n189                                                      NET DELAY               0.000                 10.360  2       
u1/counter_11_add_4_7/CI0->u1/counter_11_add_4_7/CO0
                                          SLICE_R9C3D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
u1/n624                                                      NET DELAY               0.000                 10.637  2       
u1/counter_11_add_4_7/CI1->u1/counter_11_add_4_7/CO1
                                          SLICE_R9C3D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
u1/n191                                                      NET DELAY               0.555                 11.469  2       
u1/counter_11_add_4_9/CI0->u1/counter_11_add_4_9/CO0
                                          SLICE_R9C4A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
u1/n627                                                      NET DELAY               0.000                 11.746  2       
u1/counter_11_add_4_9/CI1->u1/counter_11_add_4_9/CO1
                                          SLICE_R9C4A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
u1/n193                                                      NET DELAY               0.000                 12.023  2       
u1/counter_11_add_4_11/CI0->u1/counter_11_add_4_11/CO0
                                          SLICE_R9C4B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
u1/n630                                                      NET DELAY               0.000                 12.300  2       
u1/counter_11_add_4_11/CI1->u1/counter_11_add_4_11/CO1
                                          SLICE_R9C4B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
u1/n195                                                      NET DELAY               0.000                 12.577  2       
u1/counter_11_add_4_13/CI0->u1/counter_11_add_4_13/CO0
                                          SLICE_R9C4C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
u1/n633                                                      NET DELAY               0.000                 12.854  2       
u1/counter_11_add_4_13/CI1->u1/counter_11_add_4_13/CO1
                                          SLICE_R9C4C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
u1/n197                                                      NET DELAY               0.000                 13.131  2       
u1/counter_11_add_4_15/CI0->u1/counter_11_add_4_15/CO0
                                          SLICE_R9C4D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
u1/n636                                                      NET DELAY               0.000                 13.408  2       
u1/counter_11_add_4_15/CI1->u1/counter_11_add_4_15/CO1
                                          SLICE_R9C4D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
u1/n199                                                      NET DELAY               0.555                 14.240  2       
u1/counter_11_add_4_17/CI0->u1/counter_11_add_4_17/CO0
                                          SLICE_R9C5A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
u1/n639                                                      NET DELAY               0.000                 14.517  2       
u1/counter_11_add_4_17/CI1->u1/counter_11_add_4_17/CO1
                                          SLICE_R9C5A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
u1/n201                                                      NET DELAY               0.000                 14.794  2       
u1/counter_11_add_4_19/CI0->u1/counter_11_add_4_19/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
u1/n642                                                      NET DELAY               0.000                 15.071  2       
u1/counter_11_add_4_19/CI1->u1/counter_11_add_4_19/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
u1/n203                                                      NET DELAY               0.000                 15.348  2       
u1/counter_11_add_4_21/CI0->u1/counter_11_add_4_21/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
u1/n645                                                      NET DELAY               0.000                 15.625  2       
u1/counter_11_add_4_21/CI1->u1/counter_11_add_4_21/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
u1/n205                                                      NET DELAY               0.000                 15.902  2       
u1/counter_11_add_4_23/CI0->u1/counter_11_add_4_23/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
u1/n648                                                      NET DELAY               0.000                 16.179  2       
u1/counter_11_add_4_23/CI1->u1/counter_11_add_4_23/CO1
                                          SLICE_R9C5D        CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
u1/n207                                                      NET DELAY               0.555                 17.011  2       
u1/counter_11_add_4_25/CI0->u1/counter_11_add_4_25/CO0
                                          SLICE_R9C6A        CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
u1/n651                                                      NET DELAY               0.661                 17.949  2       
u1/counter_11_add_4_25/D1->u1/counter_11_add_4_25/S1
                                          SLICE_R9C6A        D1_TO_F1_DELAY          0.476                 18.425  1       
u1/n105[24]                                                  NET DELAY               0.000                 18.425  1       
u1/counter_11__i25/D                                         ENDPOINT                0.000                 18.425  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
u1/int_osc                                                   NET DELAY               5.499                 47.165  15      
{u1/counter_11__i24/CK   u1/counter_11__i25/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(18.424)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       28.542  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i1/Q  (SLICE_R9C3A)
Path End         : u1/counter_11__i24/D  (SLICE_R9C6A)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 25
Delay Ratio      : 34.4% (route), 65.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.819 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
u1/int_osc                                                   NET DELAY               5.499                  5.499  15      
u1/counter_11__i1/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1/counter_11__i1/CK->u1/counter_11__i1/Q
                                          SLICE_R9C3A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
u1/n25                                                       NET DELAY               2.022                  8.909  1       
u1/counter_11_add_4_1/C1->u1/counter_11_add_4_1/CO1
                                          SLICE_R9C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
u1/n185                                                      NET DELAY               0.000                  9.252  2       
u1/counter_11_add_4_3/CI0->u1/counter_11_add_4_3/CO0
                                          SLICE_R9C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
u1/n618                                                      NET DELAY               0.000                  9.529  2       
u1/counter_11_add_4_3/CI1->u1/counter_11_add_4_3/CO1
                                          SLICE_R9C3B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
u1/n187                                                      NET DELAY               0.000                  9.806  2       
u1/counter_11_add_4_5/CI0->u1/counter_11_add_4_5/CO0
                                          SLICE_R9C3C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
u1/n621                                                      NET DELAY               0.000                 10.083  2       
u1/counter_11_add_4_5/CI1->u1/counter_11_add_4_5/CO1
                                          SLICE_R9C3C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
u1/n189                                                      NET DELAY               0.000                 10.360  2       
u1/counter_11_add_4_7/CI0->u1/counter_11_add_4_7/CO0
                                          SLICE_R9C3D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
u1/n624                                                      NET DELAY               0.000                 10.637  2       
u1/counter_11_add_4_7/CI1->u1/counter_11_add_4_7/CO1
                                          SLICE_R9C3D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
u1/n191                                                      NET DELAY               0.555                 11.469  2       
u1/counter_11_add_4_9/CI0->u1/counter_11_add_4_9/CO0
                                          SLICE_R9C4A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
u1/n627                                                      NET DELAY               0.000                 11.746  2       
u1/counter_11_add_4_9/CI1->u1/counter_11_add_4_9/CO1
                                          SLICE_R9C4A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
u1/n193                                                      NET DELAY               0.000                 12.023  2       
u1/counter_11_add_4_11/CI0->u1/counter_11_add_4_11/CO0
                                          SLICE_R9C4B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
u1/n630                                                      NET DELAY               0.000                 12.300  2       
u1/counter_11_add_4_11/CI1->u1/counter_11_add_4_11/CO1
                                          SLICE_R9C4B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
u1/n195                                                      NET DELAY               0.000                 12.577  2       
u1/counter_11_add_4_13/CI0->u1/counter_11_add_4_13/CO0
                                          SLICE_R9C4C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
u1/n633                                                      NET DELAY               0.000                 12.854  2       
u1/counter_11_add_4_13/CI1->u1/counter_11_add_4_13/CO1
                                          SLICE_R9C4C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
u1/n197                                                      NET DELAY               0.000                 13.131  2       
u1/counter_11_add_4_15/CI0->u1/counter_11_add_4_15/CO0
                                          SLICE_R9C4D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
u1/n636                                                      NET DELAY               0.000                 13.408  2       
u1/counter_11_add_4_15/CI1->u1/counter_11_add_4_15/CO1
                                          SLICE_R9C4D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
u1/n199                                                      NET DELAY               0.555                 14.240  2       
u1/counter_11_add_4_17/CI0->u1/counter_11_add_4_17/CO0
                                          SLICE_R9C5A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
u1/n639                                                      NET DELAY               0.000                 14.517  2       
u1/counter_11_add_4_17/CI1->u1/counter_11_add_4_17/CO1
                                          SLICE_R9C5A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
u1/n201                                                      NET DELAY               0.000                 14.794  2       
u1/counter_11_add_4_19/CI0->u1/counter_11_add_4_19/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
u1/n642                                                      NET DELAY               0.000                 15.071  2       
u1/counter_11_add_4_19/CI1->u1/counter_11_add_4_19/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
u1/n203                                                      NET DELAY               0.000                 15.348  2       
u1/counter_11_add_4_21/CI0->u1/counter_11_add_4_21/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
u1/n645                                                      NET DELAY               0.000                 15.625  2       
u1/counter_11_add_4_21/CI1->u1/counter_11_add_4_21/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
u1/n205                                                      NET DELAY               0.000                 15.902  2       
u1/counter_11_add_4_23/CI0->u1/counter_11_add_4_23/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
u1/n648                                                      NET DELAY               0.000                 16.179  2       
u1/counter_11_add_4_23/CI1->u1/counter_11_add_4_23/CO1
                                          SLICE_R9C5D        CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
u1/n207                                                      NET DELAY               1.216                 17.672  2       
u1/counter_11_add_4_25/D0->u1/counter_11_add_4_25/S0
                                          SLICE_R9C6A        D0_TO_F0_DELAY          0.476                 18.148  1       
u1/n105[23]                                                  NET DELAY               0.000                 18.148  1       
u1/counter_11__i24/D                                         ENDPOINT                0.000                 18.148  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
u1/int_osc                                                   NET DELAY               5.499                 47.165  15      
{u1/counter_11__i24/CK   u1/counter_11__i25/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(18.147)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       28.819  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i9/Q  (SLICE_R9C4A)
Path End         : {u1/switch_i1/SR   u1/switch_i2/SR}  (SLICE_R10C4B)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 8
Delay Ratio      : 60.4% (route), 39.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.293 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
u1/int_osc                                                   NET DELAY           5.499                  5.499  15      
{u1/counter_11__i8/CK   u1/counter_11__i9/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u1/counter_11__i9/CK->u1/counter_11__i9/Q
                                          SLICE_R9C4A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
u1/counter[8]                                                NET DELAY           2.075                  8.962  2       
u1/i1_3_lut/C->u1/i1_3_lut/Z              SLICE_R10C5A       B0_TO_F0_DELAY      0.476                  9.438  1       
u1/n4                                                        NET DELAY           0.304                  9.742  1       
u1/i39_4_lut/D->u1/i39_4_lut/Z            SLICE_R10C5A       C1_TO_F1_DELAY      0.476                 10.218  1       
u1/n26                                                       NET DELAY           0.304                 10.522  1       
u1/i38_4_lut/D->u1/i38_4_lut/Z            SLICE_R10C5B       C0_TO_F0_DELAY      0.476                 10.998  1       
u1/n32                                                       NET DELAY           0.304                 11.302  1       
u1/i3_4_lut/A->u1/i3_4_lut/Z              SLICE_R10C5B       C1_TO_F1_DELAY      0.476                 11.778  1       
u1/n293                                                      NET DELAY           0.304                 12.082  1       
u1/i1_4_lut/D->u1/i1_4_lut/Z              SLICE_R10C5C       C0_TO_F0_DELAY      0.476                 12.558  1       
u1/n4_adj_35                                                 NET DELAY           0.304                 12.862  1       
u1/i34_4_lut/D->u1/i34_4_lut/Z            SLICE_R10C5C       C1_TO_F1_DELAY      0.476                 13.338  15      
u1/n37                                                       NET DELAY           0.304                 13.642  15      
u1/i379_2_lut/B->u1/i379_2_lut/Z          SLICE_R10C5D       C0_TO_F0_DELAY      0.449                 14.091  1       
u1/n369                                                      NET DELAY           3.252                 17.343  1       
{u1/switch_i1/SR   u1/switch_i2/SR}                          ENDPOINT            0.000                 17.343  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
u1/int_osc                                                   NET DELAY           5.499                 47.165  15      
{u1/switch_i1/CK   u1/switch_i2/CK}                          CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(17.342)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   29.293  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i1/Q  (SLICE_R9C3A)
Path End         : u1/counter_11__i23/D  (SLICE_R9C5D)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 24
Delay Ratio      : 32.1% (route), 67.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.651 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
u1/int_osc                                                   NET DELAY               5.499                  5.499  15      
u1/counter_11__i1/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1/counter_11__i1/CK->u1/counter_11__i1/Q
                                          SLICE_R9C3A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
u1/n25                                                       NET DELAY               2.022                  8.909  1       
u1/counter_11_add_4_1/C1->u1/counter_11_add_4_1/CO1
                                          SLICE_R9C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
u1/n185                                                      NET DELAY               0.000                  9.252  2       
u1/counter_11_add_4_3/CI0->u1/counter_11_add_4_3/CO0
                                          SLICE_R9C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
u1/n618                                                      NET DELAY               0.000                  9.529  2       
u1/counter_11_add_4_3/CI1->u1/counter_11_add_4_3/CO1
                                          SLICE_R9C3B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
u1/n187                                                      NET DELAY               0.000                  9.806  2       
u1/counter_11_add_4_5/CI0->u1/counter_11_add_4_5/CO0
                                          SLICE_R9C3C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
u1/n621                                                      NET DELAY               0.000                 10.083  2       
u1/counter_11_add_4_5/CI1->u1/counter_11_add_4_5/CO1
                                          SLICE_R9C3C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
u1/n189                                                      NET DELAY               0.000                 10.360  2       
u1/counter_11_add_4_7/CI0->u1/counter_11_add_4_7/CO0
                                          SLICE_R9C3D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
u1/n624                                                      NET DELAY               0.000                 10.637  2       
u1/counter_11_add_4_7/CI1->u1/counter_11_add_4_7/CO1
                                          SLICE_R9C3D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
u1/n191                                                      NET DELAY               0.555                 11.469  2       
u1/counter_11_add_4_9/CI0->u1/counter_11_add_4_9/CO0
                                          SLICE_R9C4A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
u1/n627                                                      NET DELAY               0.000                 11.746  2       
u1/counter_11_add_4_9/CI1->u1/counter_11_add_4_9/CO1
                                          SLICE_R9C4A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
u1/n193                                                      NET DELAY               0.000                 12.023  2       
u1/counter_11_add_4_11/CI0->u1/counter_11_add_4_11/CO0
                                          SLICE_R9C4B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
u1/n630                                                      NET DELAY               0.000                 12.300  2       
u1/counter_11_add_4_11/CI1->u1/counter_11_add_4_11/CO1
                                          SLICE_R9C4B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
u1/n195                                                      NET DELAY               0.000                 12.577  2       
u1/counter_11_add_4_13/CI0->u1/counter_11_add_4_13/CO0
                                          SLICE_R9C4C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
u1/n633                                                      NET DELAY               0.000                 12.854  2       
u1/counter_11_add_4_13/CI1->u1/counter_11_add_4_13/CO1
                                          SLICE_R9C4C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
u1/n197                                                      NET DELAY               0.000                 13.131  2       
u1/counter_11_add_4_15/CI0->u1/counter_11_add_4_15/CO0
                                          SLICE_R9C4D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
u1/n636                                                      NET DELAY               0.000                 13.408  2       
u1/counter_11_add_4_15/CI1->u1/counter_11_add_4_15/CO1
                                          SLICE_R9C4D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
u1/n199                                                      NET DELAY               0.555                 14.240  2       
u1/counter_11_add_4_17/CI0->u1/counter_11_add_4_17/CO0
                                          SLICE_R9C5A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
u1/n639                                                      NET DELAY               0.000                 14.517  2       
u1/counter_11_add_4_17/CI1->u1/counter_11_add_4_17/CO1
                                          SLICE_R9C5A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
u1/n201                                                      NET DELAY               0.000                 14.794  2       
u1/counter_11_add_4_19/CI0->u1/counter_11_add_4_19/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
u1/n642                                                      NET DELAY               0.000                 15.071  2       
u1/counter_11_add_4_19/CI1->u1/counter_11_add_4_19/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
u1/n203                                                      NET DELAY               0.000                 15.348  2       
u1/counter_11_add_4_21/CI0->u1/counter_11_add_4_21/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
u1/n645                                                      NET DELAY               0.000                 15.625  2       
u1/counter_11_add_4_21/CI1->u1/counter_11_add_4_21/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
u1/n205                                                      NET DELAY               0.000                 15.902  2       
u1/counter_11_add_4_23/CI0->u1/counter_11_add_4_23/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
u1/n648                                                      NET DELAY               0.661                 16.840  2       
u1/counter_11_add_4_23/D1->u1/counter_11_add_4_23/S1
                                          SLICE_R9C5D        D1_TO_F1_DELAY          0.476                 17.316  1       
u1/n105[22]                                                  NET DELAY               0.000                 17.316  1       
u1/counter_11__i23/D                                         ENDPOINT                0.000                 17.316  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
u1/int_osc                                                   NET DELAY               5.499                 47.165  15      
{u1/counter_11__i22/CK   u1/counter_11__i23/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(17.315)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       29.651  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i1/Q  (SLICE_R9C3A)
Path End         : u1/counter_11__i22/D  (SLICE_R9C5D)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 23
Delay Ratio      : 32.9% (route), 67.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.928 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
u1/int_osc                                                   NET DELAY               5.499                  5.499  15      
u1/counter_11__i1/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1/counter_11__i1/CK->u1/counter_11__i1/Q
                                          SLICE_R9C3A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
u1/n25                                                       NET DELAY               2.022                  8.909  1       
u1/counter_11_add_4_1/C1->u1/counter_11_add_4_1/CO1
                                          SLICE_R9C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
u1/n185                                                      NET DELAY               0.000                  9.252  2       
u1/counter_11_add_4_3/CI0->u1/counter_11_add_4_3/CO0
                                          SLICE_R9C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
u1/n618                                                      NET DELAY               0.000                  9.529  2       
u1/counter_11_add_4_3/CI1->u1/counter_11_add_4_3/CO1
                                          SLICE_R9C3B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
u1/n187                                                      NET DELAY               0.000                  9.806  2       
u1/counter_11_add_4_5/CI0->u1/counter_11_add_4_5/CO0
                                          SLICE_R9C3C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
u1/n621                                                      NET DELAY               0.000                 10.083  2       
u1/counter_11_add_4_5/CI1->u1/counter_11_add_4_5/CO1
                                          SLICE_R9C3C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
u1/n189                                                      NET DELAY               0.000                 10.360  2       
u1/counter_11_add_4_7/CI0->u1/counter_11_add_4_7/CO0
                                          SLICE_R9C3D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
u1/n624                                                      NET DELAY               0.000                 10.637  2       
u1/counter_11_add_4_7/CI1->u1/counter_11_add_4_7/CO1
                                          SLICE_R9C3D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
u1/n191                                                      NET DELAY               0.555                 11.469  2       
u1/counter_11_add_4_9/CI0->u1/counter_11_add_4_9/CO0
                                          SLICE_R9C4A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
u1/n627                                                      NET DELAY               0.000                 11.746  2       
u1/counter_11_add_4_9/CI1->u1/counter_11_add_4_9/CO1
                                          SLICE_R9C4A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
u1/n193                                                      NET DELAY               0.000                 12.023  2       
u1/counter_11_add_4_11/CI0->u1/counter_11_add_4_11/CO0
                                          SLICE_R9C4B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
u1/n630                                                      NET DELAY               0.000                 12.300  2       
u1/counter_11_add_4_11/CI1->u1/counter_11_add_4_11/CO1
                                          SLICE_R9C4B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
u1/n195                                                      NET DELAY               0.000                 12.577  2       
u1/counter_11_add_4_13/CI0->u1/counter_11_add_4_13/CO0
                                          SLICE_R9C4C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
u1/n633                                                      NET DELAY               0.000                 12.854  2       
u1/counter_11_add_4_13/CI1->u1/counter_11_add_4_13/CO1
                                          SLICE_R9C4C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
u1/n197                                                      NET DELAY               0.000                 13.131  2       
u1/counter_11_add_4_15/CI0->u1/counter_11_add_4_15/CO0
                                          SLICE_R9C4D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
u1/n636                                                      NET DELAY               0.000                 13.408  2       
u1/counter_11_add_4_15/CI1->u1/counter_11_add_4_15/CO1
                                          SLICE_R9C4D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
u1/n199                                                      NET DELAY               0.555                 14.240  2       
u1/counter_11_add_4_17/CI0->u1/counter_11_add_4_17/CO0
                                          SLICE_R9C5A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
u1/n639                                                      NET DELAY               0.000                 14.517  2       
u1/counter_11_add_4_17/CI1->u1/counter_11_add_4_17/CO1
                                          SLICE_R9C5A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
u1/n201                                                      NET DELAY               0.000                 14.794  2       
u1/counter_11_add_4_19/CI0->u1/counter_11_add_4_19/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
u1/n642                                                      NET DELAY               0.000                 15.071  2       
u1/counter_11_add_4_19/CI1->u1/counter_11_add_4_19/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
u1/n203                                                      NET DELAY               0.000                 15.348  2       
u1/counter_11_add_4_21/CI0->u1/counter_11_add_4_21/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
u1/n645                                                      NET DELAY               0.000                 15.625  2       
u1/counter_11_add_4_21/CI1->u1/counter_11_add_4_21/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
u1/n205                                                      NET DELAY               0.661                 16.563  2       
u1/counter_11_add_4_23/D0->u1/counter_11_add_4_23/S0
                                          SLICE_R9C5D        D0_TO_F0_DELAY          0.476                 17.039  1       
u1/n105[21]                                                  NET DELAY               0.000                 17.039  1       
u1/counter_11__i22/D                                         ENDPOINT                0.000                 17.039  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
u1/int_osc                                                   NET DELAY               5.499                 47.165  15      
{u1/counter_11__i22/CK   u1/counter_11__i23/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(17.038)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       29.928  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i1/Q  (SLICE_R9C3A)
Path End         : u1/counter_11__i21/D  (SLICE_R9C5C)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 22
Delay Ratio      : 33.7% (route), 66.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.205 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
u1/int_osc                                                   NET DELAY               5.499                  5.499  15      
u1/counter_11__i1/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1/counter_11__i1/CK->u1/counter_11__i1/Q
                                          SLICE_R9C3A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
u1/n25                                                       NET DELAY               2.022                  8.909  1       
u1/counter_11_add_4_1/C1->u1/counter_11_add_4_1/CO1
                                          SLICE_R9C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
u1/n185                                                      NET DELAY               0.000                  9.252  2       
u1/counter_11_add_4_3/CI0->u1/counter_11_add_4_3/CO0
                                          SLICE_R9C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
u1/n618                                                      NET DELAY               0.000                  9.529  2       
u1/counter_11_add_4_3/CI1->u1/counter_11_add_4_3/CO1
                                          SLICE_R9C3B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
u1/n187                                                      NET DELAY               0.000                  9.806  2       
u1/counter_11_add_4_5/CI0->u1/counter_11_add_4_5/CO0
                                          SLICE_R9C3C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
u1/n621                                                      NET DELAY               0.000                 10.083  2       
u1/counter_11_add_4_5/CI1->u1/counter_11_add_4_5/CO1
                                          SLICE_R9C3C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
u1/n189                                                      NET DELAY               0.000                 10.360  2       
u1/counter_11_add_4_7/CI0->u1/counter_11_add_4_7/CO0
                                          SLICE_R9C3D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
u1/n624                                                      NET DELAY               0.000                 10.637  2       
u1/counter_11_add_4_7/CI1->u1/counter_11_add_4_7/CO1
                                          SLICE_R9C3D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
u1/n191                                                      NET DELAY               0.555                 11.469  2       
u1/counter_11_add_4_9/CI0->u1/counter_11_add_4_9/CO0
                                          SLICE_R9C4A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
u1/n627                                                      NET DELAY               0.000                 11.746  2       
u1/counter_11_add_4_9/CI1->u1/counter_11_add_4_9/CO1
                                          SLICE_R9C4A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
u1/n193                                                      NET DELAY               0.000                 12.023  2       
u1/counter_11_add_4_11/CI0->u1/counter_11_add_4_11/CO0
                                          SLICE_R9C4B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
u1/n630                                                      NET DELAY               0.000                 12.300  2       
u1/counter_11_add_4_11/CI1->u1/counter_11_add_4_11/CO1
                                          SLICE_R9C4B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
u1/n195                                                      NET DELAY               0.000                 12.577  2       
u1/counter_11_add_4_13/CI0->u1/counter_11_add_4_13/CO0
                                          SLICE_R9C4C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
u1/n633                                                      NET DELAY               0.000                 12.854  2       
u1/counter_11_add_4_13/CI1->u1/counter_11_add_4_13/CO1
                                          SLICE_R9C4C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
u1/n197                                                      NET DELAY               0.000                 13.131  2       
u1/counter_11_add_4_15/CI0->u1/counter_11_add_4_15/CO0
                                          SLICE_R9C4D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
u1/n636                                                      NET DELAY               0.000                 13.408  2       
u1/counter_11_add_4_15/CI1->u1/counter_11_add_4_15/CO1
                                          SLICE_R9C4D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
u1/n199                                                      NET DELAY               0.555                 14.240  2       
u1/counter_11_add_4_17/CI0->u1/counter_11_add_4_17/CO0
                                          SLICE_R9C5A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
u1/n639                                                      NET DELAY               0.000                 14.517  2       
u1/counter_11_add_4_17/CI1->u1/counter_11_add_4_17/CO1
                                          SLICE_R9C5A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
u1/n201                                                      NET DELAY               0.000                 14.794  2       
u1/counter_11_add_4_19/CI0->u1/counter_11_add_4_19/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
u1/n642                                                      NET DELAY               0.000                 15.071  2       
u1/counter_11_add_4_19/CI1->u1/counter_11_add_4_19/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
u1/n203                                                      NET DELAY               0.000                 15.348  2       
u1/counter_11_add_4_21/CI0->u1/counter_11_add_4_21/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
u1/n645                                                      NET DELAY               0.661                 16.286  2       
u1/counter_11_add_4_21/D1->u1/counter_11_add_4_21/S1
                                          SLICE_R9C5C        D1_TO_F1_DELAY          0.476                 16.762  1       
u1/n105[20]                                                  NET DELAY               0.000                 16.762  1       
u1/counter_11__i21/D                                         ENDPOINT                0.000                 16.762  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
u1/int_osc                                                   NET DELAY               5.499                 47.165  15      
{u1/counter_11__i20/CK   u1/counter_11__i21/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(16.761)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       30.205  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i9/Q  (SLICE_R9C4A)
Path End         : {u1/counter_11__i2/SR   u1/counter_11__i3/SR}  (SLICE_R9C3B)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 7
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.245 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
u1/int_osc                                                   NET DELAY           5.499                  5.499  15      
{u1/counter_11__i8/CK   u1/counter_11__i9/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u1/counter_11__i9/CK->u1/counter_11__i9/Q
                                          SLICE_R9C4A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
u1/counter[8]                                                NET DELAY           2.075                  8.962  2       
u1/i1_3_lut/C->u1/i1_3_lut/Z              SLICE_R10C5A       B0_TO_F0_DELAY      0.476                  9.438  1       
u1/n4                                                        NET DELAY           0.304                  9.742  1       
u1/i39_4_lut/D->u1/i39_4_lut/Z            SLICE_R10C5A       C1_TO_F1_DELAY      0.476                 10.218  1       
u1/n26                                                       NET DELAY           0.304                 10.522  1       
u1/i38_4_lut/D->u1/i38_4_lut/Z            SLICE_R10C5B       C0_TO_F0_DELAY      0.476                 10.998  1       
u1/n32                                                       NET DELAY           0.304                 11.302  1       
u1/i3_4_lut/A->u1/i3_4_lut/Z              SLICE_R10C5B       C1_TO_F1_DELAY      0.476                 11.778  1       
u1/n293                                                      NET DELAY           0.304                 12.082  1       
u1/i1_4_lut/D->u1/i1_4_lut/Z              SLICE_R10C5C       C0_TO_F0_DELAY      0.476                 12.558  1       
u1/n4_adj_35                                                 NET DELAY           0.304                 12.862  1       
u1/i34_4_lut/D->u1/i34_4_lut/Z            SLICE_R10C5C       C1_TO_F1_DELAY      0.449                 13.311  15      
u1/n37                                                       NET DELAY           3.080                 16.391  15      
{u1/counter_11__i2/SR   u1/counter_11__i3/SR}
                                                             ENDPOINT            0.000                 16.391  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
u1/int_osc                                                   NET DELAY           5.499                 47.165  15      
{u1/counter_11__i2/CK   u1/counter_11__i3/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(16.390)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   30.245  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i9/Q  (SLICE_R9C4A)
Path End         : {u1/counter_11__i4/SR   u1/counter_11__i5/SR}  (SLICE_R9C3C)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 7
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.245 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
u1/int_osc                                                   NET DELAY           5.499                  5.499  15      
{u1/counter_11__i8/CK   u1/counter_11__i9/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u1/counter_11__i9/CK->u1/counter_11__i9/Q
                                          SLICE_R9C4A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
u1/counter[8]                                                NET DELAY           2.075                  8.962  2       
u1/i1_3_lut/C->u1/i1_3_lut/Z              SLICE_R10C5A       B0_TO_F0_DELAY      0.476                  9.438  1       
u1/n4                                                        NET DELAY           0.304                  9.742  1       
u1/i39_4_lut/D->u1/i39_4_lut/Z            SLICE_R10C5A       C1_TO_F1_DELAY      0.476                 10.218  1       
u1/n26                                                       NET DELAY           0.304                 10.522  1       
u1/i38_4_lut/D->u1/i38_4_lut/Z            SLICE_R10C5B       C0_TO_F0_DELAY      0.476                 10.998  1       
u1/n32                                                       NET DELAY           0.304                 11.302  1       
u1/i3_4_lut/A->u1/i3_4_lut/Z              SLICE_R10C5B       C1_TO_F1_DELAY      0.476                 11.778  1       
u1/n293                                                      NET DELAY           0.304                 12.082  1       
u1/i1_4_lut/D->u1/i1_4_lut/Z              SLICE_R10C5C       C0_TO_F0_DELAY      0.476                 12.558  1       
u1/n4_adj_35                                                 NET DELAY           0.304                 12.862  1       
u1/i34_4_lut/D->u1/i34_4_lut/Z            SLICE_R10C5C       C1_TO_F1_DELAY      0.449                 13.311  15      
u1/n37                                                       NET DELAY           3.080                 16.391  15      
{u1/counter_11__i4/SR   u1/counter_11__i5/SR}
                                                             ENDPOINT            0.000                 16.391  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
u1/int_osc                                                   NET DELAY           5.499                 47.165  15      
{u1/counter_11__i4/CK   u1/counter_11__i5/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(16.390)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   30.245  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i9/Q  (SLICE_R9C4A)
Path End         : {u1/counter_11__i6/SR   u1/counter_11__i7/SR}  (SLICE_R9C3D)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 7
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.245 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
u1/int_osc                                                   NET DELAY           5.499                  5.499  15      
{u1/counter_11__i8/CK   u1/counter_11__i9/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u1/counter_11__i9/CK->u1/counter_11__i9/Q
                                          SLICE_R9C4A        CLK_TO_Q1_DELAY     1.388                  6.887  2       
u1/counter[8]                                                NET DELAY           2.075                  8.962  2       
u1/i1_3_lut/C->u1/i1_3_lut/Z              SLICE_R10C5A       B0_TO_F0_DELAY      0.476                  9.438  1       
u1/n4                                                        NET DELAY           0.304                  9.742  1       
u1/i39_4_lut/D->u1/i39_4_lut/Z            SLICE_R10C5A       C1_TO_F1_DELAY      0.476                 10.218  1       
u1/n26                                                       NET DELAY           0.304                 10.522  1       
u1/i38_4_lut/D->u1/i38_4_lut/Z            SLICE_R10C5B       C0_TO_F0_DELAY      0.476                 10.998  1       
u1/n32                                                       NET DELAY           0.304                 11.302  1       
u1/i3_4_lut/A->u1/i3_4_lut/Z              SLICE_R10C5B       C1_TO_F1_DELAY      0.476                 11.778  1       
u1/n293                                                      NET DELAY           0.304                 12.082  1       
u1/i1_4_lut/D->u1/i1_4_lut/Z              SLICE_R10C5C       C0_TO_F0_DELAY      0.476                 12.558  1       
u1/n4_adj_35                                                 NET DELAY           0.304                 12.862  1       
u1/i34_4_lut/D->u1/i34_4_lut/Z            SLICE_R10C5C       C1_TO_F1_DELAY      0.449                 13.311  15      
u1/n37                                                       NET DELAY           3.080                 16.391  15      
{u1/counter_11__i6/SR   u1/counter_11__i7/SR}
                                                             ENDPOINT            0.000                 16.391  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
u1/int_osc                                                   NET DELAY           5.499                 47.165  15      
{u1/counter_11__i6/CK   u1/counter_11__i7/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(16.390)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   30.245  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
u1/switch_i1/D                           |    1.743 ns 
u1/switch_i2/D                           |    1.743 ns 
u1/counter_11__i22/D                     |    1.913 ns 
u1/counter_11__i23/D                     |    1.913 ns 
u1/counter_11__i24/D                     |    1.913 ns 
u1/counter_11__i25/D                     |    1.913 ns 
u1/counter_11__i12/D                     |    1.913 ns 
u1/counter_11__i13/D                     |    1.913 ns 
u1/counter_11__i14/D                     |    1.913 ns 
u1/counter_11__i15/D                     |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u1/switch_i1/Q  (SLICE_R10C4B)
Path End         : u1/switch_i1/D  (SLICE_R10C4B)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/switch_i1/CK   u1/switch_i2/CK}                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/switch_i1/CK->u1/switch_i1/Q           SLICE_R10C4B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
u1/switch_c_0                                                NET DELAY        0.712                  4.575  2       
u1/inv_11_i1_1_lut/A->u1/inv_11_i1_1_lut/Z
                                          SLICE_R10C4B       D0_TO_F0_DELAY   0.252                  4.827  1       
u1/n38[0]                                                    NET DELAY        0.000                  4.827  1       
u1/switch_i1/D                                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/switch_i1/CK   u1/switch_i2/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/switch_i2/Q  (SLICE_R10C4B)
Path End         : u1/switch_i2/D  (SLICE_R10C4B)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/switch_i1/CK   u1/switch_i2/CK}                          CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/switch_i2/CK->u1/switch_i2/Q           SLICE_R10C4B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
u1/switch_c_1                                                NET DELAY        0.712                  4.575  2       
u1/inv_11_i2_1_lut/A->u1/inv_11_i2_1_lut/Z
                                          SLICE_R10C4B       D1_TO_F1_DELAY   0.252                  4.827  1       
u1/n38[1]                                                    NET DELAY        0.000                  4.827  1       
u1/switch_i2/D                                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/switch_i1/CK   u1/switch_i2/CK}                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i22/Q  (SLICE_R9C5D)
Path End         : u1/counter_11__i22/D  (SLICE_R9C5D)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i22/CK   u1/counter_11__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_11__i22/CK->u1/counter_11__i22/Q
                                          SLICE_R9C5D        CLK_TO_Q0_DELAY  0.779                  3.863  2       
u1/counter[21]                                               NET DELAY        0.882                  4.745  2       
u1/counter_11_add_4_23/C0->u1/counter_11_add_4_23/S0
                                          SLICE_R9C5D        C0_TO_F0_DELAY   0.252                  4.997  1       
u1/n105[21]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_11__i22/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i22/CK   u1/counter_11__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i23/Q  (SLICE_R9C5D)
Path End         : u1/counter_11__i23/D  (SLICE_R9C5D)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i22/CK   u1/counter_11__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_11__i23/CK->u1/counter_11__i23/Q
                                          SLICE_R9C5D        CLK_TO_Q1_DELAY  0.779                  3.863  2       
u1/counter[22]                                               NET DELAY        0.882                  4.745  2       
u1/counter_11_add_4_23/C1->u1/counter_11_add_4_23/S1
                                          SLICE_R9C5D        C1_TO_F1_DELAY   0.252                  4.997  1       
u1/n105[22]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_11__i23/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i22/CK   u1/counter_11__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i24/Q  (SLICE_R9C6A)
Path End         : u1/counter_11__i24/D  (SLICE_R9C6A)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i24/CK   u1/counter_11__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_11__i24/CK->u1/counter_11__i24/Q
                                          SLICE_R9C6A        CLK_TO_Q0_DELAY  0.779                  3.863  2       
u1/counter[23]                                               NET DELAY        0.882                  4.745  2       
u1/counter_11_add_4_25/C0->u1/counter_11_add_4_25/S0
                                          SLICE_R9C6A        C0_TO_F0_DELAY   0.252                  4.997  1       
u1/n105[23]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_11__i24/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i24/CK   u1/counter_11__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i25/Q  (SLICE_R9C6A)
Path End         : u1/counter_11__i25/D  (SLICE_R9C6A)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i24/CK   u1/counter_11__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_11__i25/CK->u1/counter_11__i25/Q
                                          SLICE_R9C6A        CLK_TO_Q1_DELAY  0.779                  3.863  2       
u1/counter[24]                                               NET DELAY        0.882                  4.745  2       
u1/counter_11_add_4_25/C1->u1/counter_11_add_4_25/S1
                                          SLICE_R9C6A        C1_TO_F1_DELAY   0.252                  4.997  1       
u1/n105[24]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_11__i25/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i24/CK   u1/counter_11__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i12/Q  (SLICE_R9C4C)
Path End         : u1/counter_11__i12/D  (SLICE_R9C4C)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i12/CK   u1/counter_11__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_11__i12/CK->u1/counter_11__i12/Q
                                          SLICE_R9C4C        CLK_TO_Q0_DELAY  0.779                  3.863  2       
u1/counter[11]                                               NET DELAY        0.882                  4.745  2       
u1/counter_11_add_4_13/C0->u1/counter_11_add_4_13/S0
                                          SLICE_R9C4C        C0_TO_F0_DELAY   0.252                  4.997  1       
u1/n105[11]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_11__i12/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i12/CK   u1/counter_11__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i13/Q  (SLICE_R9C4C)
Path End         : u1/counter_11__i13/D  (SLICE_R9C4C)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i12/CK   u1/counter_11__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_11__i13/CK->u1/counter_11__i13/Q
                                          SLICE_R9C4C        CLK_TO_Q1_DELAY  0.779                  3.863  2       
u1/counter[12]                                               NET DELAY        0.882                  4.745  2       
u1/counter_11_add_4_13/C1->u1/counter_11_add_4_13/S1
                                          SLICE_R9C4C        C1_TO_F1_DELAY   0.252                  4.997  1       
u1/n105[12]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_11__i13/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i12/CK   u1/counter_11__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i14/Q  (SLICE_R9C4D)
Path End         : u1/counter_11__i14/D  (SLICE_R9C4D)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i14/CK   u1/counter_11__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_11__i14/CK->u1/counter_11__i14/Q
                                          SLICE_R9C4D        CLK_TO_Q0_DELAY  0.779                  3.863  2       
u1/counter[13]                                               NET DELAY        0.882                  4.745  2       
u1/counter_11_add_4_15/C0->u1/counter_11_add_4_15/S0
                                          SLICE_R9C4D        C0_TO_F0_DELAY   0.252                  4.997  1       
u1/n105[13]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_11__i14/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i14/CK   u1/counter_11__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_11__i15/Q  (SLICE_R9C4D)
Path End         : u1/counter_11__i15/D  (SLICE_R9C4D)
Source Clock     : u1/int_osc (R)
Destination Clock: u1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i14/CK   u1/counter_11__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_11__i15/CK->u1/counter_11__i15/Q
                                          SLICE_R9C4D        CLK_TO_Q1_DELAY  0.779                  3.863  2       
u1/counter[14]                                               NET DELAY        0.882                  4.745  2       
u1/counter_11_add_4_15/C1->u1/counter_11_add_4_15/S1
                                          SLICE_R9C4D        C1_TO_F1_DELAY   0.252                  4.997  1       
u1/n105[14]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_11__i15/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
u1/int_osc                                                   NET DELAY        3.084                  3.084  16      
{u1/counter_11__i14/CK   u1/counter_11__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



