
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003431                       # Number of seconds simulated
sim_ticks                                  3431015535                       # Number of ticks simulated
final_tick                               574933938654                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 364395                       # Simulator instruction rate (inst/s)
host_op_rate                                   468666                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 290882                       # Simulator tick rate (ticks/s)
host_mem_usage                               16933544                       # Number of bytes of host memory used
host_seconds                                 11795.19                       # Real time elapsed on the host
sim_insts                                  4298115536                       # Number of instructions simulated
sim_ops                                    5528006750                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       191104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       235648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        54016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       113024                       # Number of bytes read from this memory
system.physmem.bytes_read::total               601088                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       184960                       # Number of bytes written to this memory
system.physmem.bytes_written::total            184960                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1493                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1841                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          422                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          883                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4696                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1445                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1445                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       559601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55698961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       484988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     68681706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       596908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15743444                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       484988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     32941850                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               175192445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       559601                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       484988                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       596908                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       484988                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2126484                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53908237                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53908237                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53908237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       559601                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55698961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       484988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     68681706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       596908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15743444                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       484988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     32941850                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              229100682                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8227856                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2874661                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510995                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185577                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1414673                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1373929                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207632                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5866                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3383666                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15983105                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2874661                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581561                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3290767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         909735                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        431214                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668260                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74312                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7828786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.352497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4538019     57.97%     57.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164039      2.10%     60.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298044      3.81%     63.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280516      3.58%     67.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456494      5.83%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476721      6.09%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113969      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85746      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415238     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7828786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349382                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.942560                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3493072                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       418148                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182328                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12817                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722411                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313705                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          726                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17888597                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722411                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3642273                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         169350                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        45925                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3044562                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204256                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17405337                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69162                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83288                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23122140                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79236787                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79236787                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8209090                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2050                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           549918                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2669822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582644                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9880                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       249497                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16455337                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13842134                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18601                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5027759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13799382                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7828786                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.768107                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.836651                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2759449     35.25%     35.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1433388     18.31%     53.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1288369     16.46%     70.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772175      9.86%     79.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       798397     10.20%     90.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472838      6.04%     96.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       209660      2.68%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56335      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38175      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7828786                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54780     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18025     21.80%     88.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9879     11.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10863871     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109553      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375266     17.16%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492444      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13842134                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.682350                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82684                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005973                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35614338                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21485149                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13380911                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13924818                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34663                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       784868                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143703                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722411                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         108711                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6000                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16457341                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19672                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2669822                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582644                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3100                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97593                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110467                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208060                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13577753                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280382                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264380                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761150                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049100                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480768                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.650218                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13396565                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13380911                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220148                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20103890                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.626294                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408883                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5085616                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185868                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7106375                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.600222                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.304373                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3310302     46.58%     46.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493149     21.01%     67.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       832560     11.72%     79.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283465      3.99%     83.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       273440      3.85%     87.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115848      1.63%     88.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       300931      4.23%     93.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88912      1.25%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       407768      5.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7106375                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       407768                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23156001                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33637852                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3092                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 399070                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.822785                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.822785                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.215384                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.215384                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62780717                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17553510                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18407153                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8227856                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2826420                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2297768                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       194513                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1180168                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1096970                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          297039                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8392                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2833655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15668166                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2826420                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1394009                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3442952                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1041230                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        721979                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1387633                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83501                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7840976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.469157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4398024     56.09%     56.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          302727      3.86%     59.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242963      3.10%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          592616      7.56%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          158747      2.02%     72.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          207240      2.64%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151320      1.93%     77.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           83719      1.07%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1703620     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7840976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.343518                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.904283                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2965170                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       705784                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3309078                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22723                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        838216                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       481782                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4234                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18725225                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9128                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        838216                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3183293                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         136297                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       249182                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3108620                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       325363                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18056477                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2829                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134546                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       101526                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          129                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25283981                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84276385                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84276385                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15435700                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9848224                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3800                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2183                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           895617                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1685004                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       857144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13721                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       299247                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17062590                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3667                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13530540                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27700                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5929554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18114538                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          675                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7840976                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.725619                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.882091                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2822403     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1650662     21.05%     57.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1095368     13.97%     71.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       801983     10.23%     81.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       685518      8.74%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       356372      4.54%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       306214      3.91%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57671      0.74%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        64785      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7840976                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79305     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16226     14.55%     85.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15981     14.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11274862     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191917      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1495      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1343551      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       718715      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13530540                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.644479                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             111513                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008242                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35041266                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22995872                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13183344                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13642053                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50597                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       669111                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          252                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221854                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        838216                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59501                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7407                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17066258                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38643                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1685004                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       857144                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2171                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6588                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110128                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225355                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13313724                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1260235                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       216813                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1960277                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1878472                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            700042                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.618128                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13192396                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13183344                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8586322                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24243125                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.602282                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354176                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9042545                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11105134                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5961213                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       194648                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7002760                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.585822                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.126562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2819459     40.26%     40.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1897513     27.10%     67.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       770557     11.00%     78.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       434074      6.20%     84.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       354985      5.07%     89.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       144700      2.07%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172594      2.46%     94.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        85743      1.22%     95.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       323135      4.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7002760                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9042545                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11105134                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1651183                       # Number of memory references committed
system.switch_cpus1.commit.loads              1015893                       # Number of loads committed
system.switch_cpus1.commit.membars               1496                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1595560                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10006159                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       226077                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       323135                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23745972                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34971486                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 386880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9042545                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11105134                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9042545                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.909905                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.909905                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.099016                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.099016                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59888442                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18224257                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17278790                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2992                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8227856                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3070206                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2507304                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       205836                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1274296                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1206400                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          315212                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9034                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3171163                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16670368                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3070206                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1521612                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3611671                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1070784                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        554724                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1544041                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        79783                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8200833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.512485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.332053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4589162     55.96%     55.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          295381      3.60%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          445556      5.43%     64.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          307032      3.74%     68.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          215379      2.63%     71.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          209172      2.55%     73.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          126200      1.54%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          271304      3.31%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1741647     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8200833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.373148                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.026089                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3263079                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       577139                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3446743                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50801                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        863058                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       514486                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          307                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19949533                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        863058                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3447646                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47761                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       263518                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3309314                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       269525                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19347537                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        112308                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        91755                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27150594                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90036756                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90036756                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16680413                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10470178                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3446                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1662                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           807064                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1770631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       903322                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10848                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       265828                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18025697                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3318                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14387180                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28735                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6024822                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18430665                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8200833                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.754356                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915928                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2991464     36.48%     36.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1626570     19.83%     56.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1168131     14.24%     70.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       777250      9.48%     80.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       785092      9.57%     89.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       377241      4.60%     94.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       335612      4.09%     98.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        63431      0.77%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        76042      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8200833                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          78360     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15524     14.09%     85.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16304     14.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12035829     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       181586      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1657      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1412950      9.82%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       755158      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14387180                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.748594                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             110188                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007659                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37114115                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24053876                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13988695                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14497368                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        45733                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       686755                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          633                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       214000                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        863058                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24579                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4730                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18029017                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65323                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1770631                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       903322                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1662                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4025                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124289                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       113078                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237367                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14122972                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1321392                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       264207                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2058472                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2007769                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            737080                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.716483                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13994793                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13988695                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9060131                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25733627                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.700163                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352074                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9698218                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11954503                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6074533                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       207295                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7337775                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.629173                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.169331                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2862376     39.01%     39.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2076507     28.30%     67.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       784849     10.70%     78.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       440103      6.00%     84.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       369702      5.04%     89.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166237      2.27%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       158815      2.16%     93.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       108382      1.48%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       370804      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7337775                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9698218                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11954503                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1773198                       # Number of memory references committed
system.switch_cpus2.commit.loads              1083876                       # Number of loads committed
system.switch_cpus2.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1734427                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10762190                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       247269                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       370804                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24996007                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36921734                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1645                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  27023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9698218                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11954503                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9698218                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.848388                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.848388                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.178705                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.178705                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63428867                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19459920                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18346782                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3312                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8227856                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2938897                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2391322                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       197673                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1244305                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1154804                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          301279                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8798                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3247892                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16055317                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2938897                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1456083                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3371225                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1013037                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        555605                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1586981                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        78860                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7986737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.476682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.296810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4615512     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          181901      2.28%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          235184      2.94%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          356807      4.47%     67.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          346499      4.34%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          262879      3.29%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          155234      1.94%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          235642      2.95%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1597079     20.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7986737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.357189                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.951337                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3356467                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       545208                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3247570                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25682                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        811808                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       497246                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19201555                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1192                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        811808                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3534587                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          99367                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       186403                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3090933                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       263637                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18637180                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           90                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        113642                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        83297                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     25972784                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86787245                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86787245                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16101063                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9871721                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3933                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2216                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           752572                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1727801                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       913596                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17893                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       351161                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17316831                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3740                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13925466                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25707                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5659043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17226469                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          596                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7986737                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.743574                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.892575                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2801235     35.07%     35.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1747828     21.88%     56.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1143966     14.32%     71.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       761560      9.54%     80.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       715160      8.95%     89.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       381628      4.78%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       281381      3.52%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        83872      1.05%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70107      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7986737                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          68101     69.58%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14019     14.32%     83.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15758     16.10%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11591233     83.24%     83.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       196578      1.41%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1572      0.01%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1374618      9.87%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       761465      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13925466                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.692478                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              97878                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007029                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35961254                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22979697                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13532426                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14023344                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47236                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       665297                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          196                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       232661                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           41                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        811808                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          58324                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9339                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17320571                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       114194                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1727801                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       913596                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2168                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7156                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120496                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111410                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       231906                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13656829                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1293287                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       268637                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2038560                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1912844                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            745273                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.659828                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13536120                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13532426                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8693538                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24413772                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.644709                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356092                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9429758                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11589838                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5730814                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3144                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200711                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7174929                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.615324                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.144577                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2794996     38.96%     38.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2052462     28.61%     67.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       751399     10.47%     78.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       430476      6.00%     84.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       361294      5.04%     89.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       185899      2.59%     91.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       171610      2.39%     94.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        75525      1.05%     95.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       351268      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7174929                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9429758                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11589838                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1743439                       # Number of memory references committed
system.switch_cpus3.commit.loads              1062504                       # Number of loads committed
system.switch_cpus3.commit.membars               1572                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1662420                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10446563                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       236517                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       351268                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24144313                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35453591                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3027                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 241119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9429758                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11589838                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9429758                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.872542                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.872542                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.146077                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.146077                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61452160                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18694814                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17733081                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3144                       # number of misc regfile writes
system.l20.replacements                          1508                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          173241                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9700                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.859897                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                 192                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.906020                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   760.854894                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7224.239086                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023438                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001820                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.092878                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.881865                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3516                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3516                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             967                       # number of Writeback hits
system.l20.Writeback_hits::total                  967                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3516                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3516                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3516                       # number of overall hits
system.l20.overall_hits::total                   3516                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1493                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1508                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1493                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1508                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1493                       # number of overall misses
system.l20.overall_misses::total                 1508                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3169795                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    239117503                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      242287298                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3169795                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    239117503                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       242287298                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3169795                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    239117503                       # number of overall miss cycles
system.l20.overall_miss_latency::total      242287298                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5009                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5024                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          967                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              967                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5009                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5024                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5009                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5024                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.298063                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.300159                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.298063                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.300159                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.298063                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.300159                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 211319.666667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160159.077696                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160667.969496                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 211319.666667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160159.077696                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160667.969496                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 211319.666667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160159.077696                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160667.969496                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 223                       # number of writebacks
system.l20.writebacks::total                      223                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1493                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1508                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1493                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1508                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1493                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1508                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2997049                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    222079555                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    225076604                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2997049                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    222079555                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    225076604                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2997049                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    222079555                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    225076604                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.298063                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.300159                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.298063                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.300159                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.298063                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.300159                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 199803.266667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148747.190221                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 149255.042440                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 199803.266667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148747.190221                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 149255.042440                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 199803.266667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148747.190221                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 149255.042440                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1854                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          699815                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10046                       # Sample count of references to valid blocks.
system.l21.avg_refs                         69.661059                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          203.601817                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.758622                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   889.380495                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7086.259066                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001557                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.108567                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.865022                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4755                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4755                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1768                       # number of Writeback hits
system.l21.Writeback_hits::total                 1768                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4755                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4755                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4755                       # number of overall hits
system.l21.overall_hits::total                   4755                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1841                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1854                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1841                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1854                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1841                       # number of overall misses
system.l21.overall_misses::total                 1854                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2632989                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    325909928                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      328542917                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2632989                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    325909928                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       328542917                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2632989                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    325909928                       # number of overall miss cycles
system.l21.overall_miss_latency::total      328542917                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6596                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6609                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1768                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1768                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6596                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6609                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6596                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6609                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.279109                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.280527                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.279109                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.280527                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.279109                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.280527                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 202537.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 177028.749593                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 177207.614347                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 202537.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 177028.749593                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 177207.614347                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 202537.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 177028.749593                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 177207.614347                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 351                       # number of writebacks
system.l21.writebacks::total                      351                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1841                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1854                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1841                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1854                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1841                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1854                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2483529                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    304660931                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    307144460                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2483529                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    304660931                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    307144460                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2483529                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    304660931                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    307144460                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.279109                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.280527                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.279109                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.280527                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.279109                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.280527                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191040.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 165486.654536                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 165665.836030                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 191040.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 165486.654536                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 165665.836030                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 191040.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 165486.654536                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 165665.836030                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           438                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          306663                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8630                       # Sample count of references to valid blocks.
system.l22.avg_refs                         35.534531                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 379                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.320971                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   212.385444                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7585.293585                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046265                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001870                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.025926                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.925939                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2800                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2800                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             935                       # number of Writeback hits
system.l22.Writeback_hits::total                  935                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2800                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2800                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2800                       # number of overall hits
system.l22.overall_hits::total                   2800                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          422                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  438                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          422                       # number of demand (read+write) misses
system.l22.demand_misses::total                   438                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          422                       # number of overall misses
system.l22.overall_misses::total                  438                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2450762                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     72432829                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       74883591                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2450762                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     72432829                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        74883591                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2450762                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     72432829                       # number of overall miss cycles
system.l22.overall_miss_latency::total       74883591                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3222                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3238                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          935                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              935                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3222                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3238                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3222                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3238                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.130975                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.135269                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.130975                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.135269                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.130975                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.135269                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 153172.625000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 171641.774882                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 170967.102740                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 153172.625000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 171641.774882                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 170967.102740                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 153172.625000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 171641.774882                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 170967.102740                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 270                       # number of writebacks
system.l22.writebacks::total                      270                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          422                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             438                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          422                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              438                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          422                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             438                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2267535                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     67614223                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     69881758                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2267535                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     67614223                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     69881758                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2267535                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     67614223                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     69881758                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.130975                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.135269                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.130975                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.135269                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.130975                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.135269                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 141720.937500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 160223.277251                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 159547.392694                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 141720.937500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 160223.277251                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 159547.392694                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 141720.937500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 160223.277251                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 159547.392694                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           896                       # number of replacements
system.l23.tagsinuse                      8191.959985                       # Cycle average of tags in use
system.l23.total_refs                          538108                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9088                       # Sample count of references to valid blocks.
system.l23.avg_refs                         59.210827                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          509.358987                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.970337                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   460.263291                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7209.367370                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.062178                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001583                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.056184                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.880050                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999995                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4035                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4035                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2391                       # number of Writeback hits
system.l23.Writeback_hits::total                 2391                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4035                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4035                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4035                       # number of overall hits
system.l23.overall_hits::total                   4035                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          883                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  896                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          883                       # number of demand (read+write) misses
system.l23.demand_misses::total                   896                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          883                       # number of overall misses
system.l23.overall_misses::total                  896                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1997628                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    131513483                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      133511111                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1997628                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    131513483                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       133511111                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1997628                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    131513483                       # number of overall miss cycles
system.l23.overall_miss_latency::total      133511111                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4918                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4931                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2391                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2391                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4918                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4931                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4918                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4931                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.179545                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.181708                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.179545                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.181708                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.179545                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.181708                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 153663.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148939.391846                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 149007.936384                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 153663.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148939.391846                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 149007.936384                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 153663.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148939.391846                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 149007.936384                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 601                       # number of writebacks
system.l23.writebacks::total                      601                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          883                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             896                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          883                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              896                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          883                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             896                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1848671                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    121429574                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    123278245                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1848671                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    121429574                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    123278245                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1848671                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    121429574                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    123278245                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.179545                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.181708                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.179545                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.181708                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.179545                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.181708                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 142205.461538                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137519.336353                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 137587.327009                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 142205.461538                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 137519.336353                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 137587.327009                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 142205.461538                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 137519.336353                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 137587.327009                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.905965                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700353                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848155.632841                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.905965                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023888                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868439                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668239                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668239                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668239                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668239                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668239                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668239                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4826796                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4826796                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4826796                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4826796                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4826796                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4826796                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668260                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668260                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668260                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668260                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 229847.428571                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 229847.428571                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 229847.428571                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 229847.428571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 229847.428571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 229847.428571                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3201742                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3201742                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3201742                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3201742                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3201742                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3201742                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 213449.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 213449.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 213449.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 213449.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 213449.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 213449.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5009                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936103                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5265                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42532.973029                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.988968                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.011032                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777301                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222699                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067746                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067746                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504686                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504686                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504686                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504686                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16048                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16048                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16048                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16048                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16048                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16048                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1545611999                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1545611999                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1545611999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1545611999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1545611999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1545611999                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083794                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083794                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520734                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520734                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520734                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520734                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007701                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007701                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006366                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006366                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006366                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006366                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96311.814494                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96311.814494                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96311.814494                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96311.814494                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96311.814494                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96311.814494                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          967                       # number of writebacks
system.cpu0.dcache.writebacks::total              967                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11039                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11039                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11039                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11039                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11039                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11039                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5009                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5009                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5009                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5009                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5009                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5009                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    264887310                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    264887310                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    264887310                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    264887310                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    264887310                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    264887310                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002404                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002404                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001987                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001987                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001987                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001987                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 52882.273907                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52882.273907                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 52882.273907                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52882.273907                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 52882.273907                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52882.273907                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967044                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088361026                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194276.262097                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967044                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020781                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794819                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1387612                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1387612                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1387612                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1387612                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1387612                       # number of overall hits
system.cpu1.icache.overall_hits::total        1387612                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3685581                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3685581                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3685581                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3685581                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3685581                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3685581                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1387633                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1387633                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1387633                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1387633                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1387633                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1387633                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 175503.857143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 175503.857143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 175503.857143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 175503.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 175503.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 175503.857143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2667659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2667659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2667659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2667659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2667659                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2667659                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 205204.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 205204.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 205204.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 205204.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 205204.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 205204.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6596                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177793731                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6852                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25947.713222                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.180221                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.819779                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867891                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132109                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       957184                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         957184                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       632299                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        632299                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2068                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2068                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1496                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1496                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1589483                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1589483                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1589483                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1589483                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14611                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14611                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14611                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14611                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14611                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14611                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1071915749                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1071915749                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1071915749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1071915749                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1071915749                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1071915749                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       971795                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       971795                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       632299                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       632299                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1496                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1496                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1604094                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1604094                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1604094                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1604094                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015035                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015035                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009109                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009109                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009109                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009109                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 73363.612963                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73363.612963                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 73363.612963                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73363.612963                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 73363.612963                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73363.612963                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1768                       # number of writebacks
system.cpu1.dcache.writebacks::total             1768                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8015                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8015                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8015                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8015                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6596                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6596                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6596                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6596                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6596                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6596                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    364229041                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    364229041                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    364229041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    364229041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    364229041                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    364229041                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004112                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004112                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004112                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004112                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 55219.684809                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 55219.684809                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 55219.684809                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55219.684809                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 55219.684809                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55219.684809                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.320917                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089485306                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358193.303030                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.320917                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024553                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739296                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1544019                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1544019                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1544019                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1544019                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1544019                       # number of overall hits
system.cpu2.icache.overall_hits::total        1544019                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           22                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           22                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           22                       # number of overall misses
system.cpu2.icache.overall_misses::total           22                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3346947                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3346947                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3346947                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3346947                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3346947                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3346947                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1544041                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1544041                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1544041                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1544041                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1544041                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1544041                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 152133.954545                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 152133.954545                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 152133.954545                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 152133.954545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 152133.954545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 152133.954545                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2467050                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2467050                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2467050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2467050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2467050                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2467050                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154190.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 154190.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 154190.625000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 154190.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 154190.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 154190.625000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3222                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161280316                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3478                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              46371.568718                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.321145                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.678855                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.833286                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.166714                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1005322                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1005322                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       686009                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        686009                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1660                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1660                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1656                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1656                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1691331                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1691331                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1691331                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1691331                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6503                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6503                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6503                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6503                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6503                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6503                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    266487265                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    266487265                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    266487265                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    266487265                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    266487265                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    266487265                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1011825                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1011825                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       686009                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       686009                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1697834                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1697834                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1697834                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1697834                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006427                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006427                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003830                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003830                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003830                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003830                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40979.127326                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40979.127326                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40979.127326                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40979.127326                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40979.127326                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40979.127326                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          935                       # number of writebacks
system.cpu2.dcache.writebacks::total              935                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3281                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3281                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3281                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3281                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3281                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3281                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3222                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3222                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3222                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3222                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3222                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3222                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     94762186                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     94762186                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     94762186                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     94762186                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     94762186                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     94762186                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003184                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003184                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001898                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001898                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001898                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001898                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 29410.982619                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 29410.982619                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 29410.982619                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 29410.982619                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 29410.982619                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 29410.982619                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970294                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086640155                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190806.764113                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970294                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1586960                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1586960                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1586960                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1586960                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1586960                       # number of overall hits
system.cpu3.icache.overall_hits::total        1586960                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3192368                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3192368                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3192368                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3192368                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3192368                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3192368                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1586981                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1586981                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1586981                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1586981                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1586981                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1586981                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 152017.523810                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 152017.523810                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 152017.523810                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 152017.523810                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 152017.523810                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 152017.523810                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2010628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2010628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2010628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2010628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2010628                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2010628                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 154663.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 154663.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 154663.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 154663.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 154663.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 154663.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4918                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170745781                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5174                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33000.730769                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.429711                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.570289                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884491                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115509                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       983984                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         983984                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       677383                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        677383                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1663                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1663                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1572                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1572                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1661367                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1661367                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1661367                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1661367                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12455                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12455                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          321                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          321                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12776                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12776                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12776                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12776                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    692822455                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    692822455                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     45602541                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     45602541                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    738424996                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    738424996                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    738424996                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    738424996                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       996439                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       996439                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       677704                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       677704                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1674143                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1674143                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1674143                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1674143                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012500                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012500                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000474                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000474                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007631                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007631                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007631                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007631                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 55626.050181                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55626.050181                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 142063.990654                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 142063.990654                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 57797.823732                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57797.823732                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 57797.823732                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57797.823732                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       184033                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 92016.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2391                       # number of writebacks
system.cpu3.dcache.writebacks::total             2391                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7537                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7537                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          321                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          321                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7858                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7858                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7858                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7858                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4918                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4918                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4918                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4918                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4918                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4918                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    165095619                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    165095619                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    165095619                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    165095619                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    165095619                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    165095619                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33569.666328                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33569.666328                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 33569.666328                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33569.666328                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 33569.666328                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33569.666328                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
