{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660820209721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660820209725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 18 16:26:49 2022 " "Processing started: Thu Aug 18 16:26:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660820209725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660820209725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PrimeNumber -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off PrimeNumber -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660820209725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660820210147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660820210147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660820217565 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660820217565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660820217565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primenumber.vhdl 8 4 " "Found 8 design units, including 4 entities, in source file primenumber.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_4-Struct " "Found design unit 1: OR_4-Struct" {  } { { "PrimeNumber.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/PrimeNumber.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660820217575 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AND_3-Struct1 " "Found design unit 2: AND_3-Struct1" {  } { { "PrimeNumber.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/PrimeNumber.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660820217575 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 INV-Struct3 " "Found design unit 3: INV-Struct3" {  } { { "PrimeNumber.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/PrimeNumber.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660820217575 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 PrimeNumber-Struct2 " "Found design unit 4: PrimeNumber-Struct2" {  } { { "PrimeNumber.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/PrimeNumber.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660820217575 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_4 " "Found entity 1: OR_4" {  } { { "PrimeNumber.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/PrimeNumber.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660820217575 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_3 " "Found entity 2: AND_3" {  } { { "PrimeNumber.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/PrimeNumber.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660820217575 ""} { "Info" "ISGN_ENTITY_NAME" "3 INV " "Found entity 3: INV" {  } { { "PrimeNumber.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/PrimeNumber.vhdl" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660820217575 ""} { "Info" "ISGN_ENTITY_NAME" "4 PrimeNumber " "Found entity 4: PrimeNumber" {  } { { "PrimeNumber.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/PrimeNumber.vhdl" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660820217575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660820217575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660820217586 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660820217586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660820217586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660820217624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrimeNumber PrimeNumber:add_instance " "Elaborating entity \"PrimeNumber\" for hierarchy \"PrimeNumber:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/DUT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660820217630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INV PrimeNumber:add_instance\|INV:INV1 " "Elaborating entity \"INV\" for hierarchy \"PrimeNumber:add_instance\|INV:INV1\"" {  } { { "PrimeNumber.vhdl" "INV1" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/PrimeNumber.vhdl" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660820217636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3 PrimeNumber:add_instance\|AND_3:AND1 " "Elaborating entity \"AND_3\" for hierarchy \"PrimeNumber:add_instance\|AND_3:AND1\"" {  } { { "PrimeNumber.vhdl" "AND1" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/PrimeNumber.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660820217640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_4 PrimeNumber:add_instance\|OR_4:OR1 " "Elaborating entity \"OR_4\" for hierarchy \"PrimeNumber:add_instance\|OR_4:OR1\"" {  } { { "PrimeNumber.vhdl" "OR1" { Text "G:/My Drive/Insti Material/03. Sem 3/01. EE214/01. Experiments/03. Experiment 03 - Prime Number/PrimeNumber.vhdl" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660820217643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1660820218033 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660820218426 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660820218426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660820218531 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660820218531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660820218531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660820218531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660820218566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 18 16:26:58 2022 " "Processing ended: Thu Aug 18 16:26:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660820218566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660820218566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660820218566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660820218566 ""}
