

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Jul 19 12:48:07 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.670 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|       56|  0.280 us|  0.280 us|   31|   31|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                               |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                    Instance                                   |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_68       |dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s   |       30|       30|   0.150 us|   0.150 us|   31|   31|      yes|
        |call_ret1_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_74    |relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_83      |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s  |       11|       11|  55.000 ns|  55.000 ns|   12|   12|      yes|
        |call_ret3_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config11_s_fu_92   |normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config11_s     |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |call_ret4_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s_fu_98    |relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s_fu_104     |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s  |        1|        1|   5.000 ns|   5.000 ns|    2|    2|      yes|
        |call_ret6_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config12_s_fu_110  |normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config12_s     |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s_fu_116      |softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s   |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
        +-------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        2|   5|   1457|   2503|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    163|    -|
|Register         |        -|   -|    264|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        2|   5|   1721|   2668|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        2|   7|      5|     18|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+
    |                                    Instance                                   |                              Module                             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_68       |dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s   |        0|   1|  996|  1523|    0|
    |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_83      |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s  |        0|   1|  188|   286|    0|
    |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s_fu_104     |dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s  |        0|   1|   29|    88|    0|
    |call_ret3_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config11_s_fu_92   |normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config11_s     |        0|   0|    0|    56|    0|
    |call_ret6_normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config12_s_fu_110  |normalize_ap_fixed_16_4_5_3_0_ap_fixed_16_4_5_3_0_config12_s     |        0|   0|    0|    56|    0|
    |call_ret1_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_74    |relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s      |        0|   0|    0|   215|    0|
    |call_ret4_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s_fu_98    |relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s      |        0|   0|    0|    86|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s_fu_116      |softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s   |        2|   2|  244|   193|    0|
    +-------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                          |                                                                 |        2|   5| 1457|  2503|    0|
    +-------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  145|         32|    1|         32|
    |ap_enable_reg_pp0_iter0  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  163|         36|    3|         36|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                |  31|   0|   31|          0|
    |ap_enable_reg_pp0_iter0_reg                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                  |   1|   0|    1|          0|
    |empty_reg_284                                                                            |  15|   0|   15|          0|
    |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_83_ap_start_reg   |   1|   0|    1|          0|
    |grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_4_5_3_0_softmax_config10_s_fu_116_ap_start_reg   |   1|   0|    1|          0|
    |layer11_out_V_1_reg_294                                                                  |  16|   0|   16|          0|
    |layer11_out_V_2_reg_299                                                                  |  16|   0|   16|          0|
    |layer2_out_V_0_reg_234                                                                   |  16|   0|   16|          0|
    |layer2_out_V_1_reg_239                                                                   |  16|   0|   16|          0|
    |layer2_out_V_2_reg_244                                                                   |  16|   0|   16|          0|
    |layer2_out_V_3_reg_249                                                                   |  16|   0|   16|          0|
    |layer2_out_V_4_reg_254                                                                   |  16|   0|   16|          0|
    |layer4_out_V_0_reg_259                                                                   |   8|   0|    8|          0|
    |layer4_out_V_1_reg_264                                                                   |   8|   0|    8|          0|
    |layer4_out_V_2_reg_269                                                                   |   8|   0|    8|          0|
    |layer4_out_V_3_reg_274                                                                   |   8|   0|    8|          0|
    |layer4_out_V_4_reg_279                                                                   |   8|   0|    8|          0|
    |layer7_out_V_1_reg_304                                                                   |   8|   0|    8|          0|
    |layer7_out_V_2_reg_309                                                                   |   8|   0|    8|          0|
    |trunc_ln41_1_reg_314                                                                     |  15|   0|   15|          0|
    |trunc_ln41_2_reg_319                                                                     |  15|   0|   15|          0|
    |trunc_ln41_reg_289                                                                       |  15|   0|   15|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    | 264|   0|  264|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|fc1_input             |   in|   80|     ap_none|      fc1_input|       pointer|
|layer10_out_0         |  out|   16|      ap_vld|  layer10_out_0|       pointer|
|layer10_out_0_ap_vld  |  out|    1|      ap_vld|  layer10_out_0|       pointer|
|layer10_out_1         |  out|   16|      ap_vld|  layer10_out_1|       pointer|
|layer10_out_1_ap_vld  |  out|    1|      ap_vld|  layer10_out_1|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

