Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Feb 28 20:10:49 2023


Cell Usage:
GTP_DFF_R                    25 uses
GTP_DFF_RE                    7 uses
GTP_DFF_SE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                      1 use
GTP_LUT5                      6 uses
GTP_LUT5CARRY                24 uses

I/O ports: 10
GTP_INBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 32 of 42800 (0.07%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 32
Total Registers: 33 of 64200 (0.05%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 10 of 296 (3.38%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 1                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 25
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 8
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file led_test_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led_test             | 32      | 33     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 10     | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                           Clock   Non-clock          
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources 
------------------------------------------------------------------------------------------------------
 led_test|clk             1000.000     {0 500}        Declared                33           0  {clk}   
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               led_test|clk                              
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 led_test|clk                 1.000 MHz     254.647 MHz       1000.000          3.927        996.073
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk               996.073       0.000              0             66
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk                 0.829       0.000              0             66
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk                                      499.380       0.000              0             33
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : led_light_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : led_light_cnt[0]/R (GTP_DFF_R)
Path Group  : led_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204       4.415         nt_clk           
                                                                           r       led_light_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       led_light_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       5.385         led_light_cnt[0] 
                                                                                   N23_21/I4 (GTP_LUT5)
                                   td                    0.301       5.686 f       N23_21/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.150         _N67             
                                                                                   N23_25/I4 (GTP_LUT5)
                                   td                    0.306       6.456 f       N23_25/Z (GTP_LUT5)
                                   net (fanout=9)        0.605       7.061         N23              
                                                                                   N26/I1 (GTP_LUT2)
                                   td                    0.172       7.233 f       N26/Z (GTP_LUT2) 
                                   net (fanout=25)       0.713       7.946         N26              
                                                                           f       led_light_cnt[0]/R (GTP_DFF_R)

 Data arrival time                                                   7.946         Logic Levels: 3  
                                                                                   Logic: 1.108ns(31.379%), Route: 2.423ns(68.621%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204    1004.415         nt_clk           
                                                                           r       led_light_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.346    1004.019                          

 Data required time                                               1004.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.019                          
 Data arrival time                                                   7.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.073                          
====================================================================================================

====================================================================================================

Startpoint  : led_light_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : led_light_cnt[1]/R (GTP_DFF_R)
Path Group  : led_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204       4.415         nt_clk           
                                                                           r       led_light_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       led_light_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       5.385         led_light_cnt[0] 
                                                                                   N23_21/I4 (GTP_LUT5)
                                   td                    0.301       5.686 f       N23_21/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.150         _N67             
                                                                                   N23_25/I4 (GTP_LUT5)
                                   td                    0.306       6.456 f       N23_25/Z (GTP_LUT5)
                                   net (fanout=9)        0.605       7.061         N23              
                                                                                   N26/I1 (GTP_LUT2)
                                   td                    0.172       7.233 f       N26/Z (GTP_LUT2) 
                                   net (fanout=25)       0.713       7.946         N26              
                                                                           f       led_light_cnt[1]/R (GTP_DFF_R)

 Data arrival time                                                   7.946         Logic Levels: 3  
                                                                                   Logic: 1.108ns(31.379%), Route: 2.423ns(68.621%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204    1004.415         nt_clk           
                                                                           r       led_light_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.346    1004.019                          

 Data required time                                               1004.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.019                          
 Data arrival time                                                   7.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.073                          
====================================================================================================

====================================================================================================

Startpoint  : led_light_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : led_light_cnt[2]/R (GTP_DFF_R)
Path Group  : led_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204       4.415         nt_clk           
                                                                           r       led_light_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       led_light_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       5.385         led_light_cnt[0] 
                                                                                   N23_21/I4 (GTP_LUT5)
                                   td                    0.301       5.686 f       N23_21/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.150         _N67             
                                                                                   N23_25/I4 (GTP_LUT5)
                                   td                    0.306       6.456 f       N23_25/Z (GTP_LUT5)
                                   net (fanout=9)        0.605       7.061         N23              
                                                                                   N26/I1 (GTP_LUT2)
                                   td                    0.172       7.233 f       N26/Z (GTP_LUT2) 
                                   net (fanout=25)       0.713       7.946         N26              
                                                                           f       led_light_cnt[2]/R (GTP_DFF_R)

 Data arrival time                                                   7.946         Logic Levels: 3  
                                                                                   Logic: 1.108ns(31.379%), Route: 2.423ns(68.621%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204    1004.415         nt_clk           
                                                                           r       led_light_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.346    1004.019                          

 Data required time                                               1004.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.019                          
 Data arrival time                                                   7.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.073                          
====================================================================================================

====================================================================================================

Startpoint  : led_status[7]/CLK (GTP_DFF_RE)
Endpoint    : led_status[0]/D (GTP_DFF_SE)
Path Group  : led_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204       4.415         nt_clk           
                                                                           r       led_status[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       led_status[7]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.291         nt_led[7]        
                                                                           f       led_status[0]/D (GTP_DFF_SE)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204       4.415         nt_clk           
                                                                           r       led_status[0]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : led_status[0]/CLK (GTP_DFF_SE)
Endpoint    : led_status[1]/D (GTP_DFF_RE)
Path Group  : led_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204       4.415         nt_clk           
                                                                           r       led_status[0]/CLK (GTP_DFF_SE)

                                   tco                   0.323       4.738 f       led_status[0]/Q (GTP_DFF_SE)
                                   net (fanout=2)        0.553       5.291         nt_led[0]        
                                                                           f       led_status[1]/D (GTP_DFF_RE)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204       4.415         nt_clk           
                                                                           r       led_status[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : led_status[1]/CLK (GTP_DFF_RE)
Endpoint    : led_status[2]/D (GTP_DFF_RE)
Path Group  : led_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204       4.415         nt_clk           
                                                                           r       led_status[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       led_status[1]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.291         nt_led[1]        
                                                                           f       led_status[2]/D (GTP_DFF_RE)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204       4.415         nt_clk           
                                                                           r       led_status[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : led_status[0]/CLK (GTP_DFF_SE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204       4.415         nt_clk           
                                                                           r       led_status[0]/CLK (GTP_DFF_SE)

                                   tco                   0.323       4.738 f       led_status[0]/Q (GTP_DFF_SE)
                                   net (fanout=2)        1.180       5.918         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       8.721 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.721         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   8.721         Logic Levels: 1  
                                                                                   Logic: 3.126ns(72.596%), Route: 1.180ns(27.404%)
====================================================================================================

====================================================================================================

Startpoint  : led_status[1]/CLK (GTP_DFF_RE)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204       4.415         nt_clk           
                                                                           r       led_status[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       led_status[1]/Q (GTP_DFF_RE)
                                   net (fanout=2)        1.180       5.918         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803       8.721 f       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.721         led[1]           
 led[1]                                                                    f       led[1] (port)    

 Data arrival time                                                   8.721         Logic Levels: 1  
                                                                                   Logic: 3.126ns(72.596%), Route: 1.180ns(27.404%)
====================================================================================================

====================================================================================================

Startpoint  : led_status[2]/CLK (GTP_DFF_RE)
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=33)       3.204       4.415         nt_clk           
                                                                           r       led_status[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       led_status[2]/Q (GTP_DFF_RE)
                                   net (fanout=2)        1.180       5.918         nt_led[2]        
                                                                                   led_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.803       8.721 f       led_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.721         led[2]           
 led[2]                                                                    f       led[2] (port)    

 Data arrival time                                                   8.721         Logic Levels: 1  
                                                                                   Logic: 3.126ns(72.596%), Route: 1.180ns(27.404%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_status[0]/S (GTP_DFF_SE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.211         nt_rstn          
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N0_0/Z (GTP_INV) 
                                   net (fanout=8)        1.232       2.443         N0_0             
                                                                           f       led_status[0]/S (GTP_DFF_SE)

 Data arrival time                                                   2.443         Logic Levels: 2  
                                                                                   Logic: 1.211ns(49.570%), Route: 1.232ns(50.430%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_status[1]/R (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.211         nt_rstn          
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N0_0/Z (GTP_INV) 
                                   net (fanout=8)        1.232       2.443         N0_0             
                                                                           f       led_status[1]/R (GTP_DFF_RE)

 Data arrival time                                                   2.443         Logic Levels: 2  
                                                                                   Logic: 1.211ns(49.570%), Route: 1.232ns(50.430%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_status[2]/R (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.211         nt_rstn          
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N0_0/Z (GTP_INV) 
                                   net (fanout=8)        1.232       2.443         N0_0             
                                                                           f       led_status[2]/R (GTP_DFF_RE)

 Data arrival time                                                   2.443         Logic Levels: 2  
                                                                                   Logic: 1.211ns(49.570%), Route: 1.232ns(50.430%)
====================================================================================================

{led_test|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          led_light_cnt[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           led_light_cnt[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          led_light_cnt[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                        
+----------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/compile/led_test_comp.adf               
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/led_test.fdc                            
| Output     | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/synthesize/led_test_syn.adf             
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/synthesize/led_test_syn.vm              
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/synthesize/led_test_controlsets.txt     
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/synthesize/snr.db                       
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/synthesize/led_test.snr                 
+----------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 281 MB
Total CPU  time to synthesize completion : 0h:0m:4s
Process Total CPU  time to synthesize completion : 0h:0m:4s
Total real time to synthesize completion : 0h:0m:5s
