INFO-FLOW: Workspace /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1 opened at Sun Jul 18 11:47:13 BST 2021
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command     ap_part_info done; 6.13 sec.
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.18 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.36 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 6.64 sec.
Execute   create_clock -period 5 -name default 
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../jedi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../jedi.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted ../jedi.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../jedi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../jedi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp
WARNING: [HLS 200-40] In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:418:5: warning: '/*' within block comment [-Wcomment]
    /* parameters, think it will be specified in CONFIG
    ^
1 warning generated.
Command       clang done; 2.11 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.96 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp"  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.21 sec.
INFO-FLOW: Done: GCC PP time: 5.3 seconds per iteration
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.83 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.82 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.diag.yml /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.err.log 
Command       ap_eval done; 0.91 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ../../nnet_utils/nnet_dense_latency.h:76:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../jedi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../jedi.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 1.82 sec.
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 0.72 sec.
Command       tidy_31 done; 2.59 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.12 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc
Command       clang done; 2.11 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.g.bc -hls-opt -except-internalize jedi -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.83 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 191565 ; free virtual = 589010
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 191565 ; free virtual = 589010
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.88 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top jedi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 191559 ; free virtual = 589005
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'jedi' (../jedi.cpp:46) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 191557 ; free virtual = 589003
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 191539 ; free virtual = 588986
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_concat<float, float, concat_1_struct>' to 'jedi_concat<float, float, concat_1_struct>' (../../nnet_utils/nnet_jedi.h:69)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:89:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 191536 ; free virtual = 588983
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.17 sec.
Command     elaborate done; 16.43 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'jedi' ...
Execute       ap_set_top_model jedi 
WARNING: [SYN 201-103] Legalizing function name 'jedi_concat<float, float, concat_1_struct>' to 'jedi_concat_float_float_concat_1_struct_s'.
Execute       get_model_list jedi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model jedi 
Execute       preproc_iomode -model jedi_concat<float, float, concat_1_struct> 
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Model list for configure: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Configuring Module : jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       apply_spec_resource_limit jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Configuring Module : jedi ...
Execute       set_default_model jedi 
Execute       apply_spec_resource_limit jedi 
INFO-FLOW: Model list for preprocess: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Preprocessing Module: jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       cdfg_preprocess -model jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Preprocessing Module: jedi ...
Execute       set_default_model jedi 
Execute       cdfg_preprocess -model jedi 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for synthesis: {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       schedule -model jedi_concat<float, float, concat_1_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.64 seconds; current allocated memory: 133.496 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_concat<float, float, concat_1_struct>.
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       bind -model jedi_concat<float, float, concat_1_struct> 
BIND OPTION: model=jedi_concat<float, float, concat_1_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 133.714 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_concat<float, float, concat_1_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi 
Execute       schedule -model jedi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 133.774 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.sched.adb -f 
INFO-FLOW: Finish scheduling jedi.
Execute       set_default_model jedi 
Execute       bind -model jedi 
BIND OPTION: model=jedi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 133.825 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bind.adb -f 
INFO-FLOW: Finish binding jedi.
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for RTL generation: {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_concat<float, float, concat_1_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_mul_mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_concat_float_float_concat_1_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 134.234 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_concat_float_float_concat_1_struct_s -synmodules {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_concat_float_float_concat_1_struct_s 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_concat_float_float_concat_1_struct_s 
Execute       syn_report -csynth -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.rpt 
Execute       db_write -model jedi_concat<float, float, concat_1_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.adb 
Execute       gen_tb_info jedi_concat<float, float, concat_1_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr_T' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jedi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'jedi/I_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/I_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 135.576 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi -synmodules {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi 
Execute       syn_report -csynth -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.rpt 
Execute       syn_report -rtlxml -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.xml 
Execute       syn_report -verbosereport -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.rpt 
Execute       db_write -model jedi -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.adb 
Execute       gen_tb_info jedi -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi 
Execute       export_constraint_db -f -tool general -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       syn_report -designview -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks jedi 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain jedi 
INFO-FLOW: Model list for RTL component generation: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Handling components in module [jedi_concat_float_float_concat_1_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_mul_mul_5ns_11ns_15_1_1.
INFO-FLOW: Append model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: Handling components in module [jedi] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: Found component jedi_B_top.
INFO-FLOW: Append model jedi_B_top
INFO-FLOW: Found component jedi_B.
INFO-FLOW: Append model jedi_B
INFO-FLOW: Append model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: Append model jedi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: jedi_mul_mul_5ns_11ns_15_1_1 jedi_B_top jedi_B jedi_concat_float_float_concat_1_struct_s jedi
INFO-FLOW: To file: write model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: To file: write model jedi_B_top
INFO-FLOW: To file: write model jedi_B
INFO-FLOW: To file: write model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: To file: write model jedi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model jedi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 379.79 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'jedi_B_top' is read-only, switch it to a ROM.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'jedi_B_top_rom' using block ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=jedi xml_exists=0
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=2
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.dataonly.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       sc_get_clocks jedi 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 191524 ; free virtual = 588974
INFO: [VHDL 208-304] Generating VHDL RTL for jedi.
INFO: [VLOG 209-307] Generating Verilog RTL for jedi.
Command     autosyn done; 2 sec.
Command   csynth_design done; 18.44 sec.
Execute   add_files -tb ../tb_jedi.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file '../tb_jedi.cpp' to the project
Execute   cosim_design -trace_level all 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
ERROR: [COSIM 212-41] ../../tb_jedi.cpp is not found.
WARNING: [COSIM 212-42] Please make sure test bench files are set correctly in Vivado HLS project tcl.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 
Command ap_source done; error code: 1; 25.24 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1 opened at Sun Jul 18 11:51:36 BST 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.13 sec.
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 6.56 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.35 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 7.07 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 7.51 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.29 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.44 sec.
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../jedi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../jedi.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted ../jedi.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../jedi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../jedi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp
WARNING: [HLS 200-40] In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:418:5: warning: '/*' within block comment [-Wcomment]
    /* parameters, think it will be specified in CONFIG
    ^
1 warning generated.
Command       clang done; 2.14 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.96 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp"  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.21 sec.
INFO-FLOW: Done: GCC PP time: 5.3 seconds per iteration
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.8 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.79 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.diag.yml /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.err.log 
Command       ap_eval done; 0.89 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ../../nnet_utils/nnet_dense_latency.h:76:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../jedi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../jedi.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 1.86 sec.
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 0.74 sec.
Command       tidy_31 done; 2.66 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.11 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc
Command       clang done; 2.25 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.g.bc -hls-opt -except-internalize jedi -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.91 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191514 ; free virtual = 588964
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191514 ; free virtual = 588964
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.83 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top jedi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191514 ; free virtual = 588963
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'jedi' (../jedi.cpp:46) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191512 ; free virtual = 588962
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191491 ; free virtual = 588941
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_concat<float, float, concat_1_struct>' to 'jedi_concat<float, float, concat_1_struct>' (../../nnet_utils/nnet_jedi.h:69)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:89:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191488 ; free virtual = 588937
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.13 sec.
Command     elaborate done; 16.65 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'jedi' ...
Execute       ap_set_top_model jedi 
WARNING: [SYN 201-103] Legalizing function name 'jedi_concat<float, float, concat_1_struct>' to 'jedi_concat_float_float_concat_1_struct_s'.
Execute       get_model_list jedi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model jedi 
Execute       preproc_iomode -model jedi_concat<float, float, concat_1_struct> 
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Model list for configure: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Configuring Module : jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       apply_spec_resource_limit jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Configuring Module : jedi ...
Execute       set_default_model jedi 
Execute       apply_spec_resource_limit jedi 
INFO-FLOW: Model list for preprocess: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Preprocessing Module: jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       cdfg_preprocess -model jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Preprocessing Module: jedi ...
Execute       set_default_model jedi 
Execute       cdfg_preprocess -model jedi 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for synthesis: {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       schedule -model jedi_concat<float, float, concat_1_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.17 seconds; current allocated memory: 133.722 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_concat<float, float, concat_1_struct>.
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       bind -model jedi_concat<float, float, concat_1_struct> 
BIND OPTION: model=jedi_concat<float, float, concat_1_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 133.940 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_concat<float, float, concat_1_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi 
Execute       schedule -model jedi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 133.984 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.sched.adb -f 
INFO-FLOW: Finish scheduling jedi.
Execute       set_default_model jedi 
Execute       bind -model jedi 
BIND OPTION: model=jedi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 134.072 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bind.adb -f 
INFO-FLOW: Finish binding jedi.
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for RTL generation: {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_concat<float, float, concat_1_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_mul_mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_concat_float_float_concat_1_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 134.429 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_concat_float_float_concat_1_struct_s -synmodules {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_concat_float_float_concat_1_struct_s 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_concat_float_float_concat_1_struct_s 
Execute       syn_report -csynth -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.rpt 
Execute       db_write -model jedi_concat<float, float, concat_1_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.adb 
Execute       gen_tb_info jedi_concat<float, float, concat_1_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr_T' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jedi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'jedi/I_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/I_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 135.821 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi -synmodules {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi 
Execute       syn_report -csynth -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.rpt 
Execute       syn_report -rtlxml -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.xml 
Execute       syn_report -verbosereport -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.rpt 
Execute       db_write -model jedi -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.adb 
Execute       gen_tb_info jedi -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi 
Execute       export_constraint_db -f -tool general -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       syn_report -designview -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks jedi 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain jedi 
INFO-FLOW: Model list for RTL component generation: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Handling components in module [jedi_concat_float_float_concat_1_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_mul_mul_5ns_11ns_15_1_1.
INFO-FLOW: Append model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: Handling components in module [jedi] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: Found component jedi_B_top.
INFO-FLOW: Append model jedi_B_top
INFO-FLOW: Found component jedi_B.
INFO-FLOW: Append model jedi_B
INFO-FLOW: Append model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: Append model jedi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: jedi_mul_mul_5ns_11ns_15_1_1 jedi_B_top jedi_B jedi_concat_float_float_concat_1_struct_s jedi
INFO-FLOW: To file: write model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: To file: write model jedi_B_top
INFO-FLOW: To file: write model jedi_B
INFO-FLOW: To file: write model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: To file: write model jedi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model jedi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 379.79 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.16 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'jedi_B_top' is read-only, switch it to a ROM.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'jedi_B_top_rom' using block ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.15 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=jedi xml_exists=1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=2
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.dataonly.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       sc_get_clocks jedi 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191478 ; free virtual = 588928
INFO: [VHDL 208-304] Generating VHDL RTL for jedi.
INFO: [VLOG 209-307] Generating Verilog RTL for jedi.
Command     autosyn done; 2.13 sec.
Command   csynth_design done; 18.78 sec.
Execute   add_files -tb tb_jedi.cpp -cflags -std=c++0x -DRTL_SIM 
WARNING: [HLS 200-40] Cannot find test bench file 'tb_jedi.cpp'
Execute   cosim_design -trace_level all 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
ERROR: [COSIM 212-41] ../../tb_jedi.cpp is not found.
WARNING: [COSIM 212-42] Please make sure test bench files are set correctly in Vivado HLS project tcl.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 0.11 sec.
Command ap_source done; error code: 1; 26.88 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1 opened at Sun Jul 18 11:52:27 BST 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 3.24 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.29 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.69 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 4.04 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.3 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.44 sec.
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../jedi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../jedi.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted ../jedi.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../jedi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../jedi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp
WARNING: [HLS 200-40] In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:418:5: warning: '/*' within block comment [-Wcomment]
    /* parameters, think it will be specified in CONFIG
    ^
1 warning generated.
Command       clang done; 1.96 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.98 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp"  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.16 sec.
INFO-FLOW: Done: GCC PP time: 5.1 seconds per iteration
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.81 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.88 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.diag.yml /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.err.log 
Command       ap_eval done; 0.9 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ../../nnet_utils/nnet_dense_latency.h:76:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../jedi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../jedi.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 1.78 sec.
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 0.73 sec.
Command       tidy_31 done; 2.55 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.06 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc
Command       clang done; 2.27 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.g.bc -hls-opt -except-internalize jedi -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.9 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191539 ; free virtual = 588988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191539 ; free virtual = 588988
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.85 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top jedi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191535 ; free virtual = 588985
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'jedi' (../jedi.cpp:46) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191533 ; free virtual = 588983
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191514 ; free virtual = 588963
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_concat<float, float, concat_1_struct>' to 'jedi_concat<float, float, concat_1_struct>' (../../nnet_utils/nnet_jedi.h:69)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:89:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191512 ; free virtual = 588961
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.17 sec.
Command     elaborate done; 16.4 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'jedi' ...
Execute       ap_set_top_model jedi 
WARNING: [SYN 201-103] Legalizing function name 'jedi_concat<float, float, concat_1_struct>' to 'jedi_concat_float_float_concat_1_struct_s'.
Execute       get_model_list jedi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model jedi 
Execute       preproc_iomode -model jedi_concat<float, float, concat_1_struct> 
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Model list for configure: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Configuring Module : jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       apply_spec_resource_limit jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Configuring Module : jedi ...
Execute       set_default_model jedi 
Execute       apply_spec_resource_limit jedi 
INFO-FLOW: Model list for preprocess: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Preprocessing Module: jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       cdfg_preprocess -model jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Preprocessing Module: jedi ...
Execute       set_default_model jedi 
Execute       cdfg_preprocess -model jedi 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for synthesis: {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       schedule -model jedi_concat<float, float, concat_1_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.8 seconds; current allocated memory: 133.721 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_concat<float, float, concat_1_struct>.
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       bind -model jedi_concat<float, float, concat_1_struct> 
BIND OPTION: model=jedi_concat<float, float, concat_1_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 133.939 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_concat<float, float, concat_1_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi 
Execute       schedule -model jedi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 133.984 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.sched.adb -f 
INFO-FLOW: Finish scheduling jedi.
Execute       set_default_model jedi 
Execute       bind -model jedi 
BIND OPTION: model=jedi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 134.072 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bind.adb -f 
INFO-FLOW: Finish binding jedi.
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for RTL generation: {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_concat<float, float, concat_1_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_mul_mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_concat_float_float_concat_1_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 134.429 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_concat_float_float_concat_1_struct_s -synmodules {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_concat_float_float_concat_1_struct_s 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_concat_float_float_concat_1_struct_s 
Execute       syn_report -csynth -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.rpt 
Execute       db_write -model jedi_concat<float, float, concat_1_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.adb 
Execute       gen_tb_info jedi_concat<float, float, concat_1_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr_T' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jedi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'jedi/I_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/I_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 135.820 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi -synmodules {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi 
Execute       syn_report -csynth -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.rpt 
Execute       syn_report -rtlxml -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.xml 
Execute       syn_report -verbosereport -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.rpt 
Execute       db_write -model jedi -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.adb 
Execute       gen_tb_info jedi -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi 
Execute       export_constraint_db -f -tool general -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       syn_report -designview -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks jedi 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain jedi 
INFO-FLOW: Model list for RTL component generation: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Handling components in module [jedi_concat_float_float_concat_1_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_mul_mul_5ns_11ns_15_1_1.
INFO-FLOW: Append model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: Handling components in module [jedi] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: Found component jedi_B_top.
INFO-FLOW: Append model jedi_B_top
INFO-FLOW: Found component jedi_B.
INFO-FLOW: Append model jedi_B
INFO-FLOW: Append model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: Append model jedi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: jedi_mul_mul_5ns_11ns_15_1_1 jedi_B_top jedi_B jedi_concat_float_float_concat_1_struct_s jedi
INFO-FLOW: To file: write model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: To file: write model jedi_B_top
INFO-FLOW: To file: write model jedi_B
INFO-FLOW: To file: write model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: To file: write model jedi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model jedi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 379.79 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.18 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'jedi_B_top' is read-only, switch it to a ROM.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'jedi_B_top_rom' using block ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=jedi xml_exists=1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=2
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.dataonly.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       sc_get_clocks jedi 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191502 ; free virtual = 588952
INFO: [VHDL 208-304] Generating VHDL RTL for jedi.
INFO: [VLOG 209-307] Generating Verilog RTL for jedi.
Command     autosyn done; 1.87 sec.
Command   csynth_design done; 18.27 sec.
Execute   add_files -tb tb_jedi.cpp -cflags -std=c++0x -DRTL_SIM 
WARNING: [HLS 200-40] Cannot find test bench file 'tb_jedi.cpp'
Execute   cosim_design -trace_level all 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
ERROR: [COSIM 212-41] ../../tb_jedi.cpp is not found.
WARNING: [COSIM 212-42] Please make sure test bench files are set correctly in Vivado HLS project tcl.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 0.11 sec.
Command ap_source done; error code: 1; 22.89 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1 opened at Sun Jul 18 11:54:19 BST 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.12 sec.
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 6.2 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.29 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 6.65 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 7.09 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.3 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.45 sec.
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../jedi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../jedi.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted ../jedi.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../jedi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../jedi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp
WARNING: [HLS 200-40] In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:418:5: warning: '/*' within block comment [-Wcomment]
    /* parameters, think it will be specified in CONFIG
    ^
1 warning generated.
Command       clang done; 2.09 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.95 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp"  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.18 sec.
INFO-FLOW: Done: GCC PP time: 5.2 seconds per iteration
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.8 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.83 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.diag.yml /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.err.log 
Command       ap_eval done; 0.91 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ../../nnet_utils/nnet_dense_latency.h:76:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../jedi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../jedi.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 1.77 sec.
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 0.73 sec.
Command       tidy_31 done; 2.55 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.19 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc
Command       clang done; 2.14 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.g.bc -hls-opt -except-internalize jedi -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.9 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191515 ; free virtual = 588964
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191515 ; free virtual = 588964
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.84 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top jedi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191514 ; free virtual = 588963
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'jedi' (../jedi.cpp:46) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191512 ; free virtual = 588962
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191492 ; free virtual = 588941
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_concat<float, float, concat_1_struct>' to 'jedi_concat<float, float, concat_1_struct>' (../../nnet_utils/nnet_jedi.h:69)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:89:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191489 ; free virtual = 588939
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.13 sec.
Command     elaborate done; 16.44 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'jedi' ...
Execute       ap_set_top_model jedi 
WARNING: [SYN 201-103] Legalizing function name 'jedi_concat<float, float, concat_1_struct>' to 'jedi_concat_float_float_concat_1_struct_s'.
Execute       get_model_list jedi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model jedi 
Execute       preproc_iomode -model jedi_concat<float, float, concat_1_struct> 
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Model list for configure: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Configuring Module : jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       apply_spec_resource_limit jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Configuring Module : jedi ...
Execute       set_default_model jedi 
Execute       apply_spec_resource_limit jedi 
INFO-FLOW: Model list for preprocess: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Preprocessing Module: jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       cdfg_preprocess -model jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Preprocessing Module: jedi ...
Execute       set_default_model jedi 
Execute       cdfg_preprocess -model jedi 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for synthesis: {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       schedule -model jedi_concat<float, float, concat_1_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.52 seconds; current allocated memory: 133.721 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_concat<float, float, concat_1_struct>.
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       bind -model jedi_concat<float, float, concat_1_struct> 
BIND OPTION: model=jedi_concat<float, float, concat_1_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 133.940 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_concat<float, float, concat_1_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi 
Execute       schedule -model jedi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 133.984 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.sched.adb -f 
INFO-FLOW: Finish scheduling jedi.
Execute       set_default_model jedi 
Execute       bind -model jedi 
BIND OPTION: model=jedi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 134.072 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bind.adb -f 
INFO-FLOW: Finish binding jedi.
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for RTL generation: {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_concat<float, float, concat_1_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_mul_mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_concat_float_float_concat_1_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 134.429 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_concat_float_float_concat_1_struct_s -synmodules {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_concat_float_float_concat_1_struct_s 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_concat_float_float_concat_1_struct_s 
Execute       syn_report -csynth -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.rpt 
Execute       db_write -model jedi_concat<float, float, concat_1_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.adb 
Execute       gen_tb_info jedi_concat<float, float, concat_1_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr_T' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jedi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'jedi/I_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/I_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 135.821 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi -synmodules {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi 
Execute       syn_report -csynth -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.rpt 
Execute       syn_report -rtlxml -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.xml 
Execute       syn_report -verbosereport -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.rpt 
Execute       db_write -model jedi -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.adb 
Execute       gen_tb_info jedi -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi 
Execute       export_constraint_db -f -tool general -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       syn_report -designview -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks jedi 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain jedi 
INFO-FLOW: Model list for RTL component generation: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Handling components in module [jedi_concat_float_float_concat_1_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_mul_mul_5ns_11ns_15_1_1.
INFO-FLOW: Append model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: Handling components in module [jedi] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: Found component jedi_B_top.
INFO-FLOW: Append model jedi_B_top
INFO-FLOW: Found component jedi_B.
INFO-FLOW: Append model jedi_B
INFO-FLOW: Append model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: Append model jedi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: jedi_mul_mul_5ns_11ns_15_1_1 jedi_B_top jedi_B jedi_concat_float_float_concat_1_struct_s jedi
INFO-FLOW: To file: write model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: To file: write model jedi_B_top
INFO-FLOW: To file: write model jedi_B
INFO-FLOW: To file: write model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: To file: write model jedi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model jedi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 379.79 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'jedi_B_top' is read-only, switch it to a ROM.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'jedi_B_top_rom' using block ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=jedi xml_exists=1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=2
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.dataonly.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       sc_get_clocks jedi 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191481 ; free virtual = 588931
INFO: [VHDL 208-304] Generating VHDL RTL for jedi.
INFO: [VLOG 209-307] Generating Verilog RTL for jedi.
Command     autosyn done; 1.98 sec.
Command   csynth_design done; 18.43 sec.
Execute   add_files -tb ../tb_jedi.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file '../tb_jedi.cpp' to the project
Execute   cosim_design -trace_level all 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
ERROR: [COSIM 212-41] ../../tb_jedi.cpp is not found.
WARNING: [COSIM 212-42] Please make sure test bench files are set correctly in Vivado HLS project tcl.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 
Command ap_source done; error code: 1; 26.1 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1 opened at Sun Jul 18 11:55:32 BST 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.12 sec.
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 5.89 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.28 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 6.31 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 6.76 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.11 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.32 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.46 sec.
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../jedi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../jedi.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted ../jedi.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../jedi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../jedi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp
WARNING: [HLS 200-40] In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:418:5: warning: '/*' within block comment [-Wcomment]
    /* parameters, think it will be specified in CONFIG
    ^
1 warning generated.
Command       clang done; 2.19 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.93 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp"  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.12 sec.
INFO-FLOW: Done: GCC PP time: 5.2 seconds per iteration
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.93 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.83 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.diag.yml /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.err.log 
Command       ap_eval done; 0.91 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ../../nnet_utils/nnet_dense_latency.h:76:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../jedi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../jedi.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 1.87 sec.
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 0.75 sec.
Command       tidy_31 done; 2.67 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.09 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc
Command       clang done; 2.25 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.g.bc -hls-opt -except-internalize jedi -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.88 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 191512 ; free virtual = 588962
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 191512 ; free virtual = 588962
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.86 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top jedi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 191511 ; free virtual = 588960
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'jedi' (../jedi.cpp:46) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 191510 ; free virtual = 588960
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 191488 ; free virtual = 588938
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_concat<float, float, concat_1_struct>' to 'jedi_concat<float, float, concat_1_struct>' (../../nnet_utils/nnet_jedi.h:69)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:89:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 191487 ; free virtual = 588936
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.16 sec.
Command     elaborate done; 16.7 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'jedi' ...
Execute       ap_set_top_model jedi 
WARNING: [SYN 201-103] Legalizing function name 'jedi_concat<float, float, concat_1_struct>' to 'jedi_concat_float_float_concat_1_struct_s'.
Execute       get_model_list jedi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model jedi 
Execute       preproc_iomode -model jedi_concat<float, float, concat_1_struct> 
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Model list for configure: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Configuring Module : jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       apply_spec_resource_limit jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Configuring Module : jedi ...
Execute       set_default_model jedi 
Execute       apply_spec_resource_limit jedi 
INFO-FLOW: Model list for preprocess: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Preprocessing Module: jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       cdfg_preprocess -model jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Preprocessing Module: jedi ...
Execute       set_default_model jedi 
Execute       cdfg_preprocess -model jedi 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for synthesis: {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       schedule -model jedi_concat<float, float, concat_1_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.4 seconds; current allocated memory: 133.723 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_concat<float, float, concat_1_struct>.
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       bind -model jedi_concat<float, float, concat_1_struct> 
BIND OPTION: model=jedi_concat<float, float, concat_1_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 133.942 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_concat<float, float, concat_1_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi 
Execute       schedule -model jedi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 133.986 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.sched.adb -f 
INFO-FLOW: Finish scheduling jedi.
Execute       set_default_model jedi 
Execute       bind -model jedi 
BIND OPTION: model=jedi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 134.074 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bind.adb -f 
INFO-FLOW: Finish binding jedi.
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for RTL generation: {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_concat<float, float, concat_1_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_mul_mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_concat_float_float_concat_1_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 134.431 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_concat_float_float_concat_1_struct_s -synmodules {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_concat_float_float_concat_1_struct_s 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_concat_float_float_concat_1_struct_s 
Execute       syn_report -csynth -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.rpt 
Execute       db_write -model jedi_concat<float, float, concat_1_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.adb 
Execute       gen_tb_info jedi_concat<float, float, concat_1_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr_T' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jedi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'jedi/I_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/I_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 135.823 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi -synmodules {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi 
Execute       syn_report -csynth -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.rpt 
Execute       syn_report -rtlxml -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.xml 
Execute       syn_report -verbosereport -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.rpt 
Execute       db_write -model jedi -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.adb 
Execute       gen_tb_info jedi -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi 
Execute       export_constraint_db -f -tool general -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       syn_report -designview -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks jedi 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain jedi 
INFO-FLOW: Model list for RTL component generation: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Handling components in module [jedi_concat_float_float_concat_1_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_mul_mul_5ns_11ns_15_1_1.
INFO-FLOW: Append model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: Handling components in module [jedi] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: Found component jedi_B_top.
INFO-FLOW: Append model jedi_B_top
INFO-FLOW: Found component jedi_B.
INFO-FLOW: Append model jedi_B
INFO-FLOW: Append model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: Append model jedi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: jedi_mul_mul_5ns_11ns_15_1_1 jedi_B_top jedi_B jedi_concat_float_float_concat_1_struct_s jedi
INFO-FLOW: To file: write model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: To file: write model jedi_B_top
INFO-FLOW: To file: write model jedi_B
INFO-FLOW: To file: write model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: To file: write model jedi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model jedi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 379.79 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.15 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'jedi_B_top' is read-only, switch it to a ROM.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'jedi_B_top_rom' using block ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.15 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=jedi xml_exists=1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=2
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.dataonly.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       sc_get_clocks jedi 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1054.238 ; gain = 532.148 ; free physical = 191475 ; free virtual = 588926
INFO: [VHDL 208-304] Generating VHDL RTL for jedi.
INFO: [VLOG 209-307] Generating Verilog RTL for jedi.
Command     autosyn done; 1.91 sec.
Command   csynth_design done; 18.62 sec.
Execute   add_files -tb tb_jedi.cpp -cflags -std=c++0x -DRTL_SIM 
WARNING: [HLS 200-40] Cannot find test bench file 'tb_jedi.cpp'
Execute   cosim_design -trace_level all 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
ERROR: [COSIM 212-41] ../../tb_jedi.cpp is not found.
WARNING: [COSIM 212-42] Please make sure test bench files are set correctly in Vivado HLS project tcl.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 
Command ap_source done; error code: 1; 25.97 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1 opened at Sun Jul 18 11:58:26 BST 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.13 sec.
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 6.57 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.32 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 7.08 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 7.51 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.31 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.49 sec.
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../jedi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../jedi.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted ../jedi.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../jedi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../jedi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp
WARNING: [HLS 200-40] In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:418:5: warning: '/*' within block comment [-Wcomment]
    /* parameters, think it will be specified in CONFIG
    ^
1 warning generated.
Command       clang done; 2.17 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.96 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp"  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.17 sec.
INFO-FLOW: Done: GCC PP time: 5.3 seconds per iteration
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.84 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.84 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.diag.yml /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.err.log 
Command       ap_eval done; 0.92 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ../../nnet_utils/nnet_dense_latency.h:76:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../jedi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../jedi.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 1.77 sec.
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 0.75 sec.
Command       tidy_31 done; 2.56 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.05 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc
Command       clang done; 2.19 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.g.bc -hls-opt -except-internalize jedi -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.87 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191506 ; free virtual = 588956
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191506 ; free virtual = 588956
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.91 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top jedi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191504 ; free virtual = 588954
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'jedi' (../jedi.cpp:46) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191503 ; free virtual = 588953
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191483 ; free virtual = 588933
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_concat<float, float, concat_1_struct>' to 'jedi_concat<float, float, concat_1_struct>' (../../nnet_utils/nnet_jedi.h:69)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:89:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191482 ; free virtual = 588932
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.25 sec.
Command     elaborate done; 16.6 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'jedi' ...
Execute       ap_set_top_model jedi 
WARNING: [SYN 201-103] Legalizing function name 'jedi_concat<float, float, concat_1_struct>' to 'jedi_concat_float_float_concat_1_struct_s'.
Execute       get_model_list jedi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model jedi 
Execute       preproc_iomode -model jedi_concat<float, float, concat_1_struct> 
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Model list for configure: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Configuring Module : jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       apply_spec_resource_limit jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Configuring Module : jedi ...
Execute       set_default_model jedi 
Execute       apply_spec_resource_limit jedi 
INFO-FLOW: Model list for preprocess: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Preprocessing Module: jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       cdfg_preprocess -model jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Preprocessing Module: jedi ...
Execute       set_default_model jedi 
Execute       cdfg_preprocess -model jedi 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for synthesis: {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       schedule -model jedi_concat<float, float, concat_1_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.14 seconds; current allocated memory: 133.722 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_concat<float, float, concat_1_struct>.
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       bind -model jedi_concat<float, float, concat_1_struct> 
BIND OPTION: model=jedi_concat<float, float, concat_1_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 133.941 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_concat<float, float, concat_1_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi 
Execute       schedule -model jedi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 133.985 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.sched.adb -f 
INFO-FLOW: Finish scheduling jedi.
Execute       set_default_model jedi 
Execute       bind -model jedi 
BIND OPTION: model=jedi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 134.073 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bind.adb -f 
INFO-FLOW: Finish binding jedi.
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for RTL generation: {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_concat<float, float, concat_1_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_mul_mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_concat_float_float_concat_1_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 134.430 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_concat_float_float_concat_1_struct_s -synmodules {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_concat_float_float_concat_1_struct_s 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_concat_float_float_concat_1_struct_s 
Execute       syn_report -csynth -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.rpt 
Execute       db_write -model jedi_concat<float, float, concat_1_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.adb 
Execute       gen_tb_info jedi_concat<float, float, concat_1_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr_T' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jedi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'jedi/I_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/I_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 135.822 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi -synmodules {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi 
Execute       syn_report -csynth -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.rpt 
Execute       syn_report -rtlxml -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.xml 
Execute       syn_report -verbosereport -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.rpt 
Execute       db_write -model jedi -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.adb 
Execute       gen_tb_info jedi -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi 
Execute       export_constraint_db -f -tool general -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       syn_report -designview -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks jedi 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain jedi 
INFO-FLOW: Model list for RTL component generation: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Handling components in module [jedi_concat_float_float_concat_1_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_mul_mul_5ns_11ns_15_1_1.
INFO-FLOW: Append model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: Handling components in module [jedi] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: Found component jedi_B_top.
INFO-FLOW: Append model jedi_B_top
INFO-FLOW: Found component jedi_B.
INFO-FLOW: Append model jedi_B
INFO-FLOW: Append model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: Append model jedi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: jedi_mul_mul_5ns_11ns_15_1_1 jedi_B_top jedi_B jedi_concat_float_float_concat_1_struct_s jedi
INFO-FLOW: To file: write model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: To file: write model jedi_B_top
INFO-FLOW: To file: write model jedi_B
INFO-FLOW: To file: write model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: To file: write model jedi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model jedi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 379.79 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'jedi_B_top' is read-only, switch it to a ROM.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'jedi_B_top_rom' using block ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.15 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=jedi xml_exists=1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=2
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.dataonly.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       sc_get_clocks jedi 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191468 ; free virtual = 588919
INFO: [VHDL 208-304] Generating VHDL RTL for jedi.
INFO: [VLOG 209-307] Generating Verilog RTL for jedi.
Command     autosyn done; 1.92 sec.
Command   csynth_design done; 18.53 sec.
Command ap_source done; error code: 1; 26.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1 opened at Sun Jul 18 12:08:51 BST 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.13 sec.
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 6.21 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.32 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 6.7 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 7.11 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.28 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.41 sec.
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../jedi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../jedi.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted ../jedi.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../jedi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../jedi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp
WARNING: [HLS 200-40] In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:418:5: warning: '/*' within block comment [-Wcomment]
    /* parameters, think it will be specified in CONFIG
    ^
1 warning generated.
Command       clang done; 2.2 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.94 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp"  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.16 sec.
INFO-FLOW: Done: GCC PP time: 5.3 seconds per iteration
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.83 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.84 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.diag.yml /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.err.log 
Command       ap_eval done; 0.89 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ../../nnet_utils/nnet_dense_latency.h:76:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../jedi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../jedi.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 1.73 sec.
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 0.75 sec.
Command       tidy_31 done; 2.54 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.06 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc
Command       clang done; 2.19 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.g.bc -hls-opt -except-internalize jedi -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.86 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191445 ; free virtual = 588896
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191453 ; free virtual = 588904
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.84 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top jedi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191443 ; free virtual = 588894
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
ERROR: [SYNCHK 200-61] ../../nnet_utils/nnet_jedi.h:61: unsupported memory access on variable 'data1' which is (or contains) an array with unknown size at compile time.
WARNING: [SYNCHK 200-77] The top function 'jedi' (../jedi.cpp:46) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
Command         transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command       opt_and_import_c done; error code: 2; 0.99 sec.
Command     elaborate done; error code: 2; 16.26 sec.
Command   csynth_design done; error code: 2; 16.26 sec.
Command ap_source done; error code: 1; 23.82 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1 opened at Sun Jul 18 12:09:33 BST 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 3.33 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.28 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.78 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 4.14 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.29 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.43 sec.
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../jedi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../jedi.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted ../jedi.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../jedi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../jedi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp
WARNING: [HLS 200-40] In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:418:5: warning: '/*' within block comment [-Wcomment]
    /* parameters, think it will be specified in CONFIG
    ^
1 warning generated.
Command       clang done; 1.89 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.88 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp"  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.16 sec.
INFO-FLOW: Done: GCC PP time: 4.9 seconds per iteration
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.8 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.79 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.diag.yml /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.err.log 
Command       ap_eval done; 0.93 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ../../nnet_utils/nnet_dense_latency.h:76:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../jedi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../jedi.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 1.78 sec.
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 0.75 sec.
Command       tidy_31 done; 2.58 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.07 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc
Command       clang done; 2.35 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.g.bc -hls-opt -except-internalize jedi -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.95 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191443 ; free virtual = 588894
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191443 ; free virtual = 588894
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.86 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top jedi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191442 ; free virtual = 588892
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
ERROR: [SYNCHK 200-61] ../../nnet_utils/nnet_jedi.h:61: unsupported memory access on variable 'data1' which is (or contains) an array with unknown size at compile time.
WARNING: [SYNCHK 200-77] The top function 'jedi' (../jedi.cpp:46) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
Command         transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command       opt_and_import_c done; error code: 2; 1 sec.
Command     elaborate done; error code: 2; 16.15 sec.
Command   csynth_design done; error code: 2; 16.16 sec.
Command ap_source done; error code: 1; 20.76 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1 opened at Sun Jul 18 12:11:19 BST 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.13 sec.
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.2 sec.
Command     ap_source done; 0.2 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 6.08 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.28 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 6.49 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 6.94 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.28 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.42 sec.
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../jedi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../jedi.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted ../jedi.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../jedi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../jedi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp
WARNING: [HLS 200-40] In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:419:5: warning: '/*' within block comment [-Wcomment]
    /* parameters, think it will be specified in CONFIG
    ^
1 warning generated.
Command       clang done; 2.07 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.93 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp"  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.1 sec.
INFO-FLOW: Done: GCC PP time: 5.1 seconds per iteration
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.81 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.81 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.diag.yml /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.err.log 
Command       ap_eval done; 0.89 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ../../nnet_utils/nnet_dense_latency.h:76:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../jedi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../jedi.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 1.7 sec.
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 0.72 sec.
Command       tidy_31 done; 2.47 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.08 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc
Command       clang done; 2.22 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.g.bc -hls-opt -except-internalize jedi -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.87 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191446 ; free virtual = 588897
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191445 ; free virtual = 588895
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.85 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top jedi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191442 ; free virtual = 588893
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'jedi' (../jedi.cpp:46) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191441 ; free virtual = 588892
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191420 ; free virtual = 588871
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_concat<float, float, concat_1_struct>' to 'jedi_concat<float, float, concat_1_struct>' (../../nnet_utils/nnet_jedi.h:69)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:89:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191417 ; free virtual = 588868
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.16 sec.
Command     elaborate done; 16.14 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'jedi' ...
Execute       ap_set_top_model jedi 
WARNING: [SYN 201-103] Legalizing function name 'jedi_concat<float, float, concat_1_struct>' to 'jedi_concat_float_float_concat_1_struct_s'.
Execute       get_model_list jedi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model jedi 
Execute       preproc_iomode -model jedi_concat<float, float, concat_1_struct> 
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Model list for configure: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Configuring Module : jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       apply_spec_resource_limit jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Configuring Module : jedi ...
Execute       set_default_model jedi 
Execute       apply_spec_resource_limit jedi 
INFO-FLOW: Model list for preprocess: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Preprocessing Module: jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       cdfg_preprocess -model jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Preprocessing Module: jedi ...
Execute       set_default_model jedi 
Execute       cdfg_preprocess -model jedi 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for synthesis: {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       schedule -model jedi_concat<float, float, concat_1_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.02 seconds; current allocated memory: 133.722 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_concat<float, float, concat_1_struct>.
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       bind -model jedi_concat<float, float, concat_1_struct> 
BIND OPTION: model=jedi_concat<float, float, concat_1_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 133.940 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_concat<float, float, concat_1_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi 
Execute       schedule -model jedi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 133.985 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.sched.adb -f 
INFO-FLOW: Finish scheduling jedi.
Execute       set_default_model jedi 
Execute       bind -model jedi 
BIND OPTION: model=jedi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 134.072 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bind.adb -f 
INFO-FLOW: Finish binding jedi.
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for RTL generation: {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_concat<float, float, concat_1_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_mul_mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_concat_float_float_concat_1_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 134.429 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_concat_float_float_concat_1_struct_s -synmodules {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_concat_float_float_concat_1_struct_s 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_concat_float_float_concat_1_struct_s 
Execute       syn_report -csynth -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.rpt 
Execute       db_write -model jedi_concat<float, float, concat_1_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.adb 
Execute       gen_tb_info jedi_concat<float, float, concat_1_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr_T' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jedi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'jedi/I_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/I_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 135.821 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi -synmodules {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi 
Execute       syn_report -csynth -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.rpt 
Execute       syn_report -rtlxml -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.xml 
Execute       syn_report -verbosereport -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.rpt 
Execute       db_write -model jedi -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.adb 
Execute       gen_tb_info jedi -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi 
Execute       export_constraint_db -f -tool general -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       syn_report -designview -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks jedi 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain jedi 
INFO-FLOW: Model list for RTL component generation: {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Handling components in module [jedi_concat_float_float_concat_1_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_mul_mul_5ns_11ns_15_1_1.
INFO-FLOW: Append model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: Handling components in module [jedi] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: Found component jedi_B_top.
INFO-FLOW: Append model jedi_B_top
INFO-FLOW: Found component jedi_B.
INFO-FLOW: Append model jedi_B
INFO-FLOW: Append model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: Append model jedi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: jedi_mul_mul_5ns_11ns_15_1_1 jedi_B_top jedi_B jedi_concat_float_float_concat_1_struct_s jedi
INFO-FLOW: To file: write model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: To file: write model jedi_B_top
INFO-FLOW: To file: write model jedi_B
INFO-FLOW: To file: write model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: To file: write model jedi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model jedi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 379.79 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.15 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'jedi_B_top' is read-only, switch it to a ROM.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'jedi_B_top_rom' using block ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=jedi xml_exists=1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=5 #gSsdmPorts=2
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.dataonly.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       sc_get_clocks jedi 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191407 ; free virtual = 588859
INFO: [VHDL 208-304] Generating VHDL RTL for jedi.
INFO: [VLOG 209-307] Generating Verilog RTL for jedi.
Command     autosyn done; 1.88 sec.
Command   csynth_design done; 18.03 sec.
Command ap_source done; error code: 1; 25.41 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1 opened at Sun Jul 18 12:12:53 BST 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.12 sec.
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 6.34 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.33 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 6.85 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 7.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.29 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.45 sec.
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../jedi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../jedi.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted ../jedi.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../jedi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../jedi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp
WARNING: [HLS 200-40] In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:419:5: warning: '/*' within block comment [-Wcomment]
    /* parameters, think it will be specified in CONFIG
    ^
1 warning generated.
Command       clang done; 2.12 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.93 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp"  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from ../jedi.cpp:1:
In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:267:9: error: no matching function for call to 'jedi_multiply'
        jedi_multiply<data_T, res_T, typename CONFIG_T::mult_2>(B_top, B_bot, B);
        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../jedi.cpp:58:9: note: in instantiation of function template specialization 'nnet::jedi1<float, float, jedi1_config>' requested here
        nnet::jedi1<input_t, input_t, jedi1_config>(I, Rr, Rs, B);
        ^
../../nnet_utils/nnet_jedi.h:43:10: note: candidate function [with data_T = float, res_T = float, CONFIG_T = mult_2_struct] not viable: no known conversion from 'float [16][870]' to 'float (*)[30]' for 1st argument; 
    void jedi_multiply(
         ^
1 error generated.
Command       clang done; error code: 2; 2.12 sec.
Command     elaborate done; error code: 2; 5.22 sec.
Command   csynth_design done; error code: 2; 5.23 sec.
Command ap_source done; error code: 1; 12.97 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1 opened at Sun Jul 18 13:46:18 BST 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.19 sec.
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.2 sec.
Command     ap_source done; 0.2 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 8.07 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.33 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 8.56 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 9.08 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.28 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.42 sec.
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../jedi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../jedi.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted ../jedi.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../jedi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../jedi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp
WARNING: [HLS 200-40] In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:423:5: warning: '/*' within block comment [-Wcomment]
    /* parameters, think it will be specified in CONFIG
    ^
1 warning generated.
Command       clang done; 2.23 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.97 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp"  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.17 sec.
INFO-FLOW: Done: GCC PP time: 5.4 seconds per iteration
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.88 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.86 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.diag.yml /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.err.log 
Command       ap_eval done; 0.91 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ../../nnet_utils/nnet_dense_latency.h:76:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../jedi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../jedi.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 1.75 sec.
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 0.76 sec.
Command       tidy_31 done; 2.57 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.07 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc
Command       clang done; 2.22 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.g.bc -hls-opt -except-internalize jedi -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.89 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191053 ; free virtual = 588510
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191053 ; free virtual = 588509
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.87 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top jedi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.51 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191055 ; free virtual = 588511
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
Command         transform done; 0.54 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'jedi' (../jedi.cpp:46) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191053 ; free virtual = 588509
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
Command         transform done; 0.54 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191032 ; free virtual = 588488
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_multiply<float, float, mult_2_struct>' to 'jedi_multiply<float, float, mult_2_struct>' (../../nnet_utils/nnet_jedi.h:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_concat<float, float, concat_1_struct>' to 'jedi_concat<float, float, concat_1_struct>' (../../nnet_utils/nnet_jedi.h:69)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:61:22)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:89:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191016 ; free virtual = 588472
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.71 sec.
Command     elaborate done; 18.22 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'jedi' ...
Execute       ap_set_top_model jedi 
WARNING: [SYN 201-103] Legalizing function name 'jedi_multiply<float, float, mult_2_struct>' to 'jedi_multiply_float_float_mult_2_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'jedi_concat<float, float, concat_1_struct>' to 'jedi_concat_float_float_concat_1_struct_s'.
Execute       get_model_list jedi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model jedi 
Execute       preproc_iomode -model jedi_concat<float, float, concat_1_struct> 
Execute       preproc_iomode -model jedi_multiply<float, float, mult_2_struct> 
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Model list for configure: {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Configuring Module : jedi_multiply<float, float, mult_2_struct> ...
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       apply_spec_resource_limit jedi_multiply<float, float, mult_2_struct> 
INFO-FLOW: Configuring Module : jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       apply_spec_resource_limit jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Configuring Module : jedi ...
Execute       set_default_model jedi 
Execute       apply_spec_resource_limit jedi 
INFO-FLOW: Model list for preprocess: {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Preprocessing Module: jedi_multiply<float, float, mult_2_struct> ...
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       cdfg_preprocess -model jedi_multiply<float, float, mult_2_struct> 
Execute       rtl_gen_preprocess jedi_multiply<float, float, mult_2_struct> 
INFO-FLOW: Preprocessing Module: jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       cdfg_preprocess -model jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Preprocessing Module: jedi ...
Execute       set_default_model jedi 
Execute       cdfg_preprocess -model jedi 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for synthesis: {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_multiply_float_float_mult_2_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       schedule -model jedi_multiply<float, float, mult_2_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.47 seconds; current allocated memory: 143.859 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_multiply<float, float, mult_2_struct>.
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       bind -model jedi_multiply<float, float, mult_2_struct> 
BIND OPTION: model=jedi_multiply<float, float, mult_2_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 144.097 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_multiply<float, float, mult_2_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       schedule -model jedi_concat<float, float, concat_1_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 144.361 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_concat<float, float, concat_1_struct>.
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       bind -model jedi_concat<float, float, concat_1_struct> 
BIND OPTION: model=jedi_concat<float, float, concat_1_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 144.568 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_concat<float, float, concat_1_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi 
Execute       schedule -model jedi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 144.623 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.sched.adb -f 
INFO-FLOW: Finish scheduling jedi.
Execute       set_default_model jedi 
Execute       bind -model jedi 
BIND OPTION: model=jedi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 144.684 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bind.adb -f 
INFO-FLOW: Finish binding jedi.
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess jedi_multiply<float, float, mult_2_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for RTL generation: {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_multiply_float_float_mult_2_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_multiply<float, float, mult_2_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_multiply_float_float_mult_2_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 145.149 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_multiply<float, float, mult_2_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_multiply_float_float_mult_2_struct_s -synmodules {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi_multiply<float, float, mult_2_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_multiply_float_float_mult_2_struct_s 
Execute       gen_rtl jedi_multiply<float, float, mult_2_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_multiply_float_float_mult_2_struct_s 
Execute       syn_report -csynth -model jedi_multiply<float, float, mult_2_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_multiply_float_float_mult_2_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_multiply<float, float, mult_2_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_multiply_float_float_mult_2_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_multiply<float, float, mult_2_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.verbose.rpt 
Execute       db_write -model jedi_multiply<float, float, mult_2_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.adb 
Execute       gen_tb_info jedi_multiply<float, float, mult_2_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_concat<float, float, concat_1_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_mul_mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_concat_float_float_concat_1_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 146.455 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_concat_float_float_concat_1_struct_s -synmodules {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_concat_float_float_concat_1_struct_s 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_concat_float_float_concat_1_struct_s 
Execute       syn_report -csynth -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.rpt 
Execute       db_write -model jedi_concat<float, float, concat_1_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.adb 
Execute       gen_tb_info jedi_concat<float, float, concat_1_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr_T' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jedi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'jedi/I_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/I_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/I_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/I_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rs_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rs_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 147.852 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi -synmodules {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi 
Execute       syn_report -csynth -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.rpt 
Execute       syn_report -rtlxml -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.xml 
Execute       syn_report -verbosereport -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.rpt 
Execute       db_write -model jedi -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.adb 
Execute       gen_tb_info jedi -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi 
Execute       export_constraint_db -f -tool general -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       syn_report -designview -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks jedi 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain jedi 
INFO-FLOW: Model list for RTL component generation: {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Handling components in module [jedi_multiply_float_float_mult_2_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model jedi_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component jedi_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model jedi_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Handling components in module [jedi_concat_float_float_concat_1_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_mul_mul_5ns_11ns_15_1_1.
INFO-FLOW: Append model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: Handling components in module [jedi] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: Found component jedi_B_top.
INFO-FLOW: Append model jedi_B_top
INFO-FLOW: Found component jedi_B_bot.
INFO-FLOW: Append model jedi_B_bot
INFO-FLOW: Found component jedi_k1.
INFO-FLOW: Append model jedi_k1
INFO-FLOW: Found component jedi_k2.
INFO-FLOW: Append model jedi_k2
INFO-FLOW: Found component jedi_B.
INFO-FLOW: Append model jedi_B
INFO-FLOW: Append model jedi_multiply_float_float_mult_2_struct_s
INFO-FLOW: Append model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: Append model jedi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: jedi_fadd_32ns_32ns_32_4_full_dsp_1 jedi_fmul_32ns_32ns_32_3_max_dsp_1 jedi_mul_mul_5ns_11ns_15_1_1 jedi_B_top jedi_B_bot jedi_k1 jedi_k2 jedi_B jedi_multiply_float_float_mult_2_struct_s jedi_concat_float_float_concat_1_struct_s jedi
INFO-FLOW: To file: write model jedi_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model jedi_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: To file: write model jedi_B_top
INFO-FLOW: To file: write model jedi_B_bot
INFO-FLOW: To file: write model jedi_k1
INFO-FLOW: To file: write model jedi_k2
INFO-FLOW: To file: write model jedi_B
INFO-FLOW: To file: write model jedi_multiply_float_float_mult_2_struct_s
INFO-FLOW: To file: write model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: To file: write model jedi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model jedi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 244.86 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.17 sec.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_top_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
WARNING: [RTMG 210-274] Memory 'jedi_B_bot' is read-only, switch it to a ROM.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'jedi_B_bot_rom' using block ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
WARNING: [RTMG 210-274] Memory 'jedi_k1' is read-only, switch it to a ROM.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'jedi_k1_rom' using block ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
WARNING: [RTMG 210-274] Memory 'jedi_k2' is read-only, switch it to a ROM.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'jedi_k2_rom' using block ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.21 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=jedi xml_exists=1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=11 #gSsdmPorts=2
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.dataonly.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       sc_get_clocks jedi 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/impl/misc/jedi_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/impl/misc/jedi_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191003 ; free virtual = 588461
INFO: [VHDL 208-304] Generating VHDL RTL for jedi.
INFO: [VLOG 209-307] Generating Verilog RTL for jedi.
Command     autosyn done; 3.19 sec.
Command   csynth_design done; 21.42 sec.
Command ap_source done; error code: 1; 30.94 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1 opened at Sun Jul 18 13:48:19 BST 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.12 sec.
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 6.23 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.28 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 6.66 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 7.11 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.31 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.45 sec.
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../jedi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../jedi.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted ../jedi.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../jedi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../jedi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp
WARNING: [HLS 200-40] In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:423:5: warning: '/*' within block comment [-Wcomment]
    /* parameters, think it will be specified in CONFIG
    ^
1 warning generated.
Command       clang done; 2.1 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.99 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp"  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.14 sec.
INFO-FLOW: Done: GCC PP time: 5.2 seconds per iteration
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.85 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.83 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.diag.yml /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.err.log 
Command       ap_eval done; 0.91 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ../../nnet_utils/nnet_dense_latency.h:76:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../jedi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../jedi.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 1.92 sec.
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 0.76 sec.
Command       tidy_31 done; 2.73 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.14 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc
Command       clang done; 2.17 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.g.bc -hls-opt -except-internalize jedi -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.83 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191051 ; free virtual = 588509
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191051 ; free virtual = 588509
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.89 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top jedi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191049 ; free virtual = 588507
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'jedi' (../jedi.cpp:46) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191046 ; free virtual = 588504
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191027 ; free virtual = 588485
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_multiply<float, float, mult_2_struct>' to 'jedi_multiply<float, float, mult_2_struct>' (../../nnet_utils/nnet_jedi.h:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_multiply<float, float, mult_1_struct>' to 'jedi_multiply<float, float, mult_1_struct>' (../../nnet_utils/nnet_jedi.h:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_concat<float, float, concat_1_struct>' to 'jedi_concat<float, float, concat_1_struct>' (../../nnet_utils/nnet_jedi.h:69)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:61:22)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:61:22)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:89:17)
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191003 ; free virtual = 588460
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.34 sec.
Command     elaborate done; 16.8 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'jedi' ...
Execute       ap_set_top_model jedi 
WARNING: [SYN 201-103] Legalizing function name 'jedi_multiply<float, float, mult_1_struct>' to 'jedi_multiply_float_float_mult_1_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'jedi_multiply<float, float, mult_2_struct>' to 'jedi_multiply_float_float_mult_2_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'jedi_concat<float, float, concat_1_struct>' to 'jedi_concat_float_float_concat_1_struct_s'.
Execute       get_model_list jedi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model jedi 
Execute       preproc_iomode -model jedi_concat<float, float, concat_1_struct> 
Execute       preproc_iomode -model jedi_multiply<float, float, mult_2_struct> 
Execute       preproc_iomode -model jedi_multiply<float, float, mult_1_struct> 
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Model list for configure: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Configuring Module : jedi_multiply<float, float, mult_1_struct> ...
Execute       set_default_model jedi_multiply<float, float, mult_1_struct> 
Execute       apply_spec_resource_limit jedi_multiply<float, float, mult_1_struct> 
INFO-FLOW: Configuring Module : jedi_multiply<float, float, mult_2_struct> ...
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       apply_spec_resource_limit jedi_multiply<float, float, mult_2_struct> 
INFO-FLOW: Configuring Module : jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       apply_spec_resource_limit jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Configuring Module : jedi ...
Execute       set_default_model jedi 
Execute       apply_spec_resource_limit jedi 
INFO-FLOW: Model list for preprocess: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Preprocessing Module: jedi_multiply<float, float, mult_1_struct> ...
Execute       set_default_model jedi_multiply<float, float, mult_1_struct> 
Execute       cdfg_preprocess -model jedi_multiply<float, float, mult_1_struct> 
Execute       rtl_gen_preprocess jedi_multiply<float, float, mult_1_struct> 
INFO-FLOW: Preprocessing Module: jedi_multiply<float, float, mult_2_struct> ...
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       cdfg_preprocess -model jedi_multiply<float, float, mult_2_struct> 
Execute       rtl_gen_preprocess jedi_multiply<float, float, mult_2_struct> 
INFO-FLOW: Preprocessing Module: jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       cdfg_preprocess -model jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Preprocessing Module: jedi ...
Execute       set_default_model jedi 
Execute       cdfg_preprocess -model jedi 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for synthesis: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_multiply_float_float_mult_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_multiply<float, float, mult_1_struct> 
Execute       schedule -model jedi_multiply<float, float, mult_1_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.88 seconds; current allocated memory: 153.628 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_multiply<float, float, mult_1_struct>.
Execute       set_default_model jedi_multiply<float, float, mult_1_struct> 
Execute       bind -model jedi_multiply<float, float, mult_1_struct> 
BIND OPTION: model=jedi_multiply<float, float, mult_1_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 153.867 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_multiply<float, float, mult_1_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_multiply_float_float_mult_2_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       schedule -model jedi_multiply<float, float, mult_2_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 154.087 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_multiply<float, float, mult_2_struct>.
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       bind -model jedi_multiply<float, float, mult_2_struct> 
BIND OPTION: model=jedi_multiply<float, float, mult_2_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 154.315 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_multiply<float, float, mult_2_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       schedule -model jedi_concat<float, float, concat_1_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 154.527 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_concat<float, float, concat_1_struct>.
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       bind -model jedi_concat<float, float, concat_1_struct> 
BIND OPTION: model=jedi_concat<float, float, concat_1_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 154.734 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_concat<float, float, concat_1_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi 
Execute       schedule -model jedi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 154.842 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.sched.adb -f 
INFO-FLOW: Finish scheduling jedi.
Execute       set_default_model jedi 
Execute       bind -model jedi 
BIND OPTION: model=jedi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 154.907 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bind.adb -f 
INFO-FLOW: Finish binding jedi.
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess jedi_multiply<float, float, mult_1_struct> 
Execute       rtl_gen_preprocess jedi_multiply<float, float, mult_2_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for RTL generation: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_multiply_float_float_mult_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_multiply<float, float, mult_1_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_multiply_float_float_mult_1_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 155.377 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_multiply<float, float, mult_1_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_multiply_float_float_mult_1_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi_multiply<float, float, mult_1_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_multiply_float_float_mult_1_struct_s 
Execute       gen_rtl jedi_multiply<float, float, mult_1_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_multiply_float_float_mult_1_struct_s 
Execute       syn_report -csynth -model jedi_multiply<float, float, mult_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_multiply_float_float_mult_1_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_multiply<float, float, mult_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_multiply_float_float_mult_1_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_multiply<float, float, mult_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.verbose.rpt 
Execute       db_write -model jedi_multiply<float, float, mult_1_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.adb 
Execute       gen_tb_info jedi_multiply<float, float, mult_1_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_multiply_float_float_mult_2_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_multiply<float, float, mult_2_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_multiply_float_float_mult_2_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 156.814 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_multiply<float, float, mult_2_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_multiply_float_float_mult_2_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi_multiply<float, float, mult_2_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_multiply_float_float_mult_2_struct_s 
Execute       gen_rtl jedi_multiply<float, float, mult_2_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_multiply_float_float_mult_2_struct_s 
Execute       syn_report -csynth -model jedi_multiply<float, float, mult_2_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_multiply_float_float_mult_2_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_multiply<float, float, mult_2_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_multiply_float_float_mult_2_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_multiply<float, float, mult_2_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.verbose.rpt 
Execute       db_write -model jedi_multiply<float, float, mult_2_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.adb 
Execute       gen_tb_info jedi_multiply<float, float, mult_2_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_concat<float, float, concat_1_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_mul_mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_concat_float_float_concat_1_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 158.058 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_concat_float_float_concat_1_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_concat_float_float_concat_1_struct_s 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_concat_float_float_concat_1_struct_s 
Execute       syn_report -csynth -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.rpt 
Execute       db_write -model jedi_concat<float, float, concat_1_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.adb 
Execute       gen_tb_info jedi_concat<float, float, concat_1_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr_T' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jedi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 159.386 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi 
Execute       syn_report -csynth -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.rpt 
Execute       syn_report -rtlxml -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.xml 
Execute       syn_report -verbosereport -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.rpt 
Execute       db_write -model jedi -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.adb 
Execute       gen_tb_info jedi -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi 
Execute       export_constraint_db -f -tool general -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       syn_report -designview -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks jedi 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain jedi 
INFO-FLOW: Model list for RTL component generation: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} jedi
INFO-FLOW: Handling components in module [jedi_multiply_float_float_mult_1_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model jedi_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component jedi_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model jedi_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Handling components in module [jedi_multiply_float_float_mult_2_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
INFO-FLOW: Handling components in module [jedi_concat_float_float_concat_1_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_mul_mul_5ns_11ns_15_1_1.
INFO-FLOW: Append model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: Handling components in module [jedi] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: Found component jedi_B_top.
INFO-FLOW: Append model jedi_B_top
INFO-FLOW: Found component jedi_B.
INFO-FLOW: Append model jedi_B
INFO-FLOW: Append model jedi_multiply_float_float_mult_1_struct_s
INFO-FLOW: Append model jedi_multiply_float_float_mult_2_struct_s
INFO-FLOW: Append model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: Append model jedi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: jedi_fadd_32ns_32ns_32_4_full_dsp_1 jedi_fmul_32ns_32ns_32_3_max_dsp_1 jedi_mul_mul_5ns_11ns_15_1_1 jedi_B_top jedi_B jedi_multiply_float_float_mult_1_struct_s jedi_multiply_float_float_mult_2_struct_s jedi_concat_float_float_concat_1_struct_s jedi
INFO-FLOW: To file: write model jedi_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model jedi_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: To file: write model jedi_B_top
INFO-FLOW: To file: write model jedi_B
INFO-FLOW: To file: write model jedi_multiply_float_float_mult_1_struct_s
INFO-FLOW: To file: write model jedi_multiply_float_float_mult_2_struct_s
INFO-FLOW: To file: write model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: To file: write model jedi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model jedi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 244.86 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.15 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_top_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=jedi xml_exists=1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=9 #gSsdmPorts=8
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.dataonly.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       sc_get_clocks jedi 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/impl/misc/jedi_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/impl/misc/jedi_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 190989 ; free virtual = 588448
INFO: [VHDL 208-304] Generating VHDL RTL for jedi.
INFO: [VLOG 209-307] Generating Verilog RTL for jedi.
Command     autosyn done; 3.1 sec.
Command   csynth_design done; 19.9 sec.
Command ap_source done; error code: 1; 27.48 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1 opened at Sun Jul 18 13:51:35 BST 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.13 sec.
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 6.35 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.3 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 6.79 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 7.21 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.28 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.44 sec.
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../jedi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../jedi.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted ../jedi.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../jedi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../jedi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp
WARNING: [HLS 200-40] In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:422:5: warning: '/*' within block comment [-Wcomment]
    /* parameters, think it will be specified in CONFIG
    ^
1 warning generated.
Command       clang done; 2.08 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.03 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp"  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.24 sec.
INFO-FLOW: Done: GCC PP time: 5.3 seconds per iteration
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.81 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.84 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.diag.yml /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.err.log 
Command       ap_eval done; 0.92 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ../../nnet_utils/nnet_dense_latency.h:76:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../jedi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../jedi.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 1.76 sec.
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 0.79 sec.
Command       tidy_31 done; 2.6 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.25 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc
Command       clang done; 2.31 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.g.bc -hls-opt -except-internalize jedi -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.1 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191021 ; free virtual = 588482
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 191024 ; free virtual = 588485
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.11 sec.
Execute         llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.69 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top jedi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<float, float, float>::limit' into 'nnet::dense_latency<float, float, fc1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<float, float, float>::limit' into 'nnet::dense_latency<float, float, fc2_config_struct>' (../../nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<float, float, float>::limit' into 'nnet::dense_latency<float, float, output1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<float, float, float>::product' into 'nnet::dense_latency<float, float, fc1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<float, float, float>::product' into 'nnet::dense_latency<float, float, fc2_config_struct>' (../../nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<float, float, float>::product' into 'nnet::dense_latency<float, float, output1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<float, float, fc1_config_struct>' into 'nnet::dnn1<float, float, dense1_config>' (../../nnet_utils/nnet_jedi.h:171).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<float, float, fc2_config_struct>' into 'nnet::dnn1<float, float, dense1_config>' (../../nnet_utils/nnet_jedi.h:181).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<float, float, output1_config_struct>' into 'nnet::dnn1<float, float, dense1_config>' (../../nnet_utils/nnet_jedi.h:189).
Command         transform done; 1.78 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1055.859 ; gain = 533.770 ; free physical = 190921 ; free virtual = 588391
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<float, float, fc1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<float, float, fc1_config_struct>' into 'nnet::dense_latency<float, float, fc1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:126) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'nnet::selu<float, float, relu1_config_struct>' (../../nnet_utils/nnet_activation.h:779) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<float, float, fc2_config_struct>' (../../nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<float, float, fc2_config_struct>' into 'nnet::dense_latency<float, float, fc2_config_struct>' (../../nnet_utils/nnet_dense_latency.h:126) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'nnet::selu<float, float, relu2_config_struct>' (../../nnet_utils/nnet_activation.h:779) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<float, float, output1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<float, float, output1_config_struct>' into 'nnet::dense_latency<float, float, output1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:126) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'nnet::selu<float, float, selu1_config_struct>' (../../nnet_utils/nnet_activation.h:779) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dnn1<float, float, dense1_config>' into 'nnet::jedi_dnn1<float, float, dense1_config>' (../../nnet_utils/nnet_jedi.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
Command         transform done; 84.68 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'jedi' (../jedi.cpp:46) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 1055.859 ; gain = 533.770 ; free physical = 190893 ; free virtual = 588366
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::selu<float, float, selu1_config_struct>' (../../nnet_utils/nnet_activation.h:749).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<float, float, output1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:33).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::selu<float, float, relu2_config_struct>' (../../nnet_utils/nnet_activation.h:749).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<float, float, fc2_config_struct>' (../../nnet_utils/nnet_dense_latency.h:33).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::selu<float, float, relu1_config_struct>' (../../nnet_utils/nnet_activation.h:749).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<float, float, fc1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:33).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (../../nnet_utils/nnet_activation.h:771) in function 'nnet::selu<float, float, selu1_config_struct>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product1' (../../nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<float, float, output1_config_struct>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product2' (../../nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<float, float, output1_config_struct>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (../../nnet_utils/nnet_dense_latency.h:102) in function 'nnet::dense_latency<float, float, output1_config_struct>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (../../nnet_utils/nnet_dense_latency.h:110) in function 'nnet::dense_latency<float, float, output1_config_struct>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (../../nnet_utils/nnet_dense_latency.h:114) in function 'nnet::dense_latency<float, float, output1_config_struct>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (../../nnet_utils/nnet_dense_latency.h:121) in function 'nnet::dense_latency<float, float, output1_config_struct>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (../../nnet_utils/nnet_activation.h:771) in function 'nnet::selu<float, float, relu2_config_struct>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (../../nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<float, float, fc2_config_struct>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product2' (../../nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<float, float, fc2_config_struct>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (../../nnet_utils/nnet_dense_latency.h:102) in function 'nnet::dense_latency<float, float, fc2_config_struct>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (../../nnet_utils/nnet_dense_latency.h:110) in function 'nnet::dense_latency<float, float, fc2_config_struct>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (../../nnet_utils/nnet_dense_latency.h:114) in function 'nnet::dense_latency<float, float, fc2_config_struct>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (../../nnet_utils/nnet_dense_latency.h:121) in function 'nnet::dense_latency<float, float, fc2_config_struct>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (../../nnet_utils/nnet_activation.h:771) in function 'nnet::selu<float, float, relu1_config_struct>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (../../nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<float, float, fc1_config_struct>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (../../nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<float, float, fc1_config_struct>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (../../nnet_utils/nnet_dense_latency.h:102) in function 'nnet::dense_latency<float, float, fc1_config_struct>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (../../nnet_utils/nnet_dense_latency.h:110) in function 'nnet::dense_latency<float, float, fc1_config_struct>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (../../nnet_utils/nnet_dense_latency.h:114) in function 'nnet::dense_latency<float, float, fc1_config_struct>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (../../nnet_utils/nnet_dense_latency.h:121) in function 'nnet::dense_latency<float, float, fc1_config_struct>' completely with a factor of 20.
INFO: [XFORM 203-101] Partitioning array 'layer2_out' (../../nnet_utils/nnet_jedi.h:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out' (../../nnet_utils/nnet_jedi.h:175) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out' (../../nnet_utils/nnet_jedi.h:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out' (../../nnet_utils/nnet_jedi.h:183) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out' (../../nnet_utils/nnet_jedi.h:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult' (../../nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc' (../../nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult' (../../nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc' (../../nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult' (../../nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc' (../../nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<float, float, fc1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<float, float, fc1_config_struct>' into 'nnet::dense_latency<float, float, fc1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:126) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<float, float, fc2_config_struct>' (../../nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<float, float, fc2_config_struct>' into 'nnet::dense_latency<float, float, fc2_config_struct>' (../../nnet_utils/nnet_dense_latency.h:126) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<float, float, output1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<float, float, output1_config_struct>' into 'nnet::dense_latency<float, float, output1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:126) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dnn1<float, float, dense1_config>' into 'nnet::jedi_dnn1<float, float, dense1_config>' (../../nnet_utils/nnet_jedi.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>'(../../nnet_utils/nnet_dense_latency.h:33) to 'nnet::dense_latency<float, float, output1_config_struct>.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'weights' to 'w3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[0]' to 'b3.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[1]' to 'b3.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[2]' to 'b3.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[3]' to 'b3.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[4]' to 'b3.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[5]' to 'b3.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[6]' to 'b3.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[7]' to 'b3.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>'(../../nnet_utils/nnet_dense_latency.h:33) to 'nnet::dense_latency<float, float, fc2_config_struct>.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'weights' to 'w2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[0]' to 'b2.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[1]' to 'b2.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[2]' to 'b2.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[3]' to 'b2.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[4]' to 'b2.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[5]' to 'b2.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[6]' to 'b2.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[7]' to 'b2.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[8]' to 'b2.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[9]' to 'b2.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>'(../../nnet_utils/nnet_dense_latency.h:33) to 'nnet::dense_latency<float, float, fc1_config_struct>.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'weights' to 'w1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[0]' to 'b1.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[1]' to 'b1.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[2]' to 'b1.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[3]' to 'b1.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[4]' to 'b1.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[5]' to 'b1.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[6]' to 'b1.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[7]' to 'b1.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[8]' to 'b1.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[9]' to 'b1.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[10]' to 'b1.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[11]' to 'b1.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[12]' to 'b1.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[13]' to 'b1.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[14]' to 'b1.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[15]' to 'b1.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[16]' to 'b1.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[17]' to 'b1.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[18]' to 'b1.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[19]' to 'b1.19'.
Command         transform done; 90.64 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.35 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:16 ; elapsed = 00:03:26 . Memory (MB): peak = 1491.285 ; gain = 969.195 ; free physical = 190684 ; free virtual = 588163
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::selu<float, float, selu1_config_struct>' to 'selu<float, float, selu1_config_struct>' (../../nnet_utils/nnet_activation.h:749)
WARNING: [XFORM 203-631] Renaming function 'nnet::selu<float, float, relu2_config_struct>' to 'selu<float, float, relu2_config_struct>' (../../nnet_utils/nnet_activation.h:749)
WARNING: [XFORM 203-631] Renaming function 'nnet::selu<float, float, relu1_config_struct>' to 'selu<float, float, relu1_config_struct>' (../../nnet_utils/nnet_activation.h:749)
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_multiply<float, float, mult_2_struct>' to 'jedi_multiply<float, float, mult_2_struct>' (../../nnet_utils/nnet_jedi.h:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_multiply<float, float, mult_1_struct>' to 'jedi_multiply<float, float, mult_1_struct>' (../../nnet_utils/nnet_jedi.h:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_dnn1<float, float, dense1_config>' to 'jedi_dnn1<float, float, dense1_config>' (../../nnet_utils/nnet_jedi.h:276)
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_concat<float, float, concat_1_struct>' to 'jedi_concat<float, float, concat_1_struct>' (../../nnet_utils/nnet_jedi.h:69)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0' (../../nnet_utils/nnet_dense_latency.h:45:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0' (../../nnet_utils/nnet_dense_latency.h:45:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (../../nnet_utils/nnet_mult.h:45:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_activation.h:777:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_activation.h:781:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:61:22)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:61:22)
INFO: [HLS 200-472] Inferring partial write operation for 'cache1' (../../nnet_utils/nnet_jedi.h:297:17)
INFO: [HLS 200-472] Inferring partial write operation for 'E' (../../nnet_utils/nnet_jedi.h:323:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:89:17)
Command         transform done; 1.97 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:18 ; elapsed = 00:03:28 . Memory (MB): peak = 1491.285 ; gain = 969.195 ; free physical = 190649 ; free virtual = 588130
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 181.38 sec.
Command     elaborate done; 198.37 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'jedi' ...
Execute       ap_set_top_model jedi 
WARNING: [SYN 201-103] Legalizing function name 'jedi_multiply<float, float, mult_1_struct>' to 'jedi_multiply_float_float_mult_1_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'jedi_multiply<float, float, mult_2_struct>' to 'jedi_multiply_float_float_mult_2_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'jedi_concat<float, float, concat_1_struct>' to 'jedi_concat_float_float_concat_1_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
WARNING: [SYN 201-103] Legalizing function name 'selu<float, float, relu1_config_struct>' to 'selu_float_float_relu1_config_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'selu<float, float, relu2_config_struct>' to 'selu_float_float_relu2_config_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0' to 'dense_latency_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'selu<float, float, selu1_config_struct>' to 'selu_float_float_selu1_config_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'jedi_dnn1<float, float, dense1_config>' to 'jedi_dnn1_float_float_dense1_config_s'.
Execute       get_model_list jedi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model jedi 
Execute       preproc_iomode -model jedi_dnn1<float, float, dense1_config> 
Execute       preproc_iomode -model selu<float, float, selu1_config_struct> 
Execute       preproc_iomode -model dense_latency.0.0.0.0.0.0.0.0.0 
Execute       preproc_iomode -model selu<float, float, relu2_config_struct> 
Execute       preproc_iomode -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       preproc_iomode -model selu<float, float, relu1_config_struct> 
Execute       preproc_iomode -model __hls_fptosi_float_i32 
Execute       preproc_iomode -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       preproc_iomode -model jedi_concat<float, float, concat_1_struct> 
Execute       preproc_iomode -model jedi_multiply<float, float, mult_2_struct> 
Execute       preproc_iomode -model jedi_multiply<float, float, mult_1_struct> 
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Model list for configure: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi
INFO-FLOW: Configuring Module : jedi_multiply<float, float, mult_1_struct> ...
Execute       set_default_model jedi_multiply<float, float, mult_1_struct> 
Execute       apply_spec_resource_limit jedi_multiply<float, float, mult_1_struct> 
INFO-FLOW: Configuring Module : jedi_multiply<float, float, mult_2_struct> ...
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       apply_spec_resource_limit jedi_multiply<float, float, mult_2_struct> 
INFO-FLOW: Configuring Module : jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       apply_spec_resource_limit jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Configuring Module : dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       apply_spec_resource_limit dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : __hls_fptosi_float_i32 ...
Execute       set_default_model __hls_fptosi_float_i32 
Execute       apply_spec_resource_limit __hls_fptosi_float_i32 
INFO-FLOW: Configuring Module : selu<float, float, relu1_config_struct> ...
Execute       set_default_model selu<float, float, relu1_config_struct> 
Execute       apply_spec_resource_limit selu<float, float, relu1_config_struct> 
INFO-FLOW: Configuring Module : dense_latency.0.0.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       apply_spec_resource_limit dense_latency.0.0.0.0.0.0.0.0.0.0.0 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency.0.0.0.0.0.0.0.0.0.0.0': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : selu<float, float, relu2_config_struct> ...
Execute       set_default_model selu<float, float, relu2_config_struct> 
Execute       apply_spec_resource_limit selu<float, float, relu2_config_struct> 
INFO-FLOW: Configuring Module : dense_latency.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0 
Execute       apply_spec_resource_limit dense_latency.0.0.0.0.0.0.0.0.0 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency.0.0.0.0.0.0.0.0.0': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : selu<float, float, selu1_config_struct> ...
Execute       set_default_model selu<float, float, selu1_config_struct> 
Execute       apply_spec_resource_limit selu<float, float, selu1_config_struct> 
INFO-FLOW: Configuring Module : jedi_dnn1<float, float, dense1_config> ...
Execute       set_default_model jedi_dnn1<float, float, dense1_config> 
Execute       apply_spec_resource_limit jedi_dnn1<float, float, dense1_config> 
INFO-FLOW: Configuring Module : jedi ...
Execute       set_default_model jedi 
Execute       apply_spec_resource_limit jedi 
INFO-FLOW: Model list for preprocess: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi
INFO-FLOW: Preprocessing Module: jedi_multiply<float, float, mult_1_struct> ...
Execute       set_default_model jedi_multiply<float, float, mult_1_struct> 
Execute       cdfg_preprocess -model jedi_multiply<float, float, mult_1_struct> 
Execute       rtl_gen_preprocess jedi_multiply<float, float, mult_1_struct> 
INFO-FLOW: Preprocessing Module: jedi_multiply<float, float, mult_2_struct> ...
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       cdfg_preprocess -model jedi_multiply<float, float, mult_2_struct> 
Execute       rtl_gen_preprocess jedi_multiply<float, float, mult_2_struct> 
INFO-FLOW: Preprocessing Module: jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       cdfg_preprocess -model jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       cdfg_preprocess -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i32 ...
Execute       set_default_model __hls_fptosi_float_i32 
Execute       cdfg_preprocess -model __hls_fptosi_float_i32 
Execute       rtl_gen_preprocess __hls_fptosi_float_i32 
INFO-FLOW: Preprocessing Module: selu<float, float, relu1_config_struct> ...
Execute       set_default_model selu<float, float, relu1_config_struct> 
Execute       cdfg_preprocess -model selu<float, float, relu1_config_struct> 
Execute       rtl_gen_preprocess selu<float, float, relu1_config_struct> 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       cdfg_preprocess -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: selu<float, float, relu2_config_struct> ...
Execute       set_default_model selu<float, float, relu2_config_struct> 
Execute       cdfg_preprocess -model selu<float, float, relu2_config_struct> 
Execute       rtl_gen_preprocess selu<float, float, relu2_config_struct> 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0 
Execute       cdfg_preprocess -model dense_latency.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: selu<float, float, selu1_config_struct> ...
Execute       set_default_model selu<float, float, selu1_config_struct> 
Execute       cdfg_preprocess -model selu<float, float, selu1_config_struct> 
Execute       rtl_gen_preprocess selu<float, float, selu1_config_struct> 
INFO-FLOW: Preprocessing Module: jedi_dnn1<float, float, dense1_config> ...
Execute       set_default_model jedi_dnn1<float, float, dense1_config> 
Execute       cdfg_preprocess -model jedi_dnn1<float, float, dense1_config> 
Execute       rtl_gen_preprocess jedi_dnn1<float, float, dense1_config> 
INFO-FLOW: Preprocessing Module: jedi ...
Execute       set_default_model jedi 
Execute       cdfg_preprocess -model jedi 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for synthesis: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_multiply_float_float_mult_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_multiply<float, float, mult_1_struct> 
Execute       schedule -model jedi_multiply<float, float, mult_1_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 207.69 seconds; current allocated memory: 387.590 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_multiply<float, float, mult_1_struct>.
Execute       set_default_model jedi_multiply<float, float, mult_1_struct> 
Execute       bind -model jedi_multiply<float, float, mult_1_struct> 
BIND OPTION: model=jedi_multiply<float, float, mult_1_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 387.829 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_multiply<float, float, mult_1_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_multiply_float_float_mult_2_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       schedule -model jedi_multiply<float, float, mult_2_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 388.033 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_multiply<float, float, mult_2_struct>.
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       bind -model jedi_multiply<float, float, mult_2_struct> 
BIND OPTION: model=jedi_multiply<float, float, mult_2_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 388.263 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_multiply<float, float, mult_2_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       schedule -model jedi_concat<float, float, concat_1_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 388.476 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_concat<float, float, concat_1_struct>.
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       bind -model jedi_concat<float, float, concat_1_struct> 
BIND OPTION: model=jedi_concat<float, float, concat_1_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 388.684 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_concat<float, float, concat_1_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       schedule -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_load_2', ../../nnet_utils/nnet_dense_latency.h:89) on array 'data' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 14.46 sec.
INFO: [HLS 200-111]  Elapsed time: 14.55 seconds; current allocated memory: 400.440 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command       syn_report done; 3.95 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command       db_write done; 0.56 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       bind -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.56 sec.
INFO: [HLS 200-111]  Elapsed time: 5.07 seconds; current allocated memory: 412.745 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command       syn_report done; 4.27 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command       db_write done; 0.55 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model __hls_fptosi_float_i32 
Execute       schedule -model __hls_fptosi_float_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i32'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.87 seconds; current allocated memory: 414.332 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i32.
Execute       set_default_model __hls_fptosi_float_i32 
Execute       bind -model __hls_fptosi_float_i32 
BIND OPTION: model=__hls_fptosi_float_i32
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 414.450 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'selu_float_float_relu1_config_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model selu<float, float, relu1_config_struct> 
Execute       schedule -model selu<float, float, relu1_config_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'selu<float, float, relu1_config_struct>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.89 sec.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 416.587 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.verbose.sched.rpt 
Command       syn_report done; 0.31 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling selu<float, float, relu1_config_struct>.
Execute       set_default_model selu<float, float, relu1_config_struct> 
Execute       bind -model selu<float, float, relu1_config_struct> 
BIND OPTION: model=selu<float, float, relu1_config_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 418.887 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.verbose.bind.rpt 
Command       syn_report done; 0.82 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding selu<float, float, relu1_config_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       schedule -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 83.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.28 sec.
INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 423.053 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command       syn_report done; 1.2 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0.0.0.0.0.0.0.0.0.
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       bind -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency.0.0.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.48 sec.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 428.137 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command       syn_report done; 2.32 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'selu_float_float_relu2_config_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model selu<float, float, relu2_config_struct> 
Execute       schedule -model selu<float, float, relu2_config_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'selu<float, float, relu2_config_struct>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.45 sec.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 430.221 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.verbose.sched.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling selu<float, float, relu2_config_struct>.
Execute       set_default_model selu<float, float, relu2_config_struct> 
Execute       bind -model selu<float, float, relu2_config_struct> 
BIND OPTION: model=selu<float, float, relu2_config_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 431.374 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.verbose.bind.rpt 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.bind.adb -f 
INFO-FLOW: Finish binding selu<float, float, relu2_config_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0 
Execute       schedule -model dense_latency.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.29 sec.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 433.160 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command       syn_report done; 0.5 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency.0.0.0.0.0.0.0.0.0.
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0 
Execute       bind -model dense_latency.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 435.237 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command       syn_report done; 0.98 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'selu_float_float_selu1_config_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model selu<float, float, selu1_config_struct> 
Execute       schedule -model selu<float, float, selu1_config_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'selu<float, float, selu1_config_struct>'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('res_addr_4_write_ln781', ../../nnet_utils/nnet_activation.h:781) of variable 'selu_table5_load_2', ../../nnet_utils/nnet_activation.h:781 on array 'res' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 436.527 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.verbose.sched.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling selu<float, float, selu1_config_struct>.
Execute       set_default_model selu<float, float, selu1_config_struct> 
Execute       bind -model selu<float, float, selu1_config_struct> 
BIND OPTION: model=selu<float, float, selu1_config_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 437.433 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.verbose.bind.rpt 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.bind.adb -f 
INFO-FLOW: Finish binding selu<float, float, selu1_config_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_dnn1_float_float_dense1_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_dnn1<float, float, dense1_config> 
Execute       schedule -model jedi_dnn1<float, float, dense1_config> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (5.845ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'jedi_dnn1_float_float_dense1_config_s' consists of the following:
	'call' operation ('call_ret2_i', ../../nnet_utils/nnet_jedi.h:177->../../nnet_utils/nnet_jedi.h:311) to 'selu<float, float, relu1_config_struct>' [59]  (1.76 ns)
	'call' operation ('call_ret3_i', ../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0' [80]  (4.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 438.408 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_dnn1<float, float, dense1_config>.
Execute       set_default_model jedi_dnn1<float, float, dense1_config> 
Execute       bind -model jedi_dnn1<float, float, dense1_config> 
BIND OPTION: model=jedi_dnn1<float, float, dense1_config>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.46 sec.
INFO: [HLS 200-111]  Elapsed time: 4.6 seconds; current allocated memory: 442.899 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.verbose.bind.rpt 
Command       syn_report done; 3.06 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_dnn1<float, float, dense1_config>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi 
Execute       schedule -model jedi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 444.436 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.sched.adb -f 
INFO-FLOW: Finish scheduling jedi.
Execute       set_default_model jedi 
Execute       bind -model jedi 
BIND OPTION: model=jedi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.16 sec.
INFO: [HLS 200-111]  Elapsed time: 3.17 seconds; current allocated memory: 446.079 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.bind.rpt 
Command       syn_report done; 3.42 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bind.adb -f 
INFO-FLOW: Finish binding jedi.
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess jedi_multiply<float, float, mult_1_struct> 
Execute       rtl_gen_preprocess jedi_multiply<float, float, mult_2_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess __hls_fptosi_float_i32 
Execute       rtl_gen_preprocess selu<float, float, relu1_config_struct> 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess selu<float, float, relu2_config_struct> 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess selu<float, float, selu1_config_struct> 
Execute       rtl_gen_preprocess jedi_dnn1<float, float, dense1_config> 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for RTL generation: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_multiply_float_float_mult_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_multiply<float, float, mult_1_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_multiply_float_float_mult_1_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 3.46 seconds; current allocated memory: 448.096 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_multiply<float, float, mult_1_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_multiply_float_float_mult_1_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl jedi_multiply<float, float, mult_1_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_multiply_float_float_mult_1_struct_s 
Execute       gen_rtl jedi_multiply<float, float, mult_1_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_multiply_float_float_mult_1_struct_s 
Execute       syn_report -csynth -model jedi_multiply<float, float, mult_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_multiply_float_float_mult_1_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_multiply<float, float, mult_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_multiply_float_float_mult_1_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_multiply<float, float, mult_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.verbose.rpt 
Execute       db_write -model jedi_multiply<float, float, mult_1_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.adb 
Execute       gen_tb_info jedi_multiply<float, float, mult_1_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_multiply_float_float_mult_2_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_multiply<float, float, mult_2_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_multiply_float_float_mult_2_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 449.493 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_multiply<float, float, mult_2_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_multiply_float_float_mult_2_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl jedi_multiply<float, float, mult_2_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_multiply_float_float_mult_2_struct_s 
Execute       gen_rtl jedi_multiply<float, float, mult_2_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_multiply_float_float_mult_2_struct_s 
Execute       syn_report -csynth -model jedi_multiply<float, float, mult_2_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_multiply_float_float_mult_2_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_multiply<float, float, mult_2_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_multiply_float_float_mult_2_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_multiply<float, float, mult_2_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.verbose.rpt 
Execute       db_write -model jedi_multiply<float, float, mult_2_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.adb 
Execute       gen_tb_info jedi_multiply<float, float, mult_2_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_concat<float, float, concat_1_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_mul_mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_concat_float_float_concat_1_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 450.771 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_concat_float_float_concat_1_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_concat_float_float_concat_1_struct_s 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_concat_float_float_concat_1_struct_s 
Execute       syn_report -csynth -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.rpt 
Execute       db_write -model jedi_concat<float, float, concat_1_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.adb 
Execute       gen_tb_info jedi_concat<float, float, concat_1_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' is 8320 from HDL expression: ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))
INFO: [RTGEN 206-100] Generating core module 'jedi_fadd_32ns_32ns_32_4_full_dsp_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 40 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
Command       create_rtl_model done; 0.85 sec.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 461.732 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Execute       syn_report -csynth -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command       syn_report done; 1.26 sec.
Execute       syn_report -rtlxml -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.xml 
Command       syn_report done; 0.63 sec.
Execute       syn_report -verbosereport -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command       syn_report done; 5.16 sec.
Execute       db_write -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.adb 
Command       db_write done; 1.49 sec.
Execute       gen_tb_info dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model __hls_fptosi_float_i32 -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111]  Elapsed time: 9.03 seconds; current allocated memory: 488.401 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl __hls_fptosi_float_i32 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/p_hls_fptosi_float_i32 -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/p_hls_fptosi_float_i32 
Execute       gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/p_hls_fptosi_float_i32 
Execute       syn_report -csynth -model __hls_fptosi_float_i32 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/p_hls_fptosi_float_i32_csynth.rpt 
Execute       syn_report -rtlxml -model __hls_fptosi_float_i32 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/p_hls_fptosi_float_i32_csynth.xml 
Execute       syn_report -verbosereport -model __hls_fptosi_float_i32 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.rpt 
Execute       db_write -model __hls_fptosi_float_i32 -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.adb 
Command       db_write done; 0.27 sec.
Execute       gen_tb_info __hls_fptosi_float_i32 -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'selu_float_float_relu1_config_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model selu<float, float, relu1_config_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_fcmp_32ns_32ns_1_2_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 40 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'selu_float_float_relu1_config_struct_s'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 494.414 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl selu<float, float, relu1_config_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/selu_float_float_relu1_config_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl selu<float, float, relu1_config_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/selu_float_float_relu1_config_struct_s 
Execute       gen_rtl selu<float, float, relu1_config_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/selu_float_float_relu1_config_struct_s 
Execute       syn_report -csynth -model selu<float, float, relu1_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/selu_float_float_relu1_config_struct_s_csynth.rpt 
Command       syn_report done; 0.38 sec.
Execute       syn_report -rtlxml -model selu<float, float, relu1_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/selu_float_float_relu1_config_struct_s_csynth.xml 
Command       syn_report done; 0.17 sec.
Execute       syn_report -verbosereport -model selu<float, float, relu1_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.verbose.rpt 
Command       syn_report done; 1.12 sec.
Execute       db_write -model selu<float, float, relu1_config_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.adb 
Command       db_write done; 0.67 sec.
Execute       gen_tb_info selu<float, float, relu1_config_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0' is 37120 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'jedi_fadd_32ns_32ns_32_4_full_dsp_1': 200 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 200 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0'.
Command       create_rtl_model done; 0.63 sec.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 514.771 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_0_0_0_0_0_0_0_0 -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0 
Execute       syn_report -csynth -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command       syn_report done; 0.83 sec.
Execute       syn_report -rtlxml -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_csynth.xml 
Command       syn_report done; 0.41 sec.
Execute       syn_report -verbosereport -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command       syn_report done; 2.78 sec.
Execute       db_write -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.adb 
Command       db_write done; 1.03 sec.
Execute       gen_tb_info dense_latency.0.0.0.0.0.0.0.0.0.0.0 -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'selu_float_float_relu2_config_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model selu<float, float, relu2_config_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_fcmp_32ns_32ns_1_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'selu_float_float_relu2_config_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 5.34 seconds; current allocated memory: 529.790 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl selu<float, float, relu2_config_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/selu_float_float_relu2_config_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl selu<float, float, relu2_config_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/selu_float_float_relu2_config_struct_s 
Execute       gen_rtl selu<float, float, relu2_config_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/selu_float_float_relu2_config_struct_s 
Execute       syn_report -csynth -model selu<float, float, relu2_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/selu_float_float_relu2_config_struct_s_csynth.rpt 
Command       syn_report done; 0.18 sec.
Execute       syn_report -rtlxml -model selu<float, float, relu2_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/selu_float_float_relu2_config_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model selu<float, float, relu2_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.verbose.rpt 
Command       syn_report done; 0.5 sec.
Execute       db_write -model selu<float, float, relu2_config_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.adb 
Command       db_write done; 0.58 sec.
Execute       gen_tb_info selu<float, float, relu2_config_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_latency.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_0_0_0_0_0_0_0_0_0' is 10880 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'jedi_fadd_32ns_32ns_32_4_full_dsp_1': 80 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 80 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 538.852 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_0_0_0_0_0_0 -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_0_0_0_0_0_0 
Execute       syn_report -csynth -model dense_latency.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command       syn_report done; 0.34 sec.
Execute       syn_report -rtlxml -model dense_latency.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_csynth.xml 
Command       syn_report done; 0.16 sec.
Execute       syn_report -verbosereport -model dense_latency.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command       syn_report done; 1.11 sec.
Execute       db_write -model dense_latency.0.0.0.0.0.0.0.0.0 -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.adb 
Command       db_write done; 0.7 sec.
Execute       gen_tb_info dense_latency.0.0.0.0.0.0.0.0.0 -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'selu_float_float_selu1_config_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model selu<float, float, selu1_config_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_fcmp_32ns_32ns_1_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'selu_float_float_selu1_config_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 545.325 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl selu<float, float, selu1_config_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/selu_float_float_selu1_config_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl selu<float, float, selu1_config_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/selu_float_float_selu1_config_struct_s 
Execute       gen_rtl selu<float, float, selu1_config_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/selu_float_float_selu1_config_struct_s 
Execute       syn_report -csynth -model selu<float, float, selu1_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/selu_float_float_selu1_config_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model selu<float, float, selu1_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/selu_float_float_selu1_config_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model selu<float, float, selu1_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.verbose.rpt 
Command       syn_report done; 0.27 sec.
Execute       db_write -model selu<float, float, selu1_config_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.adb 
Command       db_write done; 0.57 sec.
Execute       gen_tb_info selu<float, float, selu1_config_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_dnn1_float_float_dense1_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_dnn1<float, float, dense1_config> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_dnn1_float_float_dense1_config_s'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 553.795 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_dnn1<float, float, dense1_config> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_dnn1_float_float_dense1_config_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl jedi_dnn1<float, float, dense1_config> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_dnn1_float_float_dense1_config_s 
Execute       gen_rtl jedi_dnn1<float, float, dense1_config> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_dnn1_float_float_dense1_config_s 
Execute       syn_report -csynth -model jedi_dnn1<float, float, dense1_config> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_dnn1_float_float_dense1_config_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_dnn1<float, float, dense1_config> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_dnn1_float_float_dense1_config_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_dnn1<float, float, dense1_config> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.verbose.rpt 
Command       syn_report done; 3.35 sec.
Execute       db_write -model jedi_dnn1<float, float, dense1_config> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.adb 
Command       db_write done; 0.56 sec.
Execute       gen_tb_info jedi_dnn1<float, float, dense1_config> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr_T' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jedi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 4.28 seconds; current allocated memory: 558.795 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi 
Execute       syn_report -csynth -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.rpt 
Execute       syn_report -rtlxml -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.xml 
Execute       syn_report -verbosereport -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.rpt 
Command       syn_report done; 3.12 sec.
Execute       db_write -model jedi -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.adb 
Command       db_write done; 0.5 sec.
Execute       gen_tb_info jedi -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi 
Execute       export_constraint_db -f -tool general -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       syn_report -designview -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.design.xml 
Command       syn_report done; 3.23 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks jedi 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain jedi 
INFO-FLOW: Model list for RTL component generation: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi
INFO-FLOW: Handling components in module [jedi_multiply_float_float_mult_1_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model jedi_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component jedi_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model jedi_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Handling components in module [jedi_multiply_float_float_mult_2_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
INFO-FLOW: Handling components in module [jedi_concat_float_float_concat_1_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_mul_mul_5ns_11ns_15_1_1.
INFO-FLOW: Append model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: Handling components in module [dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i32] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO-FLOW: Handling components in module [selu_float_float_relu1_config_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_fcmp_32ns_32ns_1_2_1.
INFO-FLOW: Append model jedi_fcmp_32ns_32ns_1_2_1
INFO-FLOW: Found component selu_float_float_relu1_config_struct_s_selu_table1.
INFO-FLOW: Append model selu_float_float_relu1_config_struct_s_selu_table1
INFO-FLOW: Handling components in module [dense_latency_0_0_0_0_0_0_0_0_0_0_0] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [selu_float_float_relu2_config_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.compgen.tcl 
INFO-FLOW: Found component selu_float_float_relu2_config_struct_s_selu_table3.
INFO-FLOW: Append model selu_float_float_relu2_config_struct_s_selu_table3
INFO-FLOW: Handling components in module [dense_latency_0_0_0_0_0_0_0_0_0] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [selu_float_float_selu1_config_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.compgen.tcl 
INFO-FLOW: Found component selu_float_float_selu1_config_struct_s_selu_table5.
INFO-FLOW: Append model selu_float_float_selu1_config_struct_s_selu_table5
INFO-FLOW: Handling components in module [jedi_dnn1_float_float_dense1_config_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.compgen.tcl 
INFO-FLOW: Found component jedi_dnn1_float_float_dense1_config_s_cache1.
INFO-FLOW: Append model jedi_dnn1_float_float_dense1_config_s_cache1
INFO-FLOW: Found component jedi_dnn1_float_float_dense1_config_s_res_assign.
INFO-FLOW: Append model jedi_dnn1_float_float_dense1_config_s_res_assign
INFO-FLOW: Handling components in module [jedi] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: Found component jedi_B_top.
INFO-FLOW: Append model jedi_B_top
INFO-FLOW: Found component jedi_B.
INFO-FLOW: Append model jedi_B
INFO-FLOW: Found component jedi_E.
INFO-FLOW: Append model jedi_E
INFO-FLOW: Append model jedi_multiply_float_float_mult_1_struct_s
INFO-FLOW: Append model jedi_multiply_float_float_mult_2_struct_s
INFO-FLOW: Append model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: Append model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model p_hls_fptosi_float_i32
INFO-FLOW: Append model selu_float_float_relu1_config_struct_s
INFO-FLOW: Append model dense_latency_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model selu_float_float_relu2_config_struct_s
INFO-FLOW: Append model dense_latency_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model selu_float_float_selu1_config_struct_s
INFO-FLOW: Append model jedi_dnn1_float_float_dense1_config_s
INFO-FLOW: Append model jedi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: jedi_fadd_32ns_32ns_32_4_full_dsp_1 jedi_fmul_32ns_32ns_32_3_max_dsp_1 jedi_mul_mul_5ns_11ns_15_1_1 jedi_fcmp_32ns_32ns_1_2_1 selu_float_float_relu1_config_struct_s_selu_table1 selu_float_float_relu2_config_struct_s_selu_table3 selu_float_float_selu1_config_struct_s_selu_table5 jedi_dnn1_float_float_dense1_config_s_cache1 jedi_dnn1_float_float_dense1_config_s_res_assign jedi_B_top jedi_B jedi_E jedi_multiply_float_float_mult_1_struct_s jedi_multiply_float_float_mult_2_struct_s jedi_concat_float_float_concat_1_struct_s dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 p_hls_fptosi_float_i32 selu_float_float_relu1_config_struct_s dense_latency_0_0_0_0_0_0_0_0_0_0_0 selu_float_float_relu2_config_struct_s dense_latency_0_0_0_0_0_0_0_0_0 selu_float_float_selu1_config_struct_s jedi_dnn1_float_float_dense1_config_s jedi
INFO-FLOW: To file: write model jedi_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model jedi_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: To file: write model jedi_fcmp_32ns_32ns_1_2_1
INFO-FLOW: To file: write model selu_float_float_relu1_config_struct_s_selu_table1
INFO-FLOW: To file: write model selu_float_float_relu2_config_struct_s_selu_table3
INFO-FLOW: To file: write model selu_float_float_selu1_config_struct_s_selu_table5
INFO-FLOW: To file: write model jedi_dnn1_float_float_dense1_config_s_cache1
INFO-FLOW: To file: write model jedi_dnn1_float_float_dense1_config_s_res_assign
INFO-FLOW: To file: write model jedi_B_top
INFO-FLOW: To file: write model jedi_B
INFO-FLOW: To file: write model jedi_E
INFO-FLOW: To file: write model jedi_multiply_float_float_mult_1_struct_s
INFO-FLOW: To file: write model jedi_multiply_float_float_mult_2_struct_s
INFO-FLOW: To file: write model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: To file: write model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model p_hls_fptosi_float_i32
INFO-FLOW: To file: write model selu_float_float_relu1_config_struct_s
INFO-FLOW: To file: write model dense_latency_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model selu_float_float_relu2_config_struct_s
INFO-FLOW: To file: write model dense_latency_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model selu_float_float_selu1_config_struct_s
INFO-FLOW: To file: write model jedi_dnn1_float_float_dense1_config_s
INFO-FLOW: To file: write model jedi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model jedi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.09 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.18 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'selu_float_float_relu1_config_struct_s_selu_table1_rom' using block ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.62 sec.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'selu_float_float_relu2_config_struct_s_selu_table3_rom' using block ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.33 sec.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'selu_float_float_selu1_config_struct_s_selu_table5_rom' using auto ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'jedi_dnn1_float_float_dense1_config_s_cache1_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_dnn1_float_float_dense1_config_s_res_assign_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_top_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_E_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=jedi xml_exists=1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=24 #gSsdmPorts=8
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.dataonly.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       sc_get_clocks jedi 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/impl/misc/jedi_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/impl/misc/jedi_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/impl/misc/jedi_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:18 ; elapsed = 00:05:02 . Memory (MB): peak = 1507.281 ; gain = 985.191 ; free physical = 190402 ; free virtual = 587960
INFO: [VHDL 208-304] Generating VHDL RTL for jedi.
INFO: [VLOG 209-307] Generating Verilog RTL for jedi.
Command     autosyn done; 94.83 sec.
Command   csynth_design done; 293.21 sec.
Command ap_source done; error code: 1; 300.88 sec.
Execute cleanup_all 
Command cleanup_all done; 0.15 sec.
INFO-FLOW: Workspace /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1 opened at Sun Jul 18 13:59:00 BST 2021
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.13 sec.
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 6.18 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.33 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 6.65 sec.
Execute     ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command   open_solution done; 7.09 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcu250-figd2104-2L-e 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.3 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.43 sec.
Execute   create_clock -period 5 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../jedi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../jedi.cpp as C++
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       is_encrypted ../jedi.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../jedi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../jedi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp
WARNING: [HLS 200-40] In file included from ../jedi.cpp:22:
../../nnet_utils/nnet_jedi.h:422:5: warning: '/*' within block comment [-Wcomment]
    /* parameters, think it will be specified in CONFIG
    ^
1 warning generated.
Command       clang done; 2.18 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.96 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp"  -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.14 sec.
INFO-FLOW: Done: GCC PP time: 5.3 seconds per iteration
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.86 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x -directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.83 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.diag.yml /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.jedi.pp.0.cpp.err.log 
Command       ap_eval done; 0.92 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../../nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: ../../nnet_utils/nnet_dense_latency.h:76:9
Execute       send_msg_by_id WARNING @200-471@%s%s 3 ../jedi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../jedi.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/tidy-3.1.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 1.79 sec.
Execute         ap_eval exec -ignorestderr /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.out.log 2> /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.jedi.pp.0.cpp.err.log 
Command         ap_eval done; 0.75 sec.
Command       tidy_31 done; 2.59 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.28 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc" 
INFO-FLOW: exec /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bc
Command       clang done; 2.17 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.g.bc -hls-opt -except-internalize jedi -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.07 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 190912 ; free virtual = 588460
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1051.270 ; gain = 529.180 ; free physical = 190912 ; free virtual = 588460
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.64 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top jedi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<float, float, float>::limit' into 'nnet::dense_latency<float, float, fc1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<float, float, float>::limit' into 'nnet::dense_latency<float, float, fc2_config_struct>' (../../nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<float, float, float>::limit' into 'nnet::dense_latency<float, float, output1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<float, float, float>::product' into 'nnet::dense_latency<float, float, fc1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<float, float, float>::product' into 'nnet::dense_latency<float, float, fc2_config_struct>' (../../nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<float, float, float>::product' into 'nnet::dense_latency<float, float, output1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<float, float, fc1_config_struct>' into 'nnet::dnn1<float, float, dense1_config>' (../../nnet_utils/nnet_jedi.h:171).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<float, float, fc2_config_struct>' into 'nnet::dnn1<float, float, dense1_config>' (../../nnet_utils/nnet_jedi.h:181).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<float, float, output1_config_struct>' into 'nnet::dnn1<float, float, dense1_config>' (../../nnet_utils/nnet_jedi.h:189).
Command         transform done; 1.76 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1055.859 ; gain = 533.770 ; free physical = 190816 ; free virtual = 588364
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<float, float, fc1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<float, float, fc1_config_struct>' into 'nnet::dense_latency<float, float, fc1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:126) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'nnet::selu<float, float, relu1_config_struct>' (../../nnet_utils/nnet_activation.h:779) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<float, float, fc2_config_struct>' (../../nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<float, float, fc2_config_struct>' into 'nnet::dense_latency<float, float, fc2_config_struct>' (../../nnet_utils/nnet_dense_latency.h:126) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'nnet::selu<float, float, relu2_config_struct>' (../../nnet_utils/nnet_activation.h:779) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<float, float, output1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<float, float, output1_config_struct>' into 'nnet::dense_latency<float, float, output1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:126) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'nnet::selu<float, float, selu1_config_struct>' (../../nnet_utils/nnet_activation.h:779) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dnn1<float, float, dense1_config>' into 'nnet::jedi_dnn1<float, float, dense1_config>' (../../nnet_utils/nnet_jedi.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
Command         transform done; 80.24 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'jedi' (../jedi.cpp:46) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:41 ; elapsed = 00:01:50 . Memory (MB): peak = 1055.859 ; gain = 533.770 ; free physical = 190793 ; free virtual = 588342
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::selu<float, float, selu1_config_struct>' (../../nnet_utils/nnet_activation.h:749).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<float, float, output1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:33).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::selu<float, float, relu2_config_struct>' (../../nnet_utils/nnet_activation.h:749).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<float, float, fc2_config_struct>' (../../nnet_utils/nnet_dense_latency.h:33).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::selu<float, float, relu1_config_struct>' (../../nnet_utils/nnet_activation.h:749).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<float, float, fc1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:33).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (../../nnet_utils/nnet_activation.h:771) in function 'nnet::selu<float, float, selu1_config_struct>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product1' (../../nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<float, float, output1_config_struct>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product2' (../../nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<float, float, output1_config_struct>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (../../nnet_utils/nnet_dense_latency.h:102) in function 'nnet::dense_latency<float, float, output1_config_struct>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (../../nnet_utils/nnet_dense_latency.h:110) in function 'nnet::dense_latency<float, float, output1_config_struct>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (../../nnet_utils/nnet_dense_latency.h:114) in function 'nnet::dense_latency<float, float, output1_config_struct>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (../../nnet_utils/nnet_dense_latency.h:121) in function 'nnet::dense_latency<float, float, output1_config_struct>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (../../nnet_utils/nnet_activation.h:771) in function 'nnet::selu<float, float, relu2_config_struct>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (../../nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<float, float, fc2_config_struct>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product2' (../../nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<float, float, fc2_config_struct>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (../../nnet_utils/nnet_dense_latency.h:102) in function 'nnet::dense_latency<float, float, fc2_config_struct>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (../../nnet_utils/nnet_dense_latency.h:110) in function 'nnet::dense_latency<float, float, fc2_config_struct>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (../../nnet_utils/nnet_dense_latency.h:114) in function 'nnet::dense_latency<float, float, fc2_config_struct>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (../../nnet_utils/nnet_dense_latency.h:121) in function 'nnet::dense_latency<float, float, fc2_config_struct>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (../../nnet_utils/nnet_activation.h:771) in function 'nnet::selu<float, float, relu1_config_struct>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (../../nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<float, float, fc1_config_struct>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (../../nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<float, float, fc1_config_struct>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (../../nnet_utils/nnet_dense_latency.h:102) in function 'nnet::dense_latency<float, float, fc1_config_struct>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (../../nnet_utils/nnet_dense_latency.h:110) in function 'nnet::dense_latency<float, float, fc1_config_struct>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (../../nnet_utils/nnet_dense_latency.h:114) in function 'nnet::dense_latency<float, float, fc1_config_struct>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (../../nnet_utils/nnet_dense_latency.h:121) in function 'nnet::dense_latency<float, float, fc1_config_struct>' completely with a factor of 20.
INFO: [XFORM 203-101] Partitioning array 'layer2_out' (../../nnet_utils/nnet_jedi.h:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out' (../../nnet_utils/nnet_jedi.h:175) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out' (../../nnet_utils/nnet_jedi.h:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out' (../../nnet_utils/nnet_jedi.h:183) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out' (../../nnet_utils/nnet_jedi.h:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult' (../../nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc' (../../nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult' (../../nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc' (../../nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult' (../../nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc' (../../nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<float, float, fc1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<float, float, fc1_config_struct>' into 'nnet::dense_latency<float, float, fc1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:126) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<float, float, fc2_config_struct>' (../../nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<float, float, fc2_config_struct>' into 'nnet::dense_latency<float, float, fc2_config_struct>' (../../nnet_utils/nnet_dense_latency.h:126) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<float, float, output1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<float, float, output1_config_struct>' into 'nnet::dense_latency<float, float, output1_config_struct>' (../../nnet_utils/nnet_dense_latency.h:126) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dnn1<float, float, dense1_config>' into 'nnet::jedi_dnn1<float, float, dense1_config>' (../../nnet_utils/nnet_jedi.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::jedi1<float, float, jedi1_config>' into 'jedi' (../jedi.cpp:58) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>'(../../nnet_utils/nnet_dense_latency.h:33) to 'nnet::dense_latency<float, float, output1_config_struct>.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'weights' to 'w3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[0]' to 'b3.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[1]' to 'b3.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[2]' to 'b3.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[3]' to 'b3.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[4]' to 'b3.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[5]' to 'b3.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[6]' to 'b3.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:189->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[7]' to 'b3.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>'(../../nnet_utils/nnet_dense_latency.h:33) to 'nnet::dense_latency<float, float, fc2_config_struct>.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'weights' to 'w2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[0]' to 'b2.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[1]' to 'b2.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[2]' to 'b2.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[3]' to 'b2.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[4]' to 'b2.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[5]' to 'b2.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[6]' to 'b2.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[7]' to 'b2.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[8]' to 'b2.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[9]' to 'b2.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>'(../../nnet_utils/nnet_dense_latency.h:33) to 'nnet::dense_latency<float, float, fc1_config_struct>.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'weights' to 'w1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[0]' to 'b1.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[1]' to 'b1.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[2]' to 'b1.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[3]' to 'b1.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[4]' to 'b1.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[5]' to 'b1.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[6]' to 'b1.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[7]' to 'b1.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[8]' to 'b1.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[9]' to 'b1.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[10]' to 'b1.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[11]' to 'b1.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[12]' to 'b1.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[13]' to 'b1.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[14]' to 'b1.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[15]' to 'b1.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[16]' to 'b1.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[17]' to 'b1.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[18]' to 'b1.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(../../nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:171->../../nnet_utils/nnet_jedi.h:311) by setting 'biases[19]' to 'b1.19'.
Command         transform done; 89.31 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.39 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:10 ; elapsed = 00:03:19 . Memory (MB): peak = 1491.285 ; gain = 969.195 ; free physical = 190598 ; free virtual = 588146
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::selu<float, float, selu1_config_struct>' to 'selu<float, float, selu1_config_struct>' (../../nnet_utils/nnet_activation.h:749)
WARNING: [XFORM 203-631] Renaming function 'nnet::selu<float, float, relu2_config_struct>' to 'selu<float, float, relu2_config_struct>' (../../nnet_utils/nnet_activation.h:749)
WARNING: [XFORM 203-631] Renaming function 'nnet::selu<float, float, relu1_config_struct>' to 'selu<float, float, relu1_config_struct>' (../../nnet_utils/nnet_activation.h:749)
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_multiply<float, float, mult_2_struct>' to 'jedi_multiply<float, float, mult_2_struct>' (../../nnet_utils/nnet_jedi.h:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_multiply<float, float, mult_1_struct>' to 'jedi_multiply<float, float, mult_1_struct>' (../../nnet_utils/nnet_jedi.h:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_dnn1<float, float, dense1_config>' to 'jedi_dnn1<float, float, dense1_config>' (../../nnet_utils/nnet_jedi.h:276)
WARNING: [XFORM 203-631] Renaming function 'nnet::jedi_concat<float, float, concat_1_struct>' to 'jedi_concat<float, float, concat_1_struct>' (../../nnet_utils/nnet_jedi.h:69)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<float, float, output1_config_struct>.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0' (../../nnet_utils/nnet_dense_latency.h:45:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<float, float, fc2_config_struct>.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0' (../../nnet_utils/nnet_dense_latency.h:45:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<float, float, fc1_config_struct>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (../../nnet_utils/nnet_mult.h:45:2)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_activation.h:777:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_activation.h:781:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:61:22)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:61:22)
INFO: [HLS 200-472] Inferring partial write operation for 'cache1' (../../nnet_utils/nnet_jedi.h:297:17)
INFO: [HLS 200-472] Inferring partial write operation for 'E' (../../nnet_utils/nnet_jedi.h:323:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (../../nnet_utils/nnet_jedi.h:89:17)
Command         transform done; 1.84 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:12 ; elapsed = 00:03:21 . Memory (MB): peak = 1491.285 ; gain = 969.195 ; free physical = 190574 ; free virtual = 588122
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 175.45 sec.
Command     elaborate done; 192.27 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'jedi' ...
Execute       ap_set_top_model jedi 
WARNING: [SYN 201-103] Legalizing function name 'jedi_multiply<float, float, mult_1_struct>' to 'jedi_multiply_float_float_mult_1_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'jedi_multiply<float, float, mult_2_struct>' to 'jedi_multiply_float_float_mult_2_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'jedi_concat<float, float, concat_1_struct>' to 'jedi_concat_float_float_concat_1_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
WARNING: [SYN 201-103] Legalizing function name 'selu<float, float, relu1_config_struct>' to 'selu_float_float_relu1_config_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'selu<float, float, relu2_config_struct>' to 'selu_float_float_relu2_config_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0' to 'dense_latency_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'selu<float, float, selu1_config_struct>' to 'selu_float_float_selu1_config_struct_s'.
WARNING: [SYN 201-103] Legalizing function name 'jedi_dnn1<float, float, dense1_config>' to 'jedi_dnn1_float_float_dense1_config_s'.
Execute       get_model_list jedi -filter all-wo-channel -topdown 
Execute       preproc_iomode -model jedi 
Execute       preproc_iomode -model jedi_dnn1<float, float, dense1_config> 
Execute       preproc_iomode -model selu<float, float, selu1_config_struct> 
Execute       preproc_iomode -model dense_latency.0.0.0.0.0.0.0.0.0 
Execute       preproc_iomode -model selu<float, float, relu2_config_struct> 
Execute       preproc_iomode -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       preproc_iomode -model selu<float, float, relu1_config_struct> 
Execute       preproc_iomode -model __hls_fptosi_float_i32 
Execute       preproc_iomode -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       preproc_iomode -model jedi_concat<float, float, concat_1_struct> 
Execute       preproc_iomode -model jedi_multiply<float, float, mult_2_struct> 
Execute       preproc_iomode -model jedi_multiply<float, float, mult_1_struct> 
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Model list for configure: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi
INFO-FLOW: Configuring Module : jedi_multiply<float, float, mult_1_struct> ...
Execute       set_default_model jedi_multiply<float, float, mult_1_struct> 
Execute       apply_spec_resource_limit jedi_multiply<float, float, mult_1_struct> 
INFO-FLOW: Configuring Module : jedi_multiply<float, float, mult_2_struct> ...
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       apply_spec_resource_limit jedi_multiply<float, float, mult_2_struct> 
INFO-FLOW: Configuring Module : jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       apply_spec_resource_limit jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Configuring Module : dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       apply_spec_resource_limit dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : __hls_fptosi_float_i32 ...
Execute       set_default_model __hls_fptosi_float_i32 
Execute       apply_spec_resource_limit __hls_fptosi_float_i32 
INFO-FLOW: Configuring Module : selu<float, float, relu1_config_struct> ...
Execute       set_default_model selu<float, float, relu1_config_struct> 
Execute       apply_spec_resource_limit selu<float, float, relu1_config_struct> 
INFO-FLOW: Configuring Module : dense_latency.0.0.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       apply_spec_resource_limit dense_latency.0.0.0.0.0.0.0.0.0.0.0 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency.0.0.0.0.0.0.0.0.0.0.0': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : selu<float, float, relu2_config_struct> ...
Execute       set_default_model selu<float, float, relu2_config_struct> 
Execute       apply_spec_resource_limit selu<float, float, relu2_config_struct> 
INFO-FLOW: Configuring Module : dense_latency.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0 
Execute       apply_spec_resource_limit dense_latency.0.0.0.0.0.0.0.0.0 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency.0.0.0.0.0.0.0.0.0': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : selu<float, float, selu1_config_struct> ...
Execute       set_default_model selu<float, float, selu1_config_struct> 
Execute       apply_spec_resource_limit selu<float, float, selu1_config_struct> 
INFO-FLOW: Configuring Module : jedi_dnn1<float, float, dense1_config> ...
Execute       set_default_model jedi_dnn1<float, float, dense1_config> 
Execute       apply_spec_resource_limit jedi_dnn1<float, float, dense1_config> 
INFO-FLOW: Configuring Module : jedi ...
Execute       set_default_model jedi 
Execute       apply_spec_resource_limit jedi 
INFO-FLOW: Model list for preprocess: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi
INFO-FLOW: Preprocessing Module: jedi_multiply<float, float, mult_1_struct> ...
Execute       set_default_model jedi_multiply<float, float, mult_1_struct> 
Execute       cdfg_preprocess -model jedi_multiply<float, float, mult_1_struct> 
Execute       rtl_gen_preprocess jedi_multiply<float, float, mult_1_struct> 
INFO-FLOW: Preprocessing Module: jedi_multiply<float, float, mult_2_struct> ...
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       cdfg_preprocess -model jedi_multiply<float, float, mult_2_struct> 
Execute       rtl_gen_preprocess jedi_multiply<float, float, mult_2_struct> 
INFO-FLOW: Preprocessing Module: jedi_concat<float, float, concat_1_struct> ...
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       cdfg_preprocess -model jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       cdfg_preprocess -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i32 ...
Execute       set_default_model __hls_fptosi_float_i32 
Execute       cdfg_preprocess -model __hls_fptosi_float_i32 
Execute       rtl_gen_preprocess __hls_fptosi_float_i32 
INFO-FLOW: Preprocessing Module: selu<float, float, relu1_config_struct> ...
Execute       set_default_model selu<float, float, relu1_config_struct> 
Execute       cdfg_preprocess -model selu<float, float, relu1_config_struct> 
Execute       rtl_gen_preprocess selu<float, float, relu1_config_struct> 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       cdfg_preprocess -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: selu<float, float, relu2_config_struct> ...
Execute       set_default_model selu<float, float, relu2_config_struct> 
Execute       cdfg_preprocess -model selu<float, float, relu2_config_struct> 
Execute       rtl_gen_preprocess selu<float, float, relu2_config_struct> 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0 
Execute       cdfg_preprocess -model dense_latency.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: selu<float, float, selu1_config_struct> ...
Execute       set_default_model selu<float, float, selu1_config_struct> 
Execute       cdfg_preprocess -model selu<float, float, selu1_config_struct> 
Execute       rtl_gen_preprocess selu<float, float, selu1_config_struct> 
INFO-FLOW: Preprocessing Module: jedi_dnn1<float, float, dense1_config> ...
Execute       set_default_model jedi_dnn1<float, float, dense1_config> 
Execute       cdfg_preprocess -model jedi_dnn1<float, float, dense1_config> 
Execute       rtl_gen_preprocess jedi_dnn1<float, float, dense1_config> 
INFO-FLOW: Preprocessing Module: jedi ...
Execute       set_default_model jedi 
Execute       cdfg_preprocess -model jedi 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for synthesis: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_multiply_float_float_mult_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_multiply<float, float, mult_1_struct> 
Execute       schedule -model jedi_multiply<float, float, mult_1_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 201.43 seconds; current allocated memory: 387.594 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_multiply<float, float, mult_1_struct>.
Execute       set_default_model jedi_multiply<float, float, mult_1_struct> 
Execute       bind -model jedi_multiply<float, float, mult_1_struct> 
BIND OPTION: model=jedi_multiply<float, float, mult_1_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 387.833 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_multiply<float, float, mult_1_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_multiply_float_float_mult_2_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       schedule -model jedi_multiply<float, float, mult_2_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 388.037 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_multiply<float, float, mult_2_struct>.
Execute       set_default_model jedi_multiply<float, float, mult_2_struct> 
Execute       bind -model jedi_multiply<float, float, mult_2_struct> 
BIND OPTION: model=jedi_multiply<float, float, mult_2_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 388.267 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_multiply<float, float, mult_2_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       schedule -model jedi_concat<float, float, concat_1_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 388.480 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_concat<float, float, concat_1_struct>.
Execute       set_default_model jedi_concat<float, float, concat_1_struct> 
Execute       bind -model jedi_concat<float, float, concat_1_struct> 
BIND OPTION: model=jedi_concat<float, float, concat_1_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 388.688 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_concat<float, float, concat_1_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       schedule -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_load_2', ../../nnet_utils/nnet_dense_latency.h:89) on array 'data' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 14.34 sec.
INFO: [HLS 200-111]  Elapsed time: 14.41 seconds; current allocated memory: 400.444 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command       syn_report done; 3.91 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command       db_write done; 0.54 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       bind -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.56 sec.
INFO: [HLS 200-111]  Elapsed time: 5.01 seconds; current allocated memory: 412.749 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command       syn_report done; 4.57 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command       db_write done; 0.59 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model __hls_fptosi_float_i32 
Execute       schedule -model __hls_fptosi_float_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i32'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.2 seconds; current allocated memory: 414.336 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i32.
Execute       set_default_model __hls_fptosi_float_i32 
Execute       bind -model __hls_fptosi_float_i32 
BIND OPTION: model=__hls_fptosi_float_i32
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 414.454 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.bind.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'selu_float_float_relu1_config_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model selu<float, float, relu1_config_struct> 
Execute       schedule -model selu<float, float, relu1_config_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'selu<float, float, relu1_config_struct>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.98 sec.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 416.590 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.verbose.sched.rpt 
Command       syn_report done; 0.32 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling selu<float, float, relu1_config_struct>.
Execute       set_default_model selu<float, float, relu1_config_struct> 
Execute       bind -model selu<float, float, relu1_config_struct> 
BIND OPTION: model=selu<float, float, relu1_config_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 418.890 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.verbose.bind.rpt 
Command       syn_report done; 0.83 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.bind.adb -f 
INFO-FLOW: Finish binding selu<float, float, relu1_config_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       schedule -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 83.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.49 sec.
INFO: [HLS 200-111]  Elapsed time: 4.43 seconds; current allocated memory: 423.055 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command       syn_report done; 1.25 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0.0.0.0.0.0.0.0.0.
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       bind -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency.0.0.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 428.141 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command       syn_report done; 2.42 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'selu_float_float_relu2_config_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model selu<float, float, relu2_config_struct> 
Execute       schedule -model selu<float, float, relu2_config_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'selu<float, float, relu2_config_struct>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 430.224 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.verbose.sched.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling selu<float, float, relu2_config_struct>.
Execute       set_default_model selu<float, float, relu2_config_struct> 
Execute       bind -model selu<float, float, relu2_config_struct> 
BIND OPTION: model=selu<float, float, relu2_config_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 431.378 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.verbose.bind.rpt 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.bind.adb -f 
INFO-FLOW: Finish binding selu<float, float, relu2_config_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0 
Execute       schedule -model dense_latency.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.33 sec.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 433.163 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command       syn_report done; 0.49 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency.0.0.0.0.0.0.0.0.0.
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0 
Execute       bind -model dense_latency.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 435.240 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command       syn_report done; 0.97 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'selu_float_float_selu1_config_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model selu<float, float, selu1_config_struct> 
Execute       schedule -model selu<float, float, selu1_config_struct> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'selu<float, float, selu1_config_struct>'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('res_addr_4_write_ln781', ../../nnet_utils/nnet_activation.h:781) of variable 'selu_table5_load_2', ../../nnet_utils/nnet_activation.h:781 on array 'res' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 436.530 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.verbose.sched.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.sched.adb -f 
INFO-FLOW: Finish scheduling selu<float, float, selu1_config_struct>.
Execute       set_default_model selu<float, float, selu1_config_struct> 
Execute       bind -model selu<float, float, selu1_config_struct> 
BIND OPTION: model=selu<float, float, selu1_config_struct>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 437.436 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.verbose.bind.rpt 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.bind.adb -f 
INFO-FLOW: Finish binding selu<float, float, selu1_config_struct>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi_dnn1_float_float_dense1_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi_dnn1<float, float, dense1_config> 
Execute       schedule -model jedi_dnn1<float, float, dense1_config> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (5.845ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'jedi_dnn1_float_float_dense1_config_s' consists of the following:
	'call' operation ('call_ret2_i', ../../nnet_utils/nnet_jedi.h:177->../../nnet_utils/nnet_jedi.h:311) to 'selu<float, float, relu1_config_struct>' [59]  (1.76 ns)
	'call' operation ('call_ret3_i', ../../nnet_utils/nnet_dense.h:46->../../nnet_utils/nnet_jedi.h:181->../../nnet_utils/nnet_jedi.h:311) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0' [80]  (4.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 438.411 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.sched.adb -f 
INFO-FLOW: Finish scheduling jedi_dnn1<float, float, dense1_config>.
Execute       set_default_model jedi_dnn1<float, float, dense1_config> 
Execute       bind -model jedi_dnn1<float, float, dense1_config> 
BIND OPTION: model=jedi_dnn1<float, float, dense1_config>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.42 sec.
INFO: [HLS 200-111]  Elapsed time: 4.55 seconds; current allocated memory: 442.903 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.verbose.bind.rpt 
Command       syn_report done; 3.15 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.bind.adb -f 
INFO-FLOW: Finish binding jedi_dnn1<float, float, dense1_config>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model jedi 
Execute       schedule -model jedi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.25 seconds; current allocated memory: 444.439 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.sched.rpt 
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.sched.adb -f 
INFO-FLOW: Finish scheduling jedi.
Execute       set_default_model jedi 
Execute       bind -model jedi 
BIND OPTION: model=jedi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.32 sec.
INFO: [HLS 200-111]  Elapsed time: 3.33 seconds; current allocated memory: 446.083 MB.
Execute       syn_report -verbosereport -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.bind.rpt 
Command       syn_report done; 3.33 sec.
Execute       db_write -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.bind.adb -f 
INFO-FLOW: Finish binding jedi.
Execute       get_model_list jedi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess jedi_multiply<float, float, mult_1_struct> 
Execute       rtl_gen_preprocess jedi_multiply<float, float, mult_2_struct> 
Execute       rtl_gen_preprocess jedi_concat<float, float, concat_1_struct> 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess __hls_fptosi_float_i32 
Execute       rtl_gen_preprocess selu<float, float, relu1_config_struct> 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess selu<float, float, relu2_config_struct> 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess selu<float, float, selu1_config_struct> 
Execute       rtl_gen_preprocess jedi_dnn1<float, float, dense1_config> 
Execute       rtl_gen_preprocess jedi 
INFO-FLOW: Model list for RTL generation: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_multiply_float_float_mult_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_multiply<float, float, mult_1_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_multiply_float_float_mult_1_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 3.39 seconds; current allocated memory: 448.099 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_multiply<float, float, mult_1_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_multiply_float_float_mult_1_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl jedi_multiply<float, float, mult_1_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_multiply_float_float_mult_1_struct_s 
Execute       gen_rtl jedi_multiply<float, float, mult_1_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_multiply_float_float_mult_1_struct_s 
Execute       syn_report -csynth -model jedi_multiply<float, float, mult_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_multiply_float_float_mult_1_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_multiply<float, float, mult_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_multiply_float_float_mult_1_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_multiply<float, float, mult_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.verbose.rpt 
Execute       db_write -model jedi_multiply<float, float, mult_1_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.adb 
Execute       gen_tb_info jedi_multiply<float, float, mult_1_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_multiply_float_float_mult_2_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_multiply<float, float, mult_2_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_multiply_float_float_mult_2_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 449.496 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_multiply<float, float, mult_2_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_multiply_float_float_mult_2_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl jedi_multiply<float, float, mult_2_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_multiply_float_float_mult_2_struct_s 
Execute       gen_rtl jedi_multiply<float, float, mult_2_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_multiply_float_float_mult_2_struct_s 
Execute       syn_report -csynth -model jedi_multiply<float, float, mult_2_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_multiply_float_float_mult_2_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_multiply<float, float, mult_2_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_multiply_float_float_mult_2_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_multiply<float, float, mult_2_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.verbose.rpt 
Execute       db_write -model jedi_multiply<float, float, mult_2_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.adb 
Execute       gen_tb_info jedi_multiply<float, float, mult_2_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_concat_float_float_concat_1_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_concat<float, float, concat_1_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_mul_mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_concat_float_float_concat_1_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 450.774 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_concat_float_float_concat_1_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_concat_float_float_concat_1_struct_s 
Execute       gen_rtl jedi_concat<float, float, concat_1_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_concat_float_float_concat_1_struct_s 
Execute       syn_report -csynth -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_concat_float_float_concat_1_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_concat<float, float, concat_1_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.verbose.rpt 
Execute       db_write -model jedi_concat<float, float, concat_1_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.adb 
Execute       gen_tb_info jedi_concat<float, float, concat_1_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' is 8320 from HDL expression: ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))
INFO: [RTGEN 206-100] Generating core module 'jedi_fadd_32ns_32ns_32_4_full_dsp_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 40 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
Command       create_rtl_model done; 0.87 sec.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 461.736 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Execute       syn_report -csynth -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command       syn_report done; 1.27 sec.
Execute       syn_report -rtlxml -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.xml 
Command       syn_report done; 0.61 sec.
Execute       syn_report -verbosereport -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command       syn_report done; 5.27 sec.
Execute       db_write -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.adb 
Command       db_write done; 1.66 sec.
Execute       gen_tb_info dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model __hls_fptosi_float_i32 -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111]  Elapsed time: 9.3 seconds; current allocated memory: 488.402 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl __hls_fptosi_float_i32 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/p_hls_fptosi_float_i32 -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/p_hls_fptosi_float_i32 
Execute       gen_rtl __hls_fptosi_float_i32 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/p_hls_fptosi_float_i32 
Execute       syn_report -csynth -model __hls_fptosi_float_i32 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/p_hls_fptosi_float_i32_csynth.rpt 
Execute       syn_report -rtlxml -model __hls_fptosi_float_i32 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/p_hls_fptosi_float_i32_csynth.xml 
Execute       syn_report -verbosereport -model __hls_fptosi_float_i32 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.verbose.rpt 
Execute       db_write -model __hls_fptosi_float_i32 -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.adb 
Command       db_write done; 0.26 sec.
Execute       gen_tb_info __hls_fptosi_float_i32 -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'selu_float_float_relu1_config_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model selu<float, float, relu1_config_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_fcmp_32ns_32ns_1_2_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 40 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'selu_float_float_relu1_config_struct_s'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 494.411 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl selu<float, float, relu1_config_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/selu_float_float_relu1_config_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl selu<float, float, relu1_config_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/selu_float_float_relu1_config_struct_s 
Execute       gen_rtl selu<float, float, relu1_config_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/selu_float_float_relu1_config_struct_s 
Execute       syn_report -csynth -model selu<float, float, relu1_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/selu_float_float_relu1_config_struct_s_csynth.rpt 
Command       syn_report done; 0.34 sec.
Execute       syn_report -rtlxml -model selu<float, float, relu1_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/selu_float_float_relu1_config_struct_s_csynth.xml 
Command       syn_report done; 0.17 sec.
Execute       syn_report -verbosereport -model selu<float, float, relu1_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.verbose.rpt 
Command       syn_report done; 1.05 sec.
Execute       db_write -model selu<float, float, relu1_config_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.adb 
Command       db_write done; 0.65 sec.
Execute       gen_tb_info selu<float, float, relu1_config_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0' is 37120 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'jedi_fadd_32ns_32ns_32_4_full_dsp_1': 200 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 200 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0'.
Command       create_rtl_model done; 0.65 sec.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 514.765 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_0_0_0_0_0_0_0_0 -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0 
Execute       syn_report -csynth -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command       syn_report done; 0.9 sec.
Execute       syn_report -rtlxml -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_csynth.xml 
Command       syn_report done; 0.44 sec.
Execute       syn_report -verbosereport -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command       syn_report done; 2.91 sec.
Execute       db_write -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.adb 
Command       db_write done; 1.1 sec.
Execute       gen_tb_info dense_latency.0.0.0.0.0.0.0.0.0.0.0 -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'selu_float_float_relu2_config_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model selu<float, float, relu2_config_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_fcmp_32ns_32ns_1_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'selu_float_float_relu2_config_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 5.63 seconds; current allocated memory: 529.785 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl selu<float, float, relu2_config_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/selu_float_float_relu2_config_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl selu<float, float, relu2_config_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/selu_float_float_relu2_config_struct_s 
Execute       gen_rtl selu<float, float, relu2_config_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/selu_float_float_relu2_config_struct_s 
Execute       syn_report -csynth -model selu<float, float, relu2_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/selu_float_float_relu2_config_struct_s_csynth.rpt 
Command       syn_report done; 0.18 sec.
Execute       syn_report -rtlxml -model selu<float, float, relu2_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/selu_float_float_relu2_config_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model selu<float, float, relu2_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.verbose.rpt 
Command       syn_report done; 0.54 sec.
Execute       db_write -model selu<float, float, relu2_config_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.adb 
Command       db_write done; 0.64 sec.
Execute       gen_tb_info selu<float, float, relu2_config_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_latency.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_0_0_0_0_0_0_0_0_0' is 10880 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'jedi_fadd_32ns_32ns_32_4_full_dsp_1': 80 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 80 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 538.848 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_0_0_0_0_0_0 -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_0_0_0_0_0_0 
Execute       syn_report -csynth -model dense_latency.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command       syn_report done; 0.34 sec.
Execute       syn_report -rtlxml -model dense_latency.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_csynth.xml 
Command       syn_report done; 0.16 sec.
Execute       syn_report -verbosereport -model dense_latency.0.0.0.0.0.0.0.0.0 -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command       syn_report done; 1.12 sec.
Execute       db_write -model dense_latency.0.0.0.0.0.0.0.0.0 -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.adb 
Command       db_write done; 0.77 sec.
Execute       gen_tb_info dense_latency.0.0.0.0.0.0.0.0.0 -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'selu_float_float_selu1_config_struct_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model selu<float, float, selu1_config_struct> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'jedi_fcmp_32ns_32ns_1_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'jedi_fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'selu_float_float_selu1_config_struct_s'.
INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 545.321 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl selu<float, float, selu1_config_struct> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/selu_float_float_selu1_config_struct_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl selu<float, float, selu1_config_struct> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/selu_float_float_selu1_config_struct_s 
Execute       gen_rtl selu<float, float, selu1_config_struct> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/selu_float_float_selu1_config_struct_s 
Execute       syn_report -csynth -model selu<float, float, selu1_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/selu_float_float_selu1_config_struct_s_csynth.rpt 
Execute       syn_report -rtlxml -model selu<float, float, selu1_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/selu_float_float_selu1_config_struct_s_csynth.xml 
Execute       syn_report -verbosereport -model selu<float, float, selu1_config_struct> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.verbose.rpt 
Command       syn_report done; 0.29 sec.
Execute       db_write -model selu<float, float, selu1_config_struct> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.adb 
Command       db_write done; 0.56 sec.
Execute       gen_tb_info selu<float, float, selu1_config_struct> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi_dnn1_float_float_dense1_config_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi_dnn1<float, float, dense1_config> -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi_dnn1_float_float_dense1_config_s'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 553.790 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi_dnn1<float, float, dense1_config> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi_dnn1_float_float_dense1_config_s -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl jedi_dnn1<float, float, dense1_config> -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi_dnn1_float_float_dense1_config_s 
Execute       gen_rtl jedi_dnn1<float, float, dense1_config> -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi_dnn1_float_float_dense1_config_s 
Execute       syn_report -csynth -model jedi_dnn1<float, float, dense1_config> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_dnn1_float_float_dense1_config_s_csynth.rpt 
Execute       syn_report -rtlxml -model jedi_dnn1<float, float, dense1_config> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_dnn1_float_float_dense1_config_s_csynth.xml 
Execute       syn_report -verbosereport -model jedi_dnn1<float, float, dense1_config> -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.verbose.rpt 
Command       syn_report done; 3.08 sec.
Execute       db_write -model jedi_dnn1<float, float, dense1_config> -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.adb 
Command       db_write done; 0.55 sec.
Execute       gen_tb_info jedi_dnn1<float, float, dense1_config> -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'jedi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model jedi -vendor xilinx -mg_file /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rr_T' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/Rs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'jedi/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'jedi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/Rr_T_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/Rr_T_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d0' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'jedi/result_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_address1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_we1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'jedi/result_d1' to 0.
WARNING: [RTGEN 206-101] Port 'jedi/result_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'jedi'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 4 seconds; current allocated memory: 558.790 MB.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       gen_rtl jedi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/systemc/jedi -synmodules {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vhdl -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/vhdl/jedi 
Execute       gen_rtl jedi -istop -style xilinx -f -lang vlog -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/verilog/jedi 
Execute       syn_report -csynth -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.rpt 
Execute       syn_report -rtlxml -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/syn/report/jedi_csynth.xml 
Execute       syn_report -verbosereport -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.verbose.rpt 
Command       syn_report done; 3.07 sec.
Execute       db_write -model jedi -f -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.adb 
Command       db_write done; 0.5 sec.
Execute       gen_tb_info jedi -p /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi 
Execute       export_constraint_db -f -tool general -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       syn_report -designview -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.design.xml 
Command       syn_report done; 3.08 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model jedi -o /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks jedi 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain jedi 
INFO-FLOW: Model list for RTL component generation: {jedi_multiply<float, float, mult_1_struct>} {jedi_multiply<float, float, mult_2_struct>} {jedi_concat<float, float, concat_1_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 __hls_fptosi_float_i32 {selu<float, float, relu1_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0.0.0 {selu<float, float, relu2_config_struct>} dense_latency.0.0.0.0.0.0.0.0.0 {selu<float, float, selu1_config_struct>} {jedi_dnn1<float, float, dense1_config>} jedi
INFO-FLOW: Handling components in module [jedi_multiply_float_float_mult_1_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model jedi_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component jedi_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model jedi_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Handling components in module [jedi_multiply_float_float_mult_2_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
INFO-FLOW: Handling components in module [jedi_concat_float_float_concat_1_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_mul_mul_5ns_11ns_15_1_1.
INFO-FLOW: Append model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: Handling components in module [dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i32] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
INFO-FLOW: Handling components in module [selu_float_float_relu1_config_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.compgen.tcl 
INFO-FLOW: Found component jedi_fcmp_32ns_32ns_1_2_1.
INFO-FLOW: Append model jedi_fcmp_32ns_32ns_1_2_1
INFO-FLOW: Found component selu_float_float_relu1_config_struct_s_selu_table1.
INFO-FLOW: Append model selu_float_float_relu1_config_struct_s_selu_table1
INFO-FLOW: Handling components in module [dense_latency_0_0_0_0_0_0_0_0_0_0_0] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [selu_float_float_relu2_config_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.compgen.tcl 
INFO-FLOW: Found component selu_float_float_relu2_config_struct_s_selu_table3.
INFO-FLOW: Append model selu_float_float_relu2_config_struct_s_selu_table3
INFO-FLOW: Handling components in module [dense_latency_0_0_0_0_0_0_0_0_0] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [selu_float_float_selu1_config_struct_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.compgen.tcl 
INFO-FLOW: Found component selu_float_float_selu1_config_struct_s_selu_table5.
INFO-FLOW: Append model selu_float_float_selu1_config_struct_s_selu_table5
INFO-FLOW: Handling components in module [jedi_dnn1_float_float_dense1_config_s] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.compgen.tcl 
INFO-FLOW: Found component jedi_dnn1_float_float_dense1_config_s_cache1.
INFO-FLOW: Append model jedi_dnn1_float_float_dense1_config_s_cache1
INFO-FLOW: Found component jedi_dnn1_float_float_dense1_config_s_res_assign.
INFO-FLOW: Append model jedi_dnn1_float_float_dense1_config_s_res_assign
INFO-FLOW: Handling components in module [jedi] ... 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: Found component jedi_B_top.
INFO-FLOW: Append model jedi_B_top
INFO-FLOW: Found component jedi_B.
INFO-FLOW: Append model jedi_B
INFO-FLOW: Found component jedi_E.
INFO-FLOW: Append model jedi_E
INFO-FLOW: Append model jedi_multiply_float_float_mult_1_struct_s
INFO-FLOW: Append model jedi_multiply_float_float_mult_2_struct_s
INFO-FLOW: Append model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: Append model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model p_hls_fptosi_float_i32
INFO-FLOW: Append model selu_float_float_relu1_config_struct_s
INFO-FLOW: Append model dense_latency_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model selu_float_float_relu2_config_struct_s
INFO-FLOW: Append model dense_latency_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model selu_float_float_selu1_config_struct_s
INFO-FLOW: Append model jedi_dnn1_float_float_dense1_config_s
INFO-FLOW: Append model jedi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: jedi_fadd_32ns_32ns_32_4_full_dsp_1 jedi_fmul_32ns_32ns_32_3_max_dsp_1 jedi_mul_mul_5ns_11ns_15_1_1 jedi_fcmp_32ns_32ns_1_2_1 selu_float_float_relu1_config_struct_s_selu_table1 selu_float_float_relu2_config_struct_s_selu_table3 selu_float_float_selu1_config_struct_s_selu_table5 jedi_dnn1_float_float_dense1_config_s_cache1 jedi_dnn1_float_float_dense1_config_s_res_assign jedi_B_top jedi_B jedi_E jedi_multiply_float_float_mult_1_struct_s jedi_multiply_float_float_mult_2_struct_s jedi_concat_float_float_concat_1_struct_s dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 p_hls_fptosi_float_i32 selu_float_float_relu1_config_struct_s dense_latency_0_0_0_0_0_0_0_0_0_0_0 selu_float_float_relu2_config_struct_s dense_latency_0_0_0_0_0_0_0_0_0 selu_float_float_selu1_config_struct_s jedi_dnn1_float_float_dense1_config_s jedi
INFO-FLOW: To file: write model jedi_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model jedi_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model jedi_mul_mul_5ns_11ns_15_1_1
INFO-FLOW: To file: write model jedi_fcmp_32ns_32ns_1_2_1
INFO-FLOW: To file: write model selu_float_float_relu1_config_struct_s_selu_table1
INFO-FLOW: To file: write model selu_float_float_relu2_config_struct_s_selu_table3
INFO-FLOW: To file: write model selu_float_float_selu1_config_struct_s_selu_table5
INFO-FLOW: To file: write model jedi_dnn1_float_float_dense1_config_s_cache1
INFO-FLOW: To file: write model jedi_dnn1_float_float_dense1_config_s_res_assign
INFO-FLOW: To file: write model jedi_B_top
INFO-FLOW: To file: write model jedi_B
INFO-FLOW: To file: write model jedi_E
INFO-FLOW: To file: write model jedi_multiply_float_float_mult_1_struct_s
INFO-FLOW: To file: write model jedi_multiply_float_float_mult_2_struct_s
INFO-FLOW: To file: write model jedi_concat_float_float_concat_1_struct_s
INFO-FLOW: To file: write model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model p_hls_fptosi_float_i32
INFO-FLOW: To file: write model selu_float_float_relu1_config_struct_s
INFO-FLOW: To file: write model dense_latency_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model selu_float_float_relu2_config_struct_s
INFO-FLOW: To file: write model dense_latency_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model selu_float_float_selu1_config_struct_s
INFO-FLOW: To file: write model jedi_dnn1_float_float_dense1_config_s
INFO-FLOW: To file: write model jedi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model jedi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.09 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'selu_float_float_relu1_config_struct_s_selu_table1_rom' using block ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.59 sec.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'selu_float_float_relu2_config_struct_s_selu_table3_rom' using block ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.32 sec.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'selu_float_float_selu1_config_struct_s_selu_table5_rom' using auto ROMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'jedi_dnn1_float_float_dense1_config_s_cache1_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_dnn1_float_float_dense1_config_s_res_assign_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_top_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_B_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'jedi_E_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=jedi xml_exists=1
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute         source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.compgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=24 #gSsdmPorts=8
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.rtl_wrap.cfg.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.compgen.dataonly.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.constraint.tcl 
Execute       sc_get_clocks jedi 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/impl/misc/jedi_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/impl/misc/jedi_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/impl/misc/jedi_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_1_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_multiply_float_float_mult_2_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_concat_float_float_concat_1_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/p_hls_fptosi_float_i32.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu1_config_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_relu2_config_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/selu_float_float_selu1_config_struct_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi_dnn1_float_float_dense1_config_s.tbgen.tcl 
Execute       source /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/jedi.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/ccnas2/bdp/mzl20/proj_venv_ccgpu3/lhc_jet_tagging_NN/JEDInet_HLS_test/model_1/firmware/prj_cmd/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:12 ; elapsed = 00:04:57 . Memory (MB): peak = 1533.723 ; gain = 1011.633 ; free physical = 190377 ; free virtual = 587937
INFO: [VHDL 208-304] Generating VHDL RTL for jedi.
INFO: [VLOG 209-307] Generating Verilog RTL for jedi.
Command     autosyn done; 96.21 sec.
Command   csynth_design done; 288.49 sec.
Command ap_source done; error code: 1; 296.03 sec.
Execute cleanup_all 
Command cleanup_all done; 0.13 sec.
