module debouncer(
  input CLK,
  input switch_input,
  output reg state,
  output trans_up,
  output trans_dn
);

reg sync_0, sync_1;
always @(posedge CLK)
begin
  sync_0 = switch_input
end

always @(posedge CLK)
begin
  sync_1 = sync_0
end
