

================================================================
== Vitis HLS Report for 'convolution3_hls'
================================================================
* Date:           Fri Dec 13 17:04:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   722726|   722726|  7.227 ms|  7.227 ms|  722727|  722727|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                               |                                                                                    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                            Instance                                           |                                       Module                                       |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3_fu_342           |convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3           |     1179|     1179|  11.790 us|  11.790 us|   1179|   1179|       no|
        |grp_convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s_fu_355   |convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s   |     2403|     2403|  24.030 us|  24.030 us|   2403|   2403|       no|
        |grp_convolution3_hls_Pipeline_VITIS_LOOP_46_8_fu_378                                           |convolution3_hls_Pipeline_VITIS_LOOP_46_8                                           |       19|       19|   0.190 us|   0.190 us|     19|     19|       no|
        |grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3_fu_386  |convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3  |    45012|    45012|   0.450 ms|   0.450 ms|  45012|  45012|       no|
        |grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2_fu_406  |convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2  |    45012|    45012|   0.450 ms|   0.450 ms|  45012|  45012|       no|
        |grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1_fu_426  |convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1  |    45012|    45012|   0.450 ms|   0.450 ms|  45012|  45012|       no|
        |grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_fu_446    |convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT    |    45012|    45012|   0.450 ms|   0.450 ms|  45012|  45012|       no|
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_9  |   720312|   720312|    180078|          -|          -|     4|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%co = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 42 'alloca' 'co' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r_r"   --->   Operation 43 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias_r"   --->   Operation 44 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights_r"   --->   Operation 45 'read' 'weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r_r"   --->   Operation 46 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.23ns)   --->   "%local_input = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:16]   --->   Operation 47 'alloca' 'local_input' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 48 [1/1] (1.23ns)   --->   "%local_input_1 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:16]   --->   Operation 48 'alloca' 'local_input_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 49 [1/1] (1.23ns)   --->   "%local_input_2 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:16]   --->   Operation 49 'alloca' 'local_input_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%local_input_3 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:16]   --->   Operation 50 'alloca' 'local_input_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 51 [1/1] (1.23ns)   --->   "%local_input_4 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:16]   --->   Operation 51 'alloca' 'local_input_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%local_input_5 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:16]   --->   Operation 52 'alloca' 'local_input_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 53 [1/1] (1.23ns)   --->   "%local_weights = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 53 'alloca' 'local_weights' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 54 [1/1] (1.23ns)   --->   "%local_weights_1 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 54 'alloca' 'local_weights_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 55 [1/1] (1.23ns)   --->   "%local_weights_2 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 55 'alloca' 'local_weights_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 56 [1/1] (1.23ns)   --->   "%local_weights_3 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 56 'alloca' 'local_weights_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 57 [1/1] (1.23ns)   --->   "%local_weights_4 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 57 'alloca' 'local_weights_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%local_weights_5 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 58 'alloca' 'local_weights_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%local_weights_6 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 59 'alloca' 'local_weights_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%local_weights_7 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 60 'alloca' 'local_weights_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%local_weights_8 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 61 'alloca' 'local_weights_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 62 [1/1] (1.23ns)   --->   "%local_weights_9 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 62 'alloca' 'local_weights_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%local_weights_10 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 63 'alloca' 'local_weights_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 64 [1/1] (1.23ns)   --->   "%local_weights_11 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 64 'alloca' 'local_weights_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 65 [1/1] (1.23ns)   --->   "%local_weights_12 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 65 'alloca' 'local_weights_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 66 [1/1] (1.23ns)   --->   "%local_weights_13 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 66 'alloca' 'local_weights_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 67 [1/1] (1.23ns)   --->   "%local_weights_14 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 67 'alloca' 'local_weights_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 68 [1/1] (1.23ns)   --->   "%local_weights_15 = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:17]   --->   Operation 68 'alloca' 'local_weights_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 69 [1/1] (0.67ns)   --->   "%local_bias = alloca i64 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:18]   --->   Operation 69 'alloca' 'local_bias' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_r_read, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 70 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %weights_read, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 71 'partselect' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %bias_read, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 72 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln52 = store i5 0, i5 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 73 'store' 'store_ln52' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 74 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%INPUT_r_addr = getelementptr i32 %INPUT_r, i64 %sext_ln24" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 75 'getelementptr' 'INPUT_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 1176" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i62 %trunc_ln34_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 77 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i32 %WEIGHTS, i64 %sext_ln34" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 78 'getelementptr' 'WEIGHTS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [8/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 2400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 79 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i62 %trunc_ln" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 80 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%BIAS_addr = getelementptr i32 %BIAS, i64 %sext_ln46" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 81 'getelementptr' 'BIAS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [8/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BIAS_addr, i32 16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 82 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 83 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 1176" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 84 [7/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 2400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 84 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 85 [7/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BIAS_addr, i32 16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 85 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 86 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 1176" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 87 [6/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 2400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 87 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 88 [6/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BIAS_addr, i32 16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 88 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 89 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 1176" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 90 [5/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 2400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 90 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 91 [5/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BIAS_addr, i32 16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 91 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 92 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 1176" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 93 [4/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 2400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 93 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 94 [4/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BIAS_addr, i32 16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 94 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 95 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 1176" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 95 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 96 [3/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 2400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 96 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 97 [3/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BIAS_addr, i32 16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 97 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 98 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 1176" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 98 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 99 [2/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 2400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 99 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 100 [2/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BIAS_addr, i32 16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 100 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 101 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 1176" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 101 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 102 [1/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %WEIGHTS_addr, i32 2400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 102 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 103 [1/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %BIAS_addr, i32 16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 103 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 104 [2/2] (0.00ns)   --->   "%call_ln24 = call void @convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3, i32 %INPUT_r, i62 %trunc_ln24_1, i32 %local_input, i32 %local_input_1, i32 %local_input_2, i32 %local_input_3, i32 %local_input_4, i32 %local_input_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 104 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln34 = call void @convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_, i32 %WEIGHTS, i62 %trunc_ln34_1, i32 %local_weights, i32 %local_weights_1, i32 %local_weights_2, i32 %local_weights_3, i32 %local_weights_4, i32 %local_weights_5, i32 %local_weights_6, i32 %local_weights_7, i32 %local_weights_8, i32 %local_weights_9, i32 %local_weights_10, i32 %local_weights_11, i32 %local_weights_12, i32 %local_weights_13, i32 %local_weights_14, i32 %local_weights_15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 105 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln46 = call void @convolution3_hls_Pipeline_VITIS_LOOP_46_8, i32 %BIAS, i62 %trunc_ln, i32 %local_bias" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 106 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:4]   --->   Operation 107 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 4704, void @empty, void @empty_0, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %WEIGHTS, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 9600, void @empty_1, void @empty_0, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %WEIGHTS"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BIAS, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 16, void @empty_2, void @empty_0, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BIAS"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 1600, void @empty_3, void @empty_0, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r_r, void @empty_4, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_7, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r_r, void @empty_8, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_7, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights_r, void @empty_4, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_7, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights_r, void @empty_8, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_7, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_r, void @empty_4, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_7, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_r, void @empty_8, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_7, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_r, void @empty_4, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_5, void @empty_11, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_7, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_r, void @empty_8, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_7, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_12, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln24 = call void @convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3, i32 %INPUT_r, i62 %trunc_ln24_1, i32 %local_input, i32 %local_input_1, i32 %local_input_2, i32 %local_input_3, i32 %local_input_4, i32 %local_input_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24]   --->   Operation 125 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln34 = call void @convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_, i32 %WEIGHTS, i62 %trunc_ln34_1, i32 %local_weights, i32 %local_weights_1, i32 %local_weights_2, i32 %local_weights_3, i32 %local_weights_4, i32 %local_weights_5, i32 %local_weights_6, i32 %local_weights_7, i32 %local_weights_8, i32 %local_weights_9, i32 %local_weights_10, i32 %local_weights_11, i32 %local_weights_12, i32 %local_weights_13, i32 %local_weights_14, i32 %local_weights_15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 126 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln46 = call void @convolution3_hls_Pipeline_VITIS_LOOP_46_8, i32 %BIAS, i62 %trunc_ln, i32 %local_bias" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46]   --->   Operation 127 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln52 = br void %VITIS_LOOP_54_10" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 128 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.19>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%co_2 = load i5 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 129 'load' 'co_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %co_2, i32 4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 130 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %tmp, void %VITIS_LOOP_54_10.split, void %for.end153" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 131 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i5 %co_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 132 'zext' 'zext_ln52_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (2.11ns)   --->   "%mul_ln52 = mul i13 %zext_ln52_1, i13 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 133 'mul' 'mul_ln52' <Predicate = (!tmp)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i13 %mul_ln52" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 134 'zext' 'zext_ln52_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (1.08ns)   --->   "%add_ln52 = add i64 %zext_ln52_2, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 135 'add' 'add_ln52' <Predicate = (!tmp)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln52, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 136 'partselect' 'trunc_ln2' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.78ns)   --->   "%add_ln52_7 = add i5 %co_2, i5 4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 137 'add' 'add_ln52_7' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln52 = store i5 %add_ln52_7, i5 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 138 'store' 'store_ln52' <Predicate = (!tmp)> <Delay = 0.42>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:69]   --->   Operation 139 'ret' 'ret_ln69' <Predicate = (tmp)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i5 %co_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 140 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i5 %co_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 141 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%local_bias_addr = getelementptr i32 %local_bias, i64 0, i64 %zext_ln52" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 142 'getelementptr' 'local_bias_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [2/2] (0.67ns)   --->   "%local_bias_load = load i4 %local_bias_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 143 'load' 'local_bias_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i62 %trunc_ln2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 144 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr = getelementptr i32 %OUTPUT_r, i64 %sext_ln54" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 145 'getelementptr' 'OUTPUT_r_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (7.30ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 100" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 146 'writereq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.67>
ST_14 : Operation 147 [1/2] (0.67ns)   --->   "%local_bias_load = load i4 %local_bias_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 147 'load' 'local_bias_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 148 [2/2] (0.00ns)   --->   "%call_ln54 = call void @convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3, i32 %OUTPUT_r, i62 %trunc_ln2, i32 %local_weights, i32 %local_weights_4, i32 %local_weights_8, i32 %local_weights_12, i32 %local_input, i32 %local_input_1, i32 %local_input_2, i32 %local_input_3, i32 %local_input_4, i32 %local_input_5, i4 %trunc_ln52, i32 %local_bias_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 148 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln54 = call void @convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3, i32 %OUTPUT_r, i62 %trunc_ln2, i32 %local_weights, i32 %local_weights_4, i32 %local_weights_8, i32 %local_weights_12, i32 %local_input, i32 %local_input_1, i32 %local_input_2, i32 %local_input_3, i32 %local_input_4, i32 %local_input_5, i4 %trunc_ln52, i32 %local_bias_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 149 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 150 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 150 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 151 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 151 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 152 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 152 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 153 [1/1] (0.82ns)   --->   "%add_ln52_1 = add i13 %mul_ln52, i13 400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 153 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i13 %add_ln52_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 154 'zext' 'zext_ln52_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (1.08ns)   --->   "%add_ln52_2 = add i64 %zext_ln52_4, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 155 'add' 'add_ln52_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 156 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln52_2, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 157 'partselect' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%or_ln52 = or i4 %trunc_ln52, i4 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 158 'or' 'or_ln52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i4 %or_ln52" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 159 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 160 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%local_bias_addr_1 = getelementptr i32 %local_bias, i64 0, i64 %zext_ln52_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 161 'getelementptr' 'local_bias_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [2/2] (0.67ns)   --->   "%local_bias_load_1 = load i4 %local_bias_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 162 'load' 'local_bias_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i62 %trunc_ln54_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 163 'sext' 'sext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr_1 = getelementptr i32 %OUTPUT_r, i64 %sext_ln54_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 164 'getelementptr' 'OUTPUT_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (7.30ns)   --->   "%empty_31 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %OUTPUT_r_addr_1, i32 100" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 165 'writereq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 0.67>
ST_21 : Operation 166 [1/2] (0.67ns)   --->   "%local_bias_load_1 = load i4 %local_bias_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 166 'load' 'local_bias_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 167 [2/2] (0.00ns)   --->   "%call_ln54 = call void @convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.2, i32 %OUTPUT_r, i62 %trunc_ln54_1, i32 %local_weights_1, i32 %local_weights_5, i32 %local_weights_9, i32 %local_weights_13, i32 %local_input, i32 %local_input_1, i32 %local_input_2, i32 %local_input_3, i32 %local_input_4, i32 %local_input_5, i4 %trunc_ln52, i32 %local_bias_load_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 167 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 168 [1/2] (0.00ns)   --->   "%call_ln54 = call void @convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.2, i32 %OUTPUT_r, i62 %trunc_ln54_1, i32 %local_weights_1, i32 %local_weights_5, i32 %local_weights_9, i32 %local_weights_13, i32 %local_input, i32 %local_input_1, i32 %local_input_2, i32 %local_input_3, i32 %local_input_4, i32 %local_input_5, i4 %trunc_ln52, i32 %local_bias_load_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 168 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 169 [5/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 169 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 170 [4/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 170 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 171 [3/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 171 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 172 [1/1] (0.82ns)   --->   "%add_ln52_3 = add i13 %mul_ln52, i13 800" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 172 'add' 'add_ln52_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln52_5 = zext i13 %add_ln52_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 173 'zext' 'zext_ln52_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (1.08ns)   --->   "%add_ln52_4 = add i64 %zext_ln52_5, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 174 'add' 'add_ln52_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 175 [2/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 175 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln52_4, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 176 'partselect' 'trunc_ln54_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 177 [1/1] (0.82ns)   --->   "%add_ln52_5 = add i13 %mul_ln52, i13 1200" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 177 'add' 'add_ln52_5' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln52_6 = zext i13 %add_ln52_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 178 'zext' 'zext_ln52_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 179 [1/1] (1.08ns)   --->   "%add_ln52_6 = add i64 %zext_ln52_6, i64 %output_r_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 179 'add' 'add_ln52_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln54_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln52_6, i32 2, i32 63" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 180 'partselect' 'trunc_ln54_3' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 181 [1/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 181 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln52_1 = or i4 %trunc_ln52, i4 2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 182 'or' 'or_ln52_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 183 [1/1] (0.00ns)   --->   "%or_ln52_1_cast = zext i4 %or_ln52_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 183 'zext' 'or_ln52_1_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "%local_bias_addr_2 = getelementptr i32 %local_bias, i64 0, i64 %or_ln52_1_cast" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 184 'getelementptr' 'local_bias_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 185 [2/2] (0.67ns)   --->   "%local_bias_load_2 = load i4 %local_bias_addr_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 185 'load' 'local_bias_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_27 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln54_2 = sext i62 %trunc_ln54_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 186 'sext' 'sext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 187 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr_2 = getelementptr i32 %OUTPUT_r, i64 %sext_ln54_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 187 'getelementptr' 'OUTPUT_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 188 [1/1] (7.30ns)   --->   "%empty_33 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %OUTPUT_r_addr_2, i32 100" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 188 'writereq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 0.67>
ST_28 : Operation 189 [1/2] (0.67ns)   --->   "%local_bias_load_2 = load i4 %local_bias_addr_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 189 'load' 'local_bias_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_28 : Operation 190 [2/2] (0.00ns)   --->   "%call_ln54 = call void @convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.1, i32 %OUTPUT_r, i62 %trunc_ln54_2, i32 %local_weights_2, i32 %local_weights_6, i32 %local_weights_10, i32 %local_weights_14, i32 %local_input, i32 %local_input_1, i32 %local_input_2, i32 %local_input_3, i32 %local_input_4, i32 %local_input_5, i4 %trunc_ln52, i32 %local_bias_load_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 190 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 191 [1/2] (0.00ns)   --->   "%call_ln54 = call void @convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.1, i32 %OUTPUT_r, i62 %trunc_ln54_2, i32 %local_weights_2, i32 %local_weights_6, i32 %local_weights_10, i32 %local_weights_14, i32 %local_input, i32 %local_input_1, i32 %local_input_2, i32 %local_input_3, i32 %local_input_4, i32 %local_input_5, i4 %trunc_ln52, i32 %local_bias_load_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 191 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 192 [5/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 192 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 193 [4/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 193 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 194 [3/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 194 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 195 [2/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 195 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 196 [1/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 196 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln52_2 = or i4 %trunc_ln52, i4 3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 197 'or' 'or_ln52_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 198 [1/1] (0.00ns)   --->   "%or_ln52_2_cast = zext i4 %or_ln52_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 198 'zext' 'or_ln52_2_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 199 [1/1] (0.00ns)   --->   "%local_bias_addr_3 = getelementptr i32 %local_bias, i64 0, i64 %or_ln52_2_cast" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 199 'getelementptr' 'local_bias_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 200 [2/2] (0.67ns)   --->   "%local_bias_load_3 = load i4 %local_bias_addr_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 200 'load' 'local_bias_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln54_3 = sext i62 %trunc_ln54_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 201 'sext' 'sext_ln54_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 202 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr_3 = getelementptr i32 %OUTPUT_r, i64 %sext_ln54_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 202 'getelementptr' 'OUTPUT_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 203 [1/1] (7.30ns)   --->   "%empty_35 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %OUTPUT_r_addr_3, i32 100" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 203 'writereq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 0.67>
ST_35 : Operation 204 [1/2] (0.67ns)   --->   "%local_bias_load_3 = load i4 %local_bias_addr_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 204 'load' 'local_bias_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 205 [2/2] (0.00ns)   --->   "%call_ln54 = call void @convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT, i32 %OUTPUT_r, i62 %trunc_ln54_3, i32 %local_weights_3, i32 %local_weights_7, i32 %local_weights_11, i32 %local_weights_15, i32 %local_input, i32 %local_input_1, i32 %local_input_2, i32 %local_input_3, i32 %local_input_4, i32 %local_input_5, i4 %trunc_ln52, i32 %local_bias_load_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 205 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 206 [1/2] (0.00ns)   --->   "%call_ln54 = call void @convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT, i32 %OUTPUT_r, i62 %trunc_ln54_3, i32 %local_weights_3, i32 %local_weights_7, i32 %local_weights_11, i32 %local_weights_15, i32 %local_input, i32 %local_input_1, i32 %local_input_2, i32 %local_input_3, i32 %local_input_4, i32 %local_input_5, i4 %trunc_ln52, i32 %local_bias_load_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 206 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 207 [5/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 207 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 208 [4/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 208 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 209 [3/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 209 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 210 [2/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 210 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 211 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 211 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 212 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 213 [1/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %OUTPUT_r_addr_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 213 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln52 = br void %VITIS_LOOP_54_10" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52]   --->   Operation 214 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ WEIGHTS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ BIAS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ OUTPUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
co                     (alloca           ) [ 011111111111111111111111111111111111111111]
output_r_read          (read             ) [ 001111111111111111111111111111111111111111]
bias_read              (read             ) [ 000000000000000000000000000000000000000000]
weights_read           (read             ) [ 000000000000000000000000000000000000000000]
input_r_read           (read             ) [ 000000000000000000000000000000000000000000]
local_input            (alloca           ) [ 001111111111111111111111111111111111111111]
local_input_1          (alloca           ) [ 001111111111111111111111111111111111111111]
local_input_2          (alloca           ) [ 001111111111111111111111111111111111111111]
local_input_3          (alloca           ) [ 001111111111111111111111111111111111111111]
local_input_4          (alloca           ) [ 001111111111111111111111111111111111111111]
local_input_5          (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights          (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_1        (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_2        (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_3        (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_4        (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_5        (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_6        (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_7        (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_8        (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_9        (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_10       (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_11       (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_12       (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_13       (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_14       (alloca           ) [ 001111111111111111111111111111111111111111]
local_weights_15       (alloca           ) [ 001111111111111111111111111111111111111111]
local_bias             (alloca           ) [ 001111111111111111111111111111111111111111]
trunc_ln24_1           (partselect       ) [ 001111111111000000000000000000000000000000]
trunc_ln34_1           (partselect       ) [ 001111111111000000000000000000000000000000]
trunc_ln               (partselect       ) [ 001111111111000000000000000000000000000000]
store_ln52             (store            ) [ 000000000000000000000000000000000000000000]
sext_ln24              (sext             ) [ 000000000000000000000000000000000000000000]
INPUT_r_addr           (getelementptr    ) [ 000111111100000000000000000000000000000000]
sext_ln34              (sext             ) [ 000000000000000000000000000000000000000000]
WEIGHTS_addr           (getelementptr    ) [ 000111111100000000000000000000000000000000]
sext_ln46              (sext             ) [ 000000000000000000000000000000000000000000]
BIAS_addr              (getelementptr    ) [ 000111111100000000000000000000000000000000]
empty                  (readreq          ) [ 000000000000000000000000000000000000000000]
empty_27               (readreq          ) [ 000000000000000000000000000000000000000000]
empty_28               (readreq          ) [ 000000000000000000000000000000000000000000]
spectopmodule_ln4      (spectopmodule    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000000000000]
call_ln24              (call             ) [ 000000000000000000000000000000000000000000]
call_ln34              (call             ) [ 000000000000000000000000000000000000000000]
call_ln46              (call             ) [ 000000000000000000000000000000000000000000]
br_ln52                (br               ) [ 000000000000000000000000000000000000000000]
co_2                   (load             ) [ 000000000000010000000000000000000000000000]
tmp                    (bitselect        ) [ 000000000000111111111111111111111111111111]
br_ln52                (br               ) [ 000000000000000000000000000000000000000000]
zext_ln52_1            (zext             ) [ 000000000000000000000000000000000000000000]
mul_ln52               (mul              ) [ 000000000000011111111111111000000000000000]
zext_ln52_2            (zext             ) [ 000000000000000000000000000000000000000000]
add_ln52               (add              ) [ 000000000000000000000000000000000000000000]
trunc_ln2              (partselect       ) [ 000000000000011100000000000000000000000000]
add_ln52_7             (add              ) [ 000000000000000000000000000000000000000000]
store_ln52             (store            ) [ 000000000000000000000000000000000000000000]
ret_ln69               (ret              ) [ 000000000000000000000000000000000000000000]
zext_ln52              (zext             ) [ 000000000000000000000000000000000000000000]
trunc_ln52             (trunc            ) [ 000000000000001111111111111111111111100000]
local_bias_addr        (getelementptr    ) [ 000000000000001000000000000000000000000000]
sext_ln54              (sext             ) [ 000000000000000000000000000000000000000000]
OUTPUT_r_addr          (getelementptr    ) [ 000000000000001111111000000000000000000000]
empty_29               (writereq         ) [ 000000000000000000000000000000000000000000]
local_bias_load        (load             ) [ 000000000000000100000000000000000000000000]
call_ln54              (call             ) [ 000000000000000000000000000000000000000000]
add_ln52_1             (add              ) [ 000000000000000000000000000000000000000000]
zext_ln52_4            (zext             ) [ 000000000000000000000000000000000000000000]
add_ln52_2             (add              ) [ 000000000000000000000000000000000000000000]
trunc_ln54_1           (partselect       ) [ 000000000000000000001110000000000000000000]
or_ln52                (or               ) [ 000000000000000000000000000000000000000000]
zext_ln52_3            (zext             ) [ 000000000000000000000000000000000000000000]
empty_30               (writeresp        ) [ 000000000000000000000000000000000000000000]
local_bias_addr_1      (getelementptr    ) [ 000000000000000000000100000000000000000000]
sext_ln54_1            (sext             ) [ 000000000000000000000000000000000000000000]
OUTPUT_r_addr_1        (getelementptr    ) [ 000000000000000000000111111100000000000000]
empty_31               (writereq         ) [ 000000000000000000000000000000000000000000]
local_bias_load_1      (load             ) [ 000000000000000000000010000000000000000000]
call_ln54              (call             ) [ 000000000000000000000000000000000000000000]
add_ln52_3             (add              ) [ 000000000000000000000000000000000000000000]
zext_ln52_5            (zext             ) [ 000000000000000000000000000000000000000000]
add_ln52_4             (add              ) [ 000000000000000000000000000000000000000000]
trunc_ln54_2           (partselect       ) [ 000000000000000000000000000111000000000000]
add_ln52_5             (add              ) [ 000000000000000000000000000000000000000000]
zext_ln52_6            (zext             ) [ 000000000000000000000000000000000000000000]
add_ln52_6             (add              ) [ 000000000000000000000000000000000000000000]
trunc_ln54_3           (partselect       ) [ 000000000000000000000000000111111111100000]
empty_32               (writeresp        ) [ 000000000000000000000000000000000000000000]
or_ln52_1              (or               ) [ 000000000000000000000000000000000000000000]
or_ln52_1_cast         (zext             ) [ 000000000000000000000000000000000000000000]
local_bias_addr_2      (getelementptr    ) [ 000000000000000000000000000010000000000000]
sext_ln54_2            (sext             ) [ 000000000000000000000000000000000000000000]
OUTPUT_r_addr_2        (getelementptr    ) [ 000000000000000000000000000011111110000000]
empty_33               (writereq         ) [ 000000000000000000000000000000000000000000]
local_bias_load_2      (load             ) [ 000000000000000000000000000001000000000000]
call_ln54              (call             ) [ 000000000000000000000000000000000000000000]
empty_34               (writeresp        ) [ 000000000000000000000000000000000000000000]
or_ln52_2              (or               ) [ 000000000000000000000000000000000000000000]
or_ln52_2_cast         (zext             ) [ 000000000000000000000000000000000000000000]
local_bias_addr_3      (getelementptr    ) [ 000000000000000000000000000000000001000000]
sext_ln54_3            (sext             ) [ 000000000000000000000000000000000000000000]
OUTPUT_r_addr_3        (getelementptr    ) [ 000000000000000000000000000000000001111111]
empty_35               (writereq         ) [ 000000000000000000000000000000000000000000]
local_bias_load_3      (load             ) [ 000000000000000000000000000000000000100000]
call_ln54              (call             ) [ 000000000000000000000000000000000000000000]
speclooptripcount_ln52 (speclooptripcount) [ 000000000000000000000000000000000000000000]
specloopname_ln52      (specloopname     ) [ 000000000000000000000000000000000000000000]
empty_36               (writeresp        ) [ 000000000000000000000000000000000000000000]
br_ln52                (br               ) [ 000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="WEIGHTS">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="BIAS">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BIAS"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUTPUT_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_r_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution3_hls_Pipeline_VITIS_LOOP_46_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT.1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="co_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="local_input_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_input/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="local_input_1_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_input_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="local_input_2_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_input_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="local_input_3_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_input_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="local_input_4_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_input_4/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="local_input_5_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_input_5/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="local_weights_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="local_weights_1_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="local_weights_2_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="local_weights_3_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="local_weights_4_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="local_weights_5_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_5/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="local_weights_6_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_6/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="local_weights_7_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_7/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="local_weights_8_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_8/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="local_weights_9_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_9/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="local_weights_10_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_10/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="local_weights_11_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_11/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="local_weights_12_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_12/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="local_weights_13_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_13/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="local_weights_14_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_14/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="local_weights_15_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_weights_15/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="local_bias_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_bias/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="output_r_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="bias_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="weights_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="input_r_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_readreq_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="12" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_readreq_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="13" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_27/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_readreq_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_28/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_writeresp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_29/13 empty_30/16 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_writeresp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="8" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_31/20 empty_32/23 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_writeresp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_33/27 empty_34/30 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_writeresp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="8" slack="0"/>
<pin id="305" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_35/34 empty_36/37 "/>
</bind>
</comp>

<comp id="309" class="1004" name="local_bias_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_bias_addr/13 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_bias_load/13 local_bias_load_1/20 local_bias_load_2/27 local_bias_load_3/34 "/>
</bind>
</comp>

<comp id="321" class="1004" name="local_bias_addr_1_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="4" slack="0"/>
<pin id="325" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_bias_addr_1/20 "/>
</bind>
</comp>

<comp id="328" class="1004" name="local_bias_addr_2_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_bias_addr_2/27 "/>
</bind>
</comp>

<comp id="335" class="1004" name="local_bias_addr_3_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="4" slack="0"/>
<pin id="339" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_bias_addr_3/34 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="0" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="62" slack="9"/>
<pin id="346" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="352" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/10 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="0" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="62" slack="9"/>
<pin id="359" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="364" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="365" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="366" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="368" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="375" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/10 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_convolution3_hls_Pipeline_VITIS_LOOP_46_8_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="0" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="62" slack="9"/>
<pin id="382" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/10 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="0" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="62" slack="2"/>
<pin id="390" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="13" bw="4" slack="1"/>
<pin id="401" dir="0" index="14" bw="32" slack="0"/>
<pin id="402" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/14 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="0" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="62" slack="2"/>
<pin id="410" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="420" dir="0" index="13" bw="4" slack="8"/>
<pin id="421" dir="0" index="14" bw="32" slack="0"/>
<pin id="422" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/21 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="0" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="62" slack="2"/>
<pin id="430" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="437" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="13" bw="4" slack="15"/>
<pin id="441" dir="0" index="14" bw="32" slack="0"/>
<pin id="442" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/28 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="0" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="62" slack="9"/>
<pin id="450" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="451" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="452" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="455" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="459" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="13" bw="4" slack="22"/>
<pin id="461" dir="0" index="14" bw="32" slack="0"/>
<pin id="462" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/35 "/>
</bind>
</comp>

<comp id="466" class="1005" name="reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_bias_load local_bias_load_1 local_bias_load_2 local_bias_load_3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln24_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="62" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="0"/>
<pin id="477" dir="0" index="2" bw="3" slack="0"/>
<pin id="478" dir="0" index="3" bw="7" slack="0"/>
<pin id="479" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_1/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="trunc_ln34_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="62" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="0" index="2" bw="3" slack="0"/>
<pin id="488" dir="0" index="3" bw="7" slack="0"/>
<pin id="489" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln34_1/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="62" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="0" index="2" bw="3" slack="0"/>
<pin id="498" dir="0" index="3" bw="7" slack="0"/>
<pin id="499" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln52_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="5" slack="0"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sext_ln24_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="62" slack="1"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="INPUT_r_addr_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="62" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="INPUT_r_addr/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sext_ln34_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="62" slack="1"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="WEIGHTS_addr_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="62" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln46_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="62" slack="1"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="BIAS_addr_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="62" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIAS_addr/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="co_2_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="11"/>
<pin id="541" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="co_2/12 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="5" slack="0"/>
<pin id="545" dir="0" index="2" bw="4" slack="0"/>
<pin id="546" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln52_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/12 "/>
</bind>
</comp>

<comp id="554" class="1004" name="mul_ln52_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="0" index="1" bw="10" slack="0"/>
<pin id="557" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln52/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln52_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="13" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_2/12 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln52_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="13" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="11"/>
<pin id="567" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/12 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="62" slack="0"/>
<pin id="571" dir="0" index="1" bw="64" slack="0"/>
<pin id="572" dir="0" index="2" bw="3" slack="0"/>
<pin id="573" dir="0" index="3" bw="7" slack="0"/>
<pin id="574" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/12 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln52_7_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="0"/>
<pin id="581" dir="0" index="1" bw="4" slack="0"/>
<pin id="582" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_7/12 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln52_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="0" index="1" bw="5" slack="11"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/12 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln52_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="1"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/13 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln52_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="1"/>
<pin id="596" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/13 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln54_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="62" slack="1"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/13 "/>
</bind>
</comp>

<comp id="600" class="1004" name="OUTPUT_r_addr_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="62" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr/13 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln52_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="13" slack="7"/>
<pin id="609" dir="0" index="1" bw="10" slack="0"/>
<pin id="610" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/19 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln52_4_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="13" slack="0"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_4/19 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln52_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="13" slack="0"/>
<pin id="618" dir="0" index="1" bw="64" slack="18"/>
<pin id="619" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_2/19 "/>
</bind>
</comp>

<comp id="621" class="1004" name="trunc_ln54_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="62" slack="0"/>
<pin id="623" dir="0" index="1" bw="64" slack="0"/>
<pin id="624" dir="0" index="2" bw="3" slack="0"/>
<pin id="625" dir="0" index="3" bw="7" slack="0"/>
<pin id="626" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln54_1/19 "/>
</bind>
</comp>

<comp id="631" class="1004" name="or_ln52_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="7"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/20 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln52_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_3/20 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln54_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="62" slack="1"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_1/20 "/>
</bind>
</comp>

<comp id="644" class="1004" name="OUTPUT_r_addr_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="62" slack="0"/>
<pin id="647" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr_1/20 "/>
</bind>
</comp>

<comp id="651" class="1004" name="add_ln52_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="13" slack="14"/>
<pin id="653" dir="0" index="1" bw="11" slack="0"/>
<pin id="654" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_3/26 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln52_5_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="13" slack="0"/>
<pin id="658" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_5/26 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln52_4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="13" slack="0"/>
<pin id="662" dir="0" index="1" bw="64" slack="25"/>
<pin id="663" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_4/26 "/>
</bind>
</comp>

<comp id="665" class="1004" name="trunc_ln54_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="62" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="0"/>
<pin id="668" dir="0" index="2" bw="3" slack="0"/>
<pin id="669" dir="0" index="3" bw="7" slack="0"/>
<pin id="670" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln54_2/26 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln52_5_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="13" slack="14"/>
<pin id="677" dir="0" index="1" bw="12" slack="0"/>
<pin id="678" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_5/26 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln52_6_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="13" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_6/26 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln52_6_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="13" slack="0"/>
<pin id="686" dir="0" index="1" bw="64" slack="25"/>
<pin id="687" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_6/26 "/>
</bind>
</comp>

<comp id="689" class="1004" name="trunc_ln54_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="62" slack="0"/>
<pin id="691" dir="0" index="1" bw="64" slack="0"/>
<pin id="692" dir="0" index="2" bw="3" slack="0"/>
<pin id="693" dir="0" index="3" bw="7" slack="0"/>
<pin id="694" dir="1" index="4" bw="62" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln54_3/26 "/>
</bind>
</comp>

<comp id="699" class="1004" name="or_ln52_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="4" slack="14"/>
<pin id="701" dir="0" index="1" bw="3" slack="0"/>
<pin id="702" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_1/27 "/>
</bind>
</comp>

<comp id="704" class="1004" name="or_ln52_1_cast_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="0"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="or_ln52_1_cast/27 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sext_ln54_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="62" slack="1"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_2/27 "/>
</bind>
</comp>

<comp id="712" class="1004" name="OUTPUT_r_addr_2_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="0" index="1" bw="62" slack="0"/>
<pin id="715" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr_2/27 "/>
</bind>
</comp>

<comp id="719" class="1004" name="or_ln52_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="21"/>
<pin id="721" dir="0" index="1" bw="3" slack="0"/>
<pin id="722" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_2/34 "/>
</bind>
</comp>

<comp id="724" class="1004" name="or_ln52_2_cast_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="4" slack="0"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="or_ln52_2_cast/34 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sext_ln54_3_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="62" slack="8"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_3/34 "/>
</bind>
</comp>

<comp id="732" class="1004" name="OUTPUT_r_addr_3_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="0" index="1" bw="62" slack="0"/>
<pin id="735" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUTPUT_r_addr_3/34 "/>
</bind>
</comp>

<comp id="739" class="1005" name="co_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="0"/>
<pin id="741" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co "/>
</bind>
</comp>

<comp id="746" class="1005" name="output_r_read_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="11"/>
<pin id="748" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="754" class="1005" name="trunc_ln24_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="62" slack="1"/>
<pin id="756" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_1 "/>
</bind>
</comp>

<comp id="760" class="1005" name="trunc_ln34_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="62" slack="1"/>
<pin id="762" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34_1 "/>
</bind>
</comp>

<comp id="766" class="1005" name="trunc_ln_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="62" slack="1"/>
<pin id="768" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="772" class="1005" name="INPUT_r_addr_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="INPUT_r_addr "/>
</bind>
</comp>

<comp id="777" class="1005" name="WEIGHTS_addr_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="782" class="1005" name="BIAS_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_addr "/>
</bind>
</comp>

<comp id="787" class="1005" name="co_2_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="5" slack="1"/>
<pin id="789" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co_2 "/>
</bind>
</comp>

<comp id="796" class="1005" name="mul_ln52_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="13" slack="7"/>
<pin id="798" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln52 "/>
</bind>
</comp>

<comp id="803" class="1005" name="trunc_ln2_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="62" slack="1"/>
<pin id="805" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="809" class="1005" name="trunc_ln52_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="4" slack="1"/>
<pin id="811" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln52 "/>
</bind>
</comp>

<comp id="820" class="1005" name="local_bias_addr_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="1"/>
<pin id="822" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="local_bias_addr "/>
</bind>
</comp>

<comp id="825" class="1005" name="OUTPUT_r_addr_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="3"/>
<pin id="827" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr "/>
</bind>
</comp>

<comp id="830" class="1005" name="trunc_ln54_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="62" slack="1"/>
<pin id="832" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="local_bias_addr_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="4" slack="1"/>
<pin id="838" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="local_bias_addr_1 "/>
</bind>
</comp>

<comp id="841" class="1005" name="OUTPUT_r_addr_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="3"/>
<pin id="843" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr_1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="trunc_ln54_2_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="62" slack="1"/>
<pin id="848" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54_2 "/>
</bind>
</comp>

<comp id="852" class="1005" name="trunc_ln54_3_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="62" slack="8"/>
<pin id="854" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln54_3 "/>
</bind>
</comp>

<comp id="858" class="1005" name="local_bias_addr_2_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="4" slack="1"/>
<pin id="860" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="local_bias_addr_2 "/>
</bind>
</comp>

<comp id="863" class="1005" name="OUTPUT_r_addr_2_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="3"/>
<pin id="865" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr_2 "/>
</bind>
</comp>

<comp id="868" class="1005" name="local_bias_addr_3_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="4" slack="1"/>
<pin id="870" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="local_bias_addr_3 "/>
</bind>
</comp>

<comp id="873" class="1005" name="OUTPUT_r_addr_3_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="3"/>
<pin id="875" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="OUTPUT_r_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="104" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="106" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="284"><net_src comp="110" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="290"><net_src comp="104" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="106" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="292"><net_src comp="110" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="298"><net_src comp="104" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="106" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="300"><net_src comp="110" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="306"><net_src comp="104" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="106" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="308"><net_src comp="110" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="314"><net_src comp="102" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="102" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="321" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="333"><net_src comp="102" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="328" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="340"><net_src comp="102" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="335" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="0" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="376"><net_src comp="40" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="377"><net_src comp="2" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="384"><net_src comp="42" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="4" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="403"><net_src comp="108" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="404"><net_src comp="6" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="405"><net_src comp="315" pin="3"/><net_sink comp="386" pin=14"/></net>

<net id="423"><net_src comp="114" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="424"><net_src comp="6" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="425"><net_src comp="315" pin="3"/><net_sink comp="406" pin=14"/></net>

<net id="443"><net_src comp="122" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="444"><net_src comp="6" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="445"><net_src comp="315" pin="3"/><net_sink comp="426" pin=14"/></net>

<net id="463"><net_src comp="126" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="464"><net_src comp="6" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="465"><net_src comp="315" pin="3"/><net_sink comp="446" pin=14"/></net>

<net id="469"><net_src comp="315" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="386" pin=14"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="406" pin=14"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="426" pin=14"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="446" pin=14"/></net>

<net id="480"><net_src comp="22" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="250" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="24" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="26" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="490"><net_src comp="22" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="244" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="24" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="26" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="500"><net_src comp="22" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="238" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="24" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="26" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="508"><net_src comp="28" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="516"><net_src comp="0" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="512" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="526"><net_src comp="2" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="522" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="536"><net_src comp="4" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="532" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="547"><net_src comp="94" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="539" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="96" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="553"><net_src comp="539" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="98" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="575"><net_src comp="22" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="564" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="24" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="578"><net_src comp="26" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="583"><net_src comp="539" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="100" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="590" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="604"><net_src comp="6" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="600" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="611"><net_src comp="98" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="607" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="627"><net_src comp="22" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="616" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="24" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="630"><net_src comp="26" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="635"><net_src comp="112" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="631" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="648"><net_src comp="6" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="650"><net_src comp="644" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="655"><net_src comp="116" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="651" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="656" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="671"><net_src comp="22" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="660" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="24" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="26" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="679"><net_src comp="118" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="675" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="680" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="695"><net_src comp="22" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="684" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="24" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="26" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="703"><net_src comp="120" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="699" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="716"><net_src comp="6" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="718"><net_src comp="712" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="723"><net_src comp="124" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="719" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="736"><net_src comp="6" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="729" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="738"><net_src comp="732" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="742"><net_src comp="136" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="749"><net_src comp="232" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="757"><net_src comp="474" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="763"><net_src comp="484" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="769"><net_src comp="494" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="775"><net_src comp="512" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="780"><net_src comp="522" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="785"><net_src comp="532" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="790"><net_src comp="539" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="799"><net_src comp="554" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="802"><net_src comp="796" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="806"><net_src comp="569" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="812"><net_src comp="594" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="386" pin=13"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="406" pin=13"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="426" pin=13"/></net>

<net id="818"><net_src comp="809" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="819"><net_src comp="809" pin="1"/><net_sink comp="446" pin=13"/></net>

<net id="823"><net_src comp="309" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="828"><net_src comp="600" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="833"><net_src comp="621" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="839"><net_src comp="321" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="844"><net_src comp="644" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="849"><net_src comp="665" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="855"><net_src comp="689" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="861"><net_src comp="328" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="866"><net_src comp="712" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="871"><net_src comp="335" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="876"><net_src comp="732" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="301" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
 - Input state : 
	Port: convolution3_hls : INPUT_r | {2 3 4 5 6 7 8 9 10 11 }
	Port: convolution3_hls : WEIGHTS | {2 3 4 5 6 7 8 9 10 11 }
	Port: convolution3_hls : BIAS | {2 3 4 5 6 7 8 9 10 11 }
	Port: convolution3_hls : input_r_r | {1 }
	Port: convolution3_hls : weights_r | {1 }
	Port: convolution3_hls : bias_r | {1 }
	Port: convolution3_hls : output_r_r | {1 }
  - Chain level:
	State 1
		store_ln52 : 1
	State 2
		INPUT_r_addr : 1
		empty : 2
		WEIGHTS_addr : 1
		empty_27 : 2
		BIAS_addr : 1
		empty_28 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		tmp : 1
		br_ln52 : 2
		zext_ln52_1 : 1
		mul_ln52 : 2
		zext_ln52_2 : 3
		add_ln52 : 4
		trunc_ln2 : 5
		add_ln52_7 : 1
		store_ln52 : 2
	State 13
		local_bias_addr : 1
		local_bias_load : 2
		OUTPUT_r_addr : 1
		empty_29 : 2
	State 14
		call_ln54 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
		zext_ln52_4 : 1
		add_ln52_2 : 2
		trunc_ln54_1 : 3
	State 20
		local_bias_addr_1 : 1
		local_bias_load_1 : 2
		OUTPUT_r_addr_1 : 1
		empty_31 : 2
	State 21
		call_ln54 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
		zext_ln52_5 : 1
		add_ln52_4 : 2
		trunc_ln54_2 : 3
		zext_ln52_6 : 1
		add_ln52_6 : 2
		trunc_ln54_3 : 3
	State 27
		local_bias_addr_2 : 1
		local_bias_load_2 : 2
		OUTPUT_r_addr_2 : 1
		empty_33 : 2
	State 28
		call_ln54 : 1
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		local_bias_addr_3 : 1
		local_bias_load_3 : 2
		OUTPUT_r_addr_3 : 1
		empty_35 : 2
	State 35
		call_ln54 : 1
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                        Functional Unit                                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |      grp_convolution3_hls_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3_fu_342     |    0    |    0    |   131   |   179   |
|          |  grp_convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s_fu_355 |    0    |    0    |   142   |   259   |
|          |                      grp_convolution3_hls_Pipeline_VITIS_LOOP_46_8_fu_378                     |    0    |    0    |   107   |    24   |
|   call   | grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3_fu_386 |    5    |  5.173  |   824   |   980   |
|          | grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2_fu_406 |    5    |  5.173  |   824   |   980   |
|          | grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1_fu_426 |    5    |  5.173  |   824   |   980   |
|          |  grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_fu_446  |    5    |  5.173  |   824   |   980   |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        add_ln52_fu_564                                        |    0    |    0    |    0    |    71   |
|          |                                       add_ln52_7_fu_579                                       |    0    |    0    |    0    |    12   |
|          |                                       add_ln52_1_fu_607                                       |    0    |    0    |    0    |    20   |
|    add   |                                       add_ln52_2_fu_616                                       |    0    |    0    |    0    |    71   |
|          |                                       add_ln52_3_fu_651                                       |    0    |    0    |    0    |    20   |
|          |                                       add_ln52_4_fu_660                                       |    0    |    0    |    0    |    71   |
|          |                                       add_ln52_5_fu_675                                       |    0    |    0    |    0    |    20   |
|          |                                       add_ln52_6_fu_684                                       |    0    |    0    |    0    |    71   |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                        mul_ln52_fu_554                                        |    0    |    0    |    0    |    62   |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   output_r_read_read_fu_232                                   |    0    |    0    |    0    |    0    |
|   read   |                                     bias_read_read_fu_238                                     |    0    |    0    |    0    |    0    |
|          |                                    weights_read_read_fu_244                                   |    0    |    0    |    0    |    0    |
|          |                                    input_r_read_read_fu_250                                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       grp_readreq_fu_256                                      |    0    |    0    |    0    |    0    |
|  readreq |                                       grp_readreq_fu_263                                      |    0    |    0    |    0    |    0    |
|          |                                       grp_readreq_fu_270                                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      grp_writeresp_fu_277                                     |    0    |    0    |    0    |    0    |
| writeresp|                                      grp_writeresp_fu_285                                     |    0    |    0    |    0    |    0    |
|          |                                      grp_writeresp_fu_293                                     |    0    |    0    |    0    |    0    |
|          |                                      grp_writeresp_fu_301                                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      trunc_ln24_1_fu_474                                      |    0    |    0    |    0    |    0    |
|          |                                      trunc_ln34_1_fu_484                                      |    0    |    0    |    0    |    0    |
|          |                                        trunc_ln_fu_494                                        |    0    |    0    |    0    |    0    |
|partselect|                                        trunc_ln2_fu_569                                       |    0    |    0    |    0    |    0    |
|          |                                      trunc_ln54_1_fu_621                                      |    0    |    0    |    0    |    0    |
|          |                                      trunc_ln54_2_fu_665                                      |    0    |    0    |    0    |    0    |
|          |                                      trunc_ln54_3_fu_689                                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        sext_ln24_fu_509                                       |    0    |    0    |    0    |    0    |
|          |                                        sext_ln34_fu_519                                       |    0    |    0    |    0    |    0    |
|          |                                        sext_ln46_fu_529                                       |    0    |    0    |    0    |    0    |
|   sext   |                                        sext_ln54_fu_597                                       |    0    |    0    |    0    |    0    |
|          |                                       sext_ln54_1_fu_641                                      |    0    |    0    |    0    |    0    |
|          |                                       sext_ln54_2_fu_709                                      |    0    |    0    |    0    |    0    |
|          |                                       sext_ln54_3_fu_729                                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                                           tmp_fu_542                                          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       zext_ln52_1_fu_550                                      |    0    |    0    |    0    |    0    |
|          |                                       zext_ln52_2_fu_560                                      |    0    |    0    |    0    |    0    |
|          |                                        zext_ln52_fu_590                                       |    0    |    0    |    0    |    0    |
|          |                                       zext_ln52_4_fu_612                                      |    0    |    0    |    0    |    0    |
|   zext   |                                       zext_ln52_3_fu_636                                      |    0    |    0    |    0    |    0    |
|          |                                       zext_ln52_5_fu_656                                      |    0    |    0    |    0    |    0    |
|          |                                       zext_ln52_6_fu_680                                      |    0    |    0    |    0    |    0    |
|          |                                     or_ln52_1_cast_fu_704                                     |    0    |    0    |    0    |    0    |
|          |                                     or_ln52_2_cast_fu_724                                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                       trunc_ln52_fu_594                                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                         or_ln52_fu_631                                        |    0    |    0    |    0    |    0    |
|    or    |                                        or_ln52_1_fu_699                                       |    0    |    0    |    0    |    0    |
|          |                                        or_ln52_2_fu_719                                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                               |    20   |  20.692 |   3676  |   4800  |
|----------|-----------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|   local_bias   |    0   |   32   |    8   |    0   |
|   local_input  |    1   |    0   |    0   |    0   |
|  local_input_1 |    1   |    0   |    0   |    0   |
|  local_input_2 |    1   |    0   |    0   |    0   |
|  local_input_3 |    1   |    0   |    0   |    0   |
|  local_input_4 |    1   |    0   |    0   |    0   |
|  local_input_5 |    1   |    0   |    0   |    0   |
|  local_weights |    1   |    0   |    0   |    0   |
| local_weights_1|    1   |    0   |    0   |    0   |
|local_weights_10|    1   |    0   |    0   |    0   |
|local_weights_11|    1   |    0   |    0   |    0   |
|local_weights_12|    1   |    0   |    0   |    0   |
|local_weights_13|    1   |    0   |    0   |    0   |
|local_weights_14|    1   |    0   |    0   |    0   |
|local_weights_15|    1   |    0   |    0   |    0   |
| local_weights_2|    1   |    0   |    0   |    0   |
| local_weights_3|    1   |    0   |    0   |    0   |
| local_weights_4|    1   |    0   |    0   |    0   |
| local_weights_5|    1   |    0   |    0   |    0   |
| local_weights_6|    1   |    0   |    0   |    0   |
| local_weights_7|    1   |    0   |    0   |    0   |
| local_weights_8|    1   |    0   |    0   |    0   |
| local_weights_9|    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   22   |   32   |    8   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    BIAS_addr_reg_782    |   32   |
|   INPUT_r_addr_reg_772  |   32   |
| OUTPUT_r_addr_1_reg_841 |   32   |
| OUTPUT_r_addr_2_reg_863 |   32   |
| OUTPUT_r_addr_3_reg_873 |   32   |
|  OUTPUT_r_addr_reg_825  |   32   |
|   WEIGHTS_addr_reg_777  |   32   |
|       co_2_reg_787      |    5   |
|        co_reg_739       |    5   |
|local_bias_addr_1_reg_836|    4   |
|local_bias_addr_2_reg_858|    4   |
|local_bias_addr_3_reg_868|    4   |
| local_bias_addr_reg_820 |    4   |
|     mul_ln52_reg_796    |   13   |
|  output_r_read_reg_746  |   64   |
|         reg_466         |   32   |
|   trunc_ln24_1_reg_754  |   62   |
|    trunc_ln2_reg_803    |   62   |
|   trunc_ln34_1_reg_760  |   62   |
|    trunc_ln52_reg_809   |    4   |
|   trunc_ln54_1_reg_830  |   62   |
|   trunc_ln54_2_reg_846  |   62   |
|   trunc_ln54_3_reg_852  |   62   |
|     trunc_ln_reg_766    |   62   |
+-------------------------+--------+
|          Total          |   797  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                              Comp                                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       grp_readreq_fu_256                                      |  p1  |   2  |  32  |   64   ||    9    |
|                                       grp_readreq_fu_263                                      |  p1  |   2  |  32  |   64   ||    9    |
|                                       grp_readreq_fu_270                                      |  p1  |   2  |  32  |   64   ||    9    |
|                                      grp_writeresp_fu_277                                     |  p0  |   2  |   1  |    2   |
|                                      grp_writeresp_fu_277                                     |  p1  |   2  |  32  |   64   ||    9    |
|                                      grp_writeresp_fu_285                                     |  p0  |   2  |   1  |    2   |
|                                      grp_writeresp_fu_285                                     |  p1  |   2  |  32  |   64   ||    9    |
|                                      grp_writeresp_fu_293                                     |  p0  |   2  |   1  |    2   |
|                                      grp_writeresp_fu_293                                     |  p1  |   2  |  32  |   64   ||    9    |
|                                      grp_writeresp_fu_301                                     |  p0  |   2  |   1  |    2   |
|                                      grp_writeresp_fu_301                                     |  p1  |   2  |  32  |   64   ||    9    |
|                                       grp_access_fu_315                                       |  p0  |   8  |   4  |   32   ||    43   |
| grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_3_fu_386 |  p14 |   2  |  32  |   64   ||    9    |
| grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2_fu_406 |  p14 |   2  |  32  |   64   ||    9    |
| grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_1_fu_426 |  p14 |   2  |  32  |   64   ||    9    |
|  grp_convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_fu_446  |  p14 |   2  |  32  |   64   ||    9    |
|-----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                             Total                                             |      |      |      |   744  ||  7.126  ||   142   |
|-----------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   20   |   20   |  3676  |  4800  |    -   |
|   Memory  |   22   |    -   |    -   |   32   |    8   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   142  |    -   |
|  Register |    -   |    -   |    -   |   797  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   22   |   20   |   27   |  4505  |  4950  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
