**Lab 7: Sequential Circuit Design - Seven-Segment Display with Clock Manipulation**

**Prerequisites**

**Simulation Software:** Xilinx Vivado, Questa Sim

**Hardware Knowledge:** Understanding of Nexys A7 board, seven-segment displays, and their pin configurations

**Design Tools:** Circuit diagrams using DrawIO

**Programming:** Fundamentals of SystemVerilog and sequential circuit design concepts

**Contents**
-Implementation of a Seven-Segment Display Driver Circuit:
-Circuit Design
-Simulation and Verification
-FPGA Implementation

**Objectives**
-To design a sequential circuit capable of displaying hexadecimal characters (0-F) on eight seven-segment displays.
-To control which display is active using a 3-bit selector and store values via a write operation.
-To optimize clock manipulation for human perception of simultaneous display activation.
-To simulate, synthesize, and test the design on an FPGA platform.

**Learning Outcomes**
-Develop expertise in designing optimized sequential circuits with K-maps.
-Understand clock manipulation techniques for sequential designs.
-Gain practical experience in FPGA synthesis and resource utilization analysis.
-Verify digital designs through simulation and real-world implementation on hardware.
