
^
3Changing the constrs_type of fileset '%s' to '%s'.
11*project2
	constrs_12
XDCZ1-11
L
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_1Z12-437
O
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_1Z12-434
K
-Analyzing %s Unisim elements for replacement
17*netlist2
12Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
K
Netlist was created with %s %s291*project2
Vivado2
2013.2Z1-479
Ñ
Loading clock regions from %s
13*device2M
KF:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xmlZ21-13
Ö
Loading clock buffers from %s
11*device2N
LF:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xmlZ21-11
Ö
&Loading clock placement rules from %s
318*place2E
CF:/Xilinx/Vivado/2013.2/data/parts/xilinx/zynq/ClockPlacerRules.xmlZ30-318
É
)Loading package pin functions from %s...
17*device2A
?F:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/PinFunctions.xmlZ21-17
Å
Loading package from %s
16*device2P
NF:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xmlZ21-16
x
Loading io standards from %s
15*device2B
@F:/Xilinx/Vivado/2013.2/data\./parts/xilinx/zynq/IOStandards.xmlZ21-15
1
Pushed %s inverter(s).
98*opt2
8Z31-138
M
 Attempting to get a license: %s
78*common2
Internal_bitstreamZ17-78
K
Failed to get a license: %s
295*common2
Internal_bitstreamZ17-301
ò
Parsing XDC File [%s]
179*designutils2b
`C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/constrs_1/imports/new/car.xdcZ20-179
°
Finished Parsing XDC File [%s]
178*designutils2b
`C:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.srcs/constrs_1/imports/new/car.xdcZ20-178
™
Parsing XDC File [%s]
179*designutils2t
rC:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.runs/impl_1/.Xil/Vivado-6584-/dcp/ip_car_wrapper.xdcZ20-179
≥
Finished Parsing XDC File [%s]
178*designutils2t
rC:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.runs/impl_1/.Xil/Vivado-6584-/dcp/ip_car_wrapper.xdcZ20-178
c
!Unisim Transformation Summary:
%s111*project2'
%No Unisim elements were transformed.
Z1-111
1
%Phase 0 | Netlist Checksum: a3dd0826
*common
°
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
link_design: 2

00:00:342

00:00:392	
574.1212	
351.977Z17-268


End Record