
---------- Begin Simulation Statistics ----------
final_tick                                49595936000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 149727                       # Simulator instruction rate (inst/s)
host_mem_usage                                 844224                       # Number of bytes of host memory used
host_op_rate                                   249079                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   503.83                       # Real time elapsed on the host
host_tick_rate                               98438769                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    75436203                       # Number of instructions simulated
sim_ops                                     125492054                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049596                       # Number of seconds simulated
sim_ticks                                 49595936000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9303653                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 49                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            513649                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9514001                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            6511088                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         9303653                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2792565                       # Number of indirect misses.
system.cpu.branchPred.lookups                10482177                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  477434                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       268545                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  45383068                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 38392965                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            513709                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    8022620                       # Number of branches committed
system.cpu.commit.bw_lim_events               7262498                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        16876363                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             75436203                       # Number of instructions committed
system.cpu.commit.committedOps              125492054                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     47055035                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.666921                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.882095                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14395398     30.59%     30.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9198824     19.55%     50.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4009098      8.52%     58.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7196920     15.29%     73.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1017323      2.16%     76.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1354051      2.88%     79.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       601718      1.28%     80.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2019205      4.29%     84.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7262498     15.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     47055035                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   15257866                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               331381                       # Number of function calls committed.
system.cpu.commit.int_insts                 116534678                       # Number of committed integer instructions.
system.cpu.commit.loads                      39475349                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       396158      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         65518704     52.21%     52.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           41115      0.03%     52.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           555804      0.44%     53.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4888605      3.90%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           55888      0.04%     56.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           74006      0.06%     57.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         211704      0.17%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1642100      1.31%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23310      0.02%     58.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        19110      0.02%     58.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1646080      1.31%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     59.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        34516189     27.50%     87.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        9298535      7.41%     94.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4959160      3.95%     98.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1645346      1.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         125492054                       # Class of committed instruction
system.cpu.commit.refs                       50419230                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    75436203                       # Number of Instructions Simulated
system.cpu.committedOps                     125492054                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.657455                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.657455                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              16677881                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              148950952                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 11223196                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  14567580                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 523854                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               6487044                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    41626389                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         16961                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    11279995                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          3069                       # TLB misses on write requests
system.cpu.fetch.Branches                    10482177                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   8386306                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      37013690                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                168299                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       90944623                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          647                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           632                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1047708                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.211352                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           11940623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6988522                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.833711                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           49479555                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.103741                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.579473                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24951366     50.43%     50.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2556999      5.17%     55.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   805283      1.63%     57.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   822779      1.66%     58.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1824885      3.69%     62.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1017830      2.06%     64.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2299409      4.65%     69.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   857336      1.73%     71.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 14343668     28.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             49479555                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  12480990                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 14172477                       # number of floating regfile writes
system.cpu.idleCycles                          116382                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               614675                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  8564264                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.719369                       # Inst execution rate
system.cpu.iew.exec_refs                     52895687                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   11279486                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1937761                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              42886154                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              21665                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             20578                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             11951399                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           142366044                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              41616201                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1252307                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             134869648                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1203                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 30226                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 523854                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 31525                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2070                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         17891936                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        23972                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        12396                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1480                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      3410805                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1007518                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          12396                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       426952                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         187723                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 134044775                       # num instructions consuming a value
system.cpu.iew.wb_count                     134079021                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.770747                       # average fanout of values written-back
system.cpu.iew.wb_producers                 103314626                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.703428                       # insts written-back per cycle
system.cpu.iew.wb_sent                      134431210                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                205256772                       # number of integer regfile reads
system.cpu.int_regfile_writes               101265355                       # number of integer regfile writes
system.cpu.ipc                               1.521016                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.521016                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            572372      0.42%      0.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              72463870     53.23%     53.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                41548      0.03%     53.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                590130      0.43%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             5434217      3.99%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1268      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                59276      0.04%     58.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                79543      0.06%     58.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              216674      0.16%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1642379      1.21%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23444      0.02%     59.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           19243      0.01%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1646235      1.21%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     60.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             36736471     26.99%     87.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9714592      7.14%     94.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5230385      3.84%     98.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1650308      1.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              136121955                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                16099552                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            32197355                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     15835043                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           18311284                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3705056                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027219                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  854924     23.07%     23.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     23.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     23.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     8      0.00%     23.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     23.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     23.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     23.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     23.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     22      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      3      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    84      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     23.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2836338     76.55%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11612      0.31%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1278      0.03%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              787      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              123155087                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          293382048                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    118243978                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         140940576                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  142301751                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 136121955                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               64293                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        16873989                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            150882                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          63951                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     27056168                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      49479555                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.751075                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.208274                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10624973     21.47%     21.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7495928     15.15%     36.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5945775     12.02%     48.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7493922     15.15%     63.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5392779     10.90%     74.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5473712     11.06%     85.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4579231      9.25%     95.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1948231      3.94%     98.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              525004      1.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        49479555                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.744619                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     8386421                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           275                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          18262501                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5445972                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             42886154                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11951399                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70122501                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    143                       # number of misc regfile writes
system.cpu.numCycles                         49595937                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2004710                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             143738378                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 354164                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 13023420                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               11626434                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6719                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             368921418                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              146586969                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           168668381                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  19129853                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1546567                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 523854                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              14787704                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 24930003                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          13759321                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        226420547                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10014                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                809                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  27138316                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            867                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    182160954                       # The number of ROB reads
system.cpu.rob.rob_writes                   287189416                       # The number of ROB writes
system.cpu.timesIdled                           36460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   203                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          139                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       395016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           42                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       792028                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             42                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6094                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           51                       # Transaction distribution
system.membus.trans_dist::CleanEvict              102                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10907                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10907                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6094                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        34155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        34155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1091328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1091328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1091328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17001                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17001    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17001                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17358000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89633250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            375486                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       226029                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       158171                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11011                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21525                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        159143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       216344                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       476456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       712583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1189039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     20308032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29686208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49994240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             195                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           397207                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000456                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021342                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 397026     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    181      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             397207                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1560326000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         713609997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         477430995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               157416                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               222593                       # number of demand (read+write) hits
system.l2.demand_hits::total                   380009                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              157416                       # number of overall hits
system.l2.overall_hits::.cpu.data              222593                       # number of overall hits
system.l2.overall_hits::total                  380009                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1727                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15276                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17003                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1727                       # number of overall misses
system.l2.overall_misses::.cpu.data             15276                       # number of overall misses
system.l2.overall_misses::total                 17003                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    170113000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1467234000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1637347000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    170113000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1467234000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1637347000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           159143                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           237869                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               397012                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          159143                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          237869                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              397012                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.064220                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.042827                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.064220                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.042827                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98502.026636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96048.311076                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96297.535729                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98502.026636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96048.311076                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96297.535729                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  51                       # number of writebacks
system.l2.writebacks::total                        51                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17002                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17002                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    135593000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1161662000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1297255000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    135593000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1161662000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1297255000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.064216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042825                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.064216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.042825                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78513.607412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76049.885434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76300.141160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78513.607412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76049.885434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76300.141160                       # average overall mshr miss latency
system.l2.replacements                            195                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       225978                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           225978                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       225978                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       225978                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       158171                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           158171                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       158171                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       158171                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10618                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10618                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10907                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10907                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1034604000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1034604000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.506713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94856.880902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94856.880902                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    816464000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    816464000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.506713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.506713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74856.880902                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74856.880902                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         157416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             157416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    170113000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    170113000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       159143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         159143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98502.026636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98502.026636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1727                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1727                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    135593000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    135593000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78513.607412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78513.607412                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        211975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            211975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4369                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4369                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    432630000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    432630000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       216344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        216344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.020195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.020195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99022.659648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99022.659648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4368                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4368                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    345198000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    345198000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.020190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.020190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79028.846154                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79028.846154                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10816.190743                       # Cycle average of tags in use
system.l2.tags.total_refs                      791887                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17006                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     46.565153                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.035112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1475.175651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9340.979980                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.045019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.285064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.330084                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16811                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2752                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13766                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.513031                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6352118                       # Number of tag accesses
system.l2.tags.data_accesses                  6352118                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         110464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         977600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1088064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       110464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        110464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           51                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 51                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2227279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19711292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21938572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2227279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2227279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          65812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                65812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          65812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2227279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19711292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             22004384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027901005750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               46751                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17001                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         51                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17001                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       51                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    106529000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   85000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               425279000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6266.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25016.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14854                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      27                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17001                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   51                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    507.815040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   295.275769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   417.198780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          616     28.77%     28.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          286     13.36%     42.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          162      7.57%     49.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           93      4.34%     54.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           90      4.20%     58.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           66      3.08%     61.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           67      3.13%     64.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           58      2.71%     67.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          703     32.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2141                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           8492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   4340.352866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  10322.344792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1088000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1088064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        21.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     21.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49595829000                       # Total gap between requests
system.mem_ctrls.avgGap                    2908505.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       110464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       977536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2227279.267398038413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19710002.045328874141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41293.706000427133                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1726                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           51                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47003000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    378276000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  89078476000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27232.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24764.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1746636784.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7232820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3825360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            59069220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             156600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3914642160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1541553030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17746689600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23273168790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.255561                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  46120209000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1655940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1819787000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8125320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4299735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62310780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              10440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3914642160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1607161170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17691440640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23287990245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        469.554406                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45975529500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1655940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1964466500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     49595936000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8202884                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8202884                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8202884                       # number of overall hits
system.cpu.icache.overall_hits::total         8202884                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       183422                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         183422                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       183422                       # number of overall misses
system.cpu.icache.overall_misses::total        183422                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4657146000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4657146000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4657146000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4657146000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8386306                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8386306                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8386306                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8386306                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021872                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021872                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021872                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021872                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25390.334856                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25390.334856                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25390.334856                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25390.334856                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           95                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       158171                       # number of writebacks
system.cpu.icache.writebacks::total            158171                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        24279                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        24279                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        24279                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        24279                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       159143                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       159143                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       159143                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       159143                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3970112000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3970112000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3970112000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3970112000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018977                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018977                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018977                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018977                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24946.821412                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24946.821412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24946.821412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24946.821412                       # average overall mshr miss latency
system.cpu.icache.replacements                 158171                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8202884                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8202884                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       183422                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        183422                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4657146000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4657146000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8386306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8386306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021872                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021872                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25390.334856                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25390.334856                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        24279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        24279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       159143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       159143                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3970112000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3970112000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018977                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018977                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24946.821412                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24946.821412                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           924.297951                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8362026                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            159142                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.544432                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   924.297951                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.902635                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.902635                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          971                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          817                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.948242                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16931754                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16931754                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34037672                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34037672                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34037707                       # number of overall hits
system.cpu.dcache.overall_hits::total        34037707                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       622137                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         622137                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       625604                       # number of overall misses
system.cpu.dcache.overall_misses::total        625604                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14967950998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14967950998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14967950998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14967950998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34659809                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34659809                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34663311                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34663311                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017950                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017950                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018048                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018048                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24058.930747                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24058.930747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23925.599897                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23925.599897                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        50229                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          271                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2172                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.125691                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    30.111111                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       225978                       # number of writebacks
system.cpu.dcache.writebacks::total            225978                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       387735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       387735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       387735                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       387735                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       234402                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       234402                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       237869                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       237869                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6643438998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6643438998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6864684998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6864684998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006763                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006763                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006862                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006862                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28342.074718                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28342.074718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28859.098907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28859.098907                       # average overall mshr miss latency
system.cpu.dcache.replacements                 236845                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23115253                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23115253                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       600572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        600572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13601605000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13601605000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23715825                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23715825                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025324                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025324                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22647.750811                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22647.750811                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       387695                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       387695                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       212877                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       212877                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5321145000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5321145000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24996.335912                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24996.335912                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10922419                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10922419                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21565                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21565                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1366345998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1366345998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10943984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10943984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63359.424901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63359.424901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21525                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21525                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1322293998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1322293998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61430.615470                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61430.615470                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3467                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3467                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3502                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.990006                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.990006                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3467                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3467                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    221246000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    221246000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.990006                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.990006                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63814.825498                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63814.825498                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49595936000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.520997                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34275576                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            237869                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            144.094338                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.520997                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998556                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998556                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         277544357                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        277544357                       # Number of data accesses

---------- End Simulation Statistics   ----------
