/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  reg [7:0] celloutsig_0_18z;
  wire [19:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_3z[2] ? in_data[176] : celloutsig_1_4z;
  assign celloutsig_0_3z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_1_13z = ~(in_data[137] & celloutsig_1_3z[2]);
  assign celloutsig_1_19z = ~(celloutsig_1_5z & celloutsig_1_14z);
  assign celloutsig_1_5z = !(celloutsig_1_0z[2] ? in_data[189] : celloutsig_1_3z[5]);
  assign celloutsig_1_9z = !(celloutsig_1_6z ? celloutsig_1_3z[3] : celloutsig_1_3z[4]);
  assign celloutsig_0_7z = !(celloutsig_0_2z ? celloutsig_0_6z[1] : celloutsig_0_2z);
  assign celloutsig_0_8z = !(celloutsig_0_5z ? celloutsig_0_0z : celloutsig_0_2z);
  assign celloutsig_0_13z = !(celloutsig_0_11z[3] ? celloutsig_0_8z : celloutsig_0_2z);
  assign celloutsig_0_2z = !(in_data[66] ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_1_1z = !(celloutsig_1_0z[1] ? celloutsig_1_0z[2] : in_data[96]);
  assign celloutsig_1_10z = in_data[169] ^ celloutsig_1_6z;
  assign celloutsig_0_16z = ~(celloutsig_0_0z ^ celloutsig_0_3z);
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_9z[4:2];
  assign celloutsig_1_12z = { celloutsig_1_3z[4:3], celloutsig_1_6z, celloutsig_1_5z } & { celloutsig_1_7z[5:4], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_6z = { in_data[59:56], celloutsig_0_3z } & in_data[54:50];
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_1z } / { 1'h1, celloutsig_1_3z };
  assign celloutsig_1_11z = { in_data[161:157], celloutsig_1_6z } == { in_data[158:155], celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_4z = celloutsig_1_3z[5:2] === in_data[146:143];
  assign celloutsig_1_14z = celloutsig_1_7z[1] === celloutsig_1_4z;
  assign celloutsig_0_0z = in_data[92:73] > in_data[55:36];
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } > { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_4z = { in_data[70:61], celloutsig_0_0z } % { 1'h1, in_data[79:72], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_19z[8:5], celloutsig_0_12z } % { 1'h1, celloutsig_0_19z[12:11], celloutsig_0_0z, _00_, celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[116:111], celloutsig_1_1z } % { 1'h1, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_9z[3:0], celloutsig_0_0z } % { 1'h1, celloutsig_0_11z[3:0] };
  assign celloutsig_0_19z = { in_data[55:47], celloutsig_0_4z } % { 1'h1, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_17z[4:2], celloutsig_0_0z, celloutsig_0_17z[0], celloutsig_0_0z, celloutsig_0_17z[4:2], celloutsig_0_0z, celloutsig_0_17z[0], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[158:156] % { 1'h1, in_data[135:134] };
  assign celloutsig_1_18z = { celloutsig_1_12z[3:1], celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_9z } * { celloutsig_1_12z[0], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_4z };
  assign celloutsig_1_3z = celloutsig_1_2z[4] ? { celloutsig_1_2z[5], 1'h1, celloutsig_1_2z[3:1], celloutsig_1_1z } : { in_data[110:108], celloutsig_1_0z };
  assign { celloutsig_0_17z[4:2], celloutsig_0_17z[0] } = celloutsig_0_12z[1] ? { celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_5z } : { celloutsig_0_9z[3:1], celloutsig_0_0z };
  assign celloutsig_0_26z = in_data[52] ? { celloutsig_0_18z[5:2], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_16z } : { celloutsig_0_4z[9:4], celloutsig_0_0z };
  assign celloutsig_0_9z = in_data[68:64] >> celloutsig_0_6z;
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z } >>> { in_data[95:92], celloutsig_0_3z };
  assign celloutsig_1_17z = ~((celloutsig_1_13z & celloutsig_1_11z) | celloutsig_1_10z);
  always_latch
    if (clkin_data[0]) celloutsig_0_18z = 8'h00;
    else if (clkin_data[32]) celloutsig_0_18z = { celloutsig_0_11z[3:0], celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_17z[1] = celloutsig_0_0z;
  assign { out_data[138:128], out_data[96], out_data[40:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
