
*** Running vivado
    with args -log All_Sensors_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source All_Sensors_wrapper.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source All_Sensors_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/luisr/Desktop/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.cache/ip 
Command: link_design -top All_Sensors_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_PmodAD2_0_0/All_Sensors_PmodAD2_0_0.dcp' for cell 'All_Sensors_i/PmodAD2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_PmodTMP3_0_0/All_Sensors_PmodTMP3_0_0.dcp' for cell 'All_Sensors_i/PmodTMP3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_processing_system7_0_0/All_Sensors_processing_system7_0_0.dcp' for cell 'All_Sensors_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_rst_ps7_0_50M_0/All_Sensors_rst_ps7_0_50M_0.dcp' for cell 'All_Sensors_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_xbar_0/All_Sensors_xbar_0.dcp' for cell 'All_Sensors_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_auto_pc_0/All_Sensors_auto_pc_0.dcp' for cell 'All_Sensors_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1566.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_processing_system7_0_0/All_Sensors_processing_system7_0_0.xdc] for cell 'All_Sensors_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_processing_system7_0_0/All_Sensors_processing_system7_0_0.xdc] for cell 'All_Sensors_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_PmodTMP3_0_0/src/PmodTMP3_pmod_bridge_0_0/PmodTMP3_pmod_bridge_0_0_board.xdc] for cell 'All_Sensors_i/PmodTMP3_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_PmodTMP3_0_0/src/PmodTMP3_pmod_bridge_0_0/PmodTMP3_pmod_bridge_0_0_board.xdc] for cell 'All_Sensors_i/PmodTMP3_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_PmodTMP3_0_0/src/PmodTMP3_axi_iic_0_0/PmodTMP3_axi_iic_0_0_board.xdc] for cell 'All_Sensors_i/PmodTMP3_0/inst/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_PmodTMP3_0_0/src/PmodTMP3_axi_iic_0_0/PmodTMP3_axi_iic_0_0_board.xdc] for cell 'All_Sensors_i/PmodTMP3_0/inst/axi_iic_0/U0'
Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_PmodTMP3_0_0/All_Sensors_PmodTMP3_0_0_board.xdc] for cell 'All_Sensors_i/PmodTMP3_0/inst'
Finished Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_PmodTMP3_0_0/All_Sensors_PmodTMP3_0_0_board.xdc] for cell 'All_Sensors_i/PmodTMP3_0/inst'
Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_PmodAD2_0_0/src/PmodAD2_pmod_bridge_0_0/PmodAD2_pmod_bridge_0_0_board.xdc] for cell 'All_Sensors_i/PmodAD2_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_PmodAD2_0_0/src/PmodAD2_pmod_bridge_0_0/PmodAD2_pmod_bridge_0_0_board.xdc] for cell 'All_Sensors_i/PmodAD2_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_PmodAD2_0_0/src/PmodAD2_axi_iic_0_0/PmodAD2_axi_iic_0_0_board.xdc] for cell 'All_Sensors_i/PmodAD2_0/inst/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_PmodAD2_0_0/src/PmodAD2_axi_iic_0_0/PmodAD2_axi_iic_0_0_board.xdc] for cell 'All_Sensors_i/PmodAD2_0/inst/axi_iic_0/U0'
Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_PmodAD2_0_0/All_Sensors_PmodAD2_0_0_board.xdc] for cell 'All_Sensors_i/PmodAD2_0/inst'
Finished Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_PmodAD2_0_0/All_Sensors_PmodAD2_0_0_board.xdc] for cell 'All_Sensors_i/PmodAD2_0/inst'
Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_rst_ps7_0_50M_0/All_Sensors_rst_ps7_0_50M_0_board.xdc] for cell 'All_Sensors_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_rst_ps7_0_50M_0/All_Sensors_rst_ps7_0_50M_0_board.xdc] for cell 'All_Sensors_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_rst_ps7_0_50M_0/All_Sensors_rst_ps7_0_50M_0.xdc] for cell 'All_Sensors_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.gen/sources_1/bd/All_Sensors/ip/All_Sensors_rst_ps7_0_50M_0/All_Sensors_rst_ps7_0_50M_0.xdc] for cell 'All_Sensors_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.srcs/constrs_1/new/All_Sensors_Const.xdc]
Finished Parsing XDC File [C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.srcs/constrs_1/new/All_Sensors_Const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1566.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1566.070 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1566.070 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c9b12b9d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1869.578 ; gain = 303.508

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16f638416

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.234 . Memory (MB): peak = 2170.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 38 cells and removed 81 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1192341b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.276 . Memory (MB): peak = 2170.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 72 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16be030d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.557 . Memory (MB): peak = 2170.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 47 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16be030d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.635 . Memory (MB): peak = 2170.023 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16be030d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.646 . Memory (MB): peak = 2170.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16be030d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.666 . Memory (MB): peak = 2170.023 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              38  |              81  |                                              0  |
|  Constant propagation         |               0  |              72  |                                              0  |
|  Sweep                        |               0  |              47  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2170.023 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d61fef49

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.808 . Memory (MB): peak = 2170.023 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d61fef49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2170.023 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d61fef49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2170.023 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2170.023 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d61fef49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2170.023 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2170.023 ; gain = 603.953
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2170.023 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.runs/impl_1/All_Sensors_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file All_Sensors_wrapper_drc_opted.rpt -pb All_Sensors_wrapper_drc_opted.pb -rpx All_Sensors_wrapper_drc_opted.rpx
Command: report_drc -file All_Sensors_wrapper_drc_opted.rpt -pb All_Sensors_wrapper_drc_opted.pb -rpx All_Sensors_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.runs/impl_1/All_Sensors_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2205.047 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1941697fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2205.047 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6c99f7cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.882 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a431f8c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a431f8c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2205.047 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a431f8c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18527d1f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13a81d50b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13a81d50b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 90 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 30 nets or LUTs. Breaked 0 LUT, combined 30 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2205.047 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             30  |                    30  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             30  |                    30  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 123a4b38b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2205.047 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: ff1bd4b1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2205.047 ; gain = 0.000
Phase 2 Global Placement | Checksum: ff1bd4b1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17345dc29

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11eaaa676

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ea639e30

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11d1af735

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ec8f3257

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14275b6db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 132cc5964

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2205.047 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 132cc5964

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2604ed440

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.914 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2093dbf51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 2205.047 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d6852645

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 2205.047 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2604ed440

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.914. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 228ee07c1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.047 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.047 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 228ee07c1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 228ee07c1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 228ee07c1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.047 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 228ee07c1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.047 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2205.047 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.047 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 196ab8e69

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.047 ; gain = 0.000
Ending Placer Task | Checksum: 1023955a2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.047 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2205.047 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.289 . Memory (MB): peak = 2205.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.runs/impl_1/All_Sensors_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file All_Sensors_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2205.047 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file All_Sensors_wrapper_utilization_placed.rpt -pb All_Sensors_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file All_Sensors_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2205.047 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.317 . Memory (MB): peak = 2213.984 ; gain = 8.938
INFO: [Common 17-1381] The checkpoint 'C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.runs/impl_1/All_Sensors_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 991a6c3a ConstDB: 0 ShapeSum: 691ee968 RouteDB: 0
Post Restoration Checksum: NetGraph: 8c9a2761 NumContArr: fd26552f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 189c07c90

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2304.531 ; gain = 81.457

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 189c07c90

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2304.531 ; gain = 81.457

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 189c07c90

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2311.145 ; gain = 88.070

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 189c07c90

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2311.145 ; gain = 88.070
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1aa66e994

Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 2338.324 ; gain = 115.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.051 | TNS=0.000  | WHS=-0.186 | THS=-33.399|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2521
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2521
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: d64006b9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2338.324 ; gain = 115.250

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d64006b9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2338.324 ; gain = 115.250
Phase 3 Initial Routing | Checksum: 22c506137

Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 2338.324 ; gain = 115.250

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.123 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e606e7af

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 2338.324 ; gain = 115.250

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.123 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2429c157e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 2338.324 ; gain = 115.250
Phase 4 Rip-up And Reroute | Checksum: 2429c157e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 2338.324 ; gain = 115.250

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2429c157e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 2338.324 ; gain = 115.250

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2429c157e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 2338.324 ; gain = 115.250
Phase 5 Delay and Skew Optimization | Checksum: 2429c157e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 2338.324 ; gain = 115.250

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b802827f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 2338.324 ; gain = 115.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.137 | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e63966b4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 2338.324 ; gain = 115.250
Phase 6 Post Hold Fix | Checksum: 1e63966b4

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 2338.324 ; gain = 115.250

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.372476 %
  Global Horizontal Routing Utilization  = 0.468729 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ed63ed7a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 2338.324 ; gain = 115.250

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ed63ed7a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 2338.324 ; gain = 115.250

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b1cff43e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2338.324 ; gain = 115.250

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.137 | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b1cff43e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2338.324 ; gain = 115.250
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2338.324 ; gain = 115.250

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 2338.324 ; gain = 124.340
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.464 . Memory (MB): peak = 2341.895 ; gain = 3.570
INFO: [Common 17-1381] The checkpoint 'C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.runs/impl_1/All_Sensors_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file All_Sensors_wrapper_drc_routed.rpt -pb All_Sensors_wrapper_drc_routed.pb -rpx All_Sensors_wrapper_drc_routed.rpx
Command: report_drc -file All_Sensors_wrapper_drc_routed.rpt -pb All_Sensors_wrapper_drc_routed.pb -rpx All_Sensors_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.runs/impl_1/All_Sensors_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file All_Sensors_wrapper_methodology_drc_routed.rpt -pb All_Sensors_wrapper_methodology_drc_routed.pb -rpx All_Sensors_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file All_Sensors_wrapper_methodology_drc_routed.rpt -pb All_Sensors_wrapper_methodology_drc_routed.pb -rpx All_Sensors_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/All_Sensors/All_Sensors.runs/impl_1/All_Sensors_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file All_Sensors_wrapper_power_routed.rpt -pb All_Sensors_wrapper_power_summary_routed.pb -rpx All_Sensors_wrapper_power_routed.rpx
Command: report_power -file All_Sensors_wrapper_power_routed.rpt -pb All_Sensors_wrapper_power_summary_routed.pb -rpx All_Sensors_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file All_Sensors_wrapper_route_status.rpt -pb All_Sensors_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file All_Sensors_wrapper_timing_summary_routed.rpt -pb All_Sensors_wrapper_timing_summary_routed.pb -rpx All_Sensors_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file All_Sensors_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file All_Sensors_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file All_Sensors_wrapper_bus_skew_routed.rpt -pb All_Sensors_wrapper_bus_skew_routed.pb -rpx All_Sensors_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force All_Sensors_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_out_0_pin10_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_out_0_pin1_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_out_0_pin2_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_out_0_pin7_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_out_0_pin8_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_out_0_pin9_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_out_1_pin10_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_out_1_pin1_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_out_1_pin2_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_out_1_pin7_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_out_1_pin8_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_out_1_pin9_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./All_Sensors_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.648 ; gain = 435.664
INFO: [Common 17-206] Exiting Vivado at Wed Sep  7 00:55:00 2022...
