Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 16 01:46:24 2025
| Host         : Ideapad_S340 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     24.169        0.000                      0                 3896        0.178        0.000                      0                 3896       49.500        0.000                       0                  1344  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              24.169        0.000                      0                 3896        0.178        0.000                      0                 3896       49.500        0.000                       0                  1344  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       24.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.169ns  (required time - arrival time)
  Source:                 forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        75.696ns  (logic 16.862ns (22.276%)  route 58.834ns (77.724%))
  Logic Levels:           72  (LUT2=9 LUT3=16 LUT5=11 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.613     5.197    forLoop_idx_0_465581613[1].io_button_cond_row/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=37, routed)          0.672     6.325    forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]_0[0]
    SLICE_X62Y70         LUT2 (Prop_lut2_I0_O)        0.150     6.475 r  forLoop_idx_0_465581613[1].io_button_cond_row/FSM_sequential_D_state_q[4]_i_13/O
                         net (fo=9, routed)           1.244     7.719    cpu/button_map/M_io_button_edge_row_out[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.326     8.045 r  cpu/button_map/D_reg_q[11][31]_i_169/O
                         net (fo=9, routed)           0.759     8.803    forLoop_idx_0_465581613[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X54Y69         LUT5 (Prop_lut5_I3_O)        0.124     8.927 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=3, routed)           0.693     9.621    cpu/L_reg/D_reg_q[11][31]_i_194_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.745 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=26, routed)          0.996    10.741    cpu/L_reg/M_iROM_address[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.865 r  cpu/L_reg/D_reg_q[11][31]_i_53/O
                         net (fo=27, routed)          1.137    12.001    cpu/L_reg/D_reg_q[11][31]_i_53_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.124    12.125 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=9, routed)           1.310    13.436    cpu/L_reg/FSM_sequential_D_state_q_reg[4]_2
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.560 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.021    14.581    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X46Y68         MUXF7 (Prop_muxf7_S_O)       0.292    14.873 r  cpu/L_reg/D_reg_q_reg[11][3]_i_30/O
                         net (fo=1, routed)           0.000    14.873    cpu/L_reg/D_reg_q_reg[11][3]_i_30_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    14.961 r  cpu/L_reg/D_reg_q_reg[11][3]_i_12/O
                         net (fo=1, routed)           1.375    16.336    cpu/L_reg_n_79
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.319    16.655 r  cpu/D_reg_q[11][3]_i_5/O
                         net (fo=177, routed)         1.594    18.249    cpu/L_reg/M_alu_b[3]
    SLICE_X32Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.373 f  cpu/L_reg/D_reg_q[11][30]_i_12/O
                         net (fo=4, routed)           0.849    19.222    cpu/L_reg/D_reg_q[11][30]_i_12_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I1_O)        0.150    19.372 r  cpu/L_reg/D_reg_q[11][29]_i_25/O
                         net (fo=4, routed)           0.632    20.004    cpu/L_reg/D_reg_q[11][29]_i_25_n_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I3_O)        0.320    20.324 f  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.436    21.760    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X36Y92         LUT2 (Prop_lut2_I1_O)        0.354    22.114 r  cpu/L_reg/D_reg_q[11][28]_i_27/O
                         net (fo=2, routed)           1.270    23.383    cpu/L_reg/D_reg_q[11][28]_i_27_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.326    23.709 r  cpu/L_reg/D_reg_q[11][27]_i_53/O
                         net (fo=1, routed)           0.000    23.709    cpu/L_reg/D_reg_q[11][27]_i_53_n_0
    SLICE_X35Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    23.921 r  cpu/L_reg/D_reg_q_reg[11][27]_i_44/O
                         net (fo=3, routed)           0.623    24.544    cpu/L_reg/D_reg_q_reg[11][27]_i_44_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.299    24.843 f  cpu/L_reg/D_reg_q[11][26]_i_47/O
                         net (fo=3, routed)           0.578    25.421    cpu/L_reg/D_reg_q[11][26]_i_47_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124    25.545 r  cpu/L_reg/D_reg_q[11][26]_i_27/O
                         net (fo=1, routed)           0.798    26.343    cpu/L_reg/D_reg_q[11][26]_i_27_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I4_O)        0.124    26.467 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=7, routed)           0.777    27.243    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.119    27.362 r  cpu/L_reg/D_reg_q[11][25]_i_27/O
                         net (fo=3, routed)           0.821    28.183    cpu/L_reg/D_reg_q[11][25]_i_27_n_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.360    28.543 f  cpu/L_reg/D_reg_q[11][24]_i_44/O
                         net (fo=4, routed)           0.767    29.310    cpu/L_reg/D_reg_q[11][24]_i_44_n_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.326    29.636 f  cpu/L_reg/D_reg_q[11][24]_i_28/O
                         net (fo=1, routed)           0.436    30.072    cpu/L_reg/D_reg_q[11][24]_i_28_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.326    30.398 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=9, routed)           0.955    31.353    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.148    31.501 f  cpu/L_reg/D_reg_q[11][23]_i_28/O
                         net (fo=1, routed)           0.596    32.097    cpu/L_reg/D_reg_q[11][23]_i_28_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.328    32.425 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=9, routed)           1.071    33.496    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.146    33.642 f  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=1, routed)           0.718    34.361    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I2_O)        0.328    34.689 r  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=9, routed)           1.077    35.766    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.150    35.916 r  cpu/L_reg/D_reg_q[11][21]_i_26/O
                         net (fo=3, routed)           0.744    36.660    cpu/L_reg/D_reg_q[11][21]_i_26_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.326    36.986 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=9, routed)           1.138    38.124    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y86         LUT3 (Prop_lut3_I1_O)        0.152    38.276 f  cpu/L_reg/D_reg_q[11][20]_i_28/O
                         net (fo=1, routed)           0.608    38.884    cpu/L_reg/D_reg_q[11][20]_i_28_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326    39.210 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=9, routed)           0.590    39.800    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I2_O)        0.118    39.918 r  cpu/L_reg/D_reg_q[11][19]_i_24/O
                         net (fo=3, routed)           0.657    40.575    cpu/L_reg/D_reg_q[11][19]_i_24_n_0
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.352    40.927 f  cpu/L_reg/D_reg_q[11][18]_i_42/O
                         net (fo=4, routed)           0.894    41.822    cpu/L_reg/D_reg_q[11][18]_i_42_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I2_O)        0.348    42.170 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.848    43.018    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    43.142 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.765    43.907    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.153    44.060 r  cpu/L_reg/D_reg_q[11][17]_i_23/O
                         net (fo=3, routed)           0.536    44.596    cpu/L_reg/D_reg_q[11][17]_i_23_n_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.353    44.949 r  cpu/L_reg/D_reg_q[11][16]_i_39/O
                         net (fo=4, routed)           0.909    45.858    cpu/L_reg/D_reg_q[11][16]_i_39_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I2_O)        0.348    46.206 r  cpu/L_reg/D_reg_q[11][16]_i_19/O
                         net (fo=1, routed)           0.658    46.864    cpu/L_reg/D_reg_q[11][16]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    46.988 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.646    47.634    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.120    47.754 r  cpu/L_reg/D_reg_q[11][15]_i_20/O
                         net (fo=3, routed)           0.822    48.575    cpu/L_reg/D_reg_q[11][15]_i_20_n_0
    SLICE_X42Y89         LUT3 (Prop_lut3_I0_O)        0.355    48.930 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.830    49.761    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I2_O)        0.374    50.135 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.825    50.960    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.326    51.286 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.604    51.890    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I3_O)        0.118    52.008 r  cpu/L_reg/D_reg_q[11][13]_i_20/O
                         net (fo=3, routed)           0.732    52.739    cpu/L_reg/D_reg_q[11][13]_i_20_n_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I0_O)        0.352    53.091 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=3, routed)           0.614    53.705    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.358    54.063 r  cpu/L_reg/D_reg_q[11][12]_i_21/O
                         net (fo=1, routed)           0.585    54.648    cpu/L_reg/D_reg_q[11][12]_i_21_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.326    54.974 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=8, routed)           0.673    55.647    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I4_O)        0.118    55.765 f  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=4, routed)           0.764    56.529    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.326    56.855 r  cpu/L_reg/D_reg_q[11][11]_i_8/O
                         net (fo=13, routed)          1.193    58.048    cpu/L_reg/D_reg_q[11][11]_i_8_n_0
    SLICE_X43Y87         LUT2 (Prop_lut2_I1_O)        0.152    58.200 r  cpu/L_reg/D_reg_q[11][9]_i_50/O
                         net (fo=3, routed)           0.740    58.941    cpu/L_reg/D_reg_q[11][9]_i_50_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I1_O)        0.326    59.267 r  cpu/L_reg/D_reg_q[11][9]_i_35/O
                         net (fo=1, routed)           0.624    59.891    cpu/L_reg/D_reg_q[11][9]_i_35_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.015 r  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=1, routed)           0.433    60.448    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.572 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=6, routed)           0.942    61.514    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I1_O)        0.150    61.664 f  cpu/L_reg/D_reg_q[11][8]_i_18/O
                         net (fo=1, routed)           0.810    62.474    cpu/L_reg/D_reg_q[11][8]_i_18_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.326    62.800 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=8, routed)           0.612    63.412    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I1_O)        0.153    63.565 r  cpu/L_reg/D_reg_q[11][7]_i_19/O
                         net (fo=3, routed)           0.741    64.306    cpu/L_reg/D_reg_q[11][7]_i_19_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.327    64.633 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=8, routed)           0.978    65.610    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X46Y89         LUT2 (Prop_lut2_I1_O)        0.146    65.756 r  cpu/L_reg/D_reg_q[11][6]_i_20/O
                         net (fo=3, routed)           0.598    66.354    cpu/L_reg/D_reg_q[11][6]_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.328    66.682 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           0.713    67.395    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.124    67.519 r  cpu/L_reg/D_reg_q[11][5]_i_21/O
                         net (fo=3, routed)           0.722    68.241    cpu/L_reg/D_reg_q[11][5]_i_21_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I2_O)        0.150    68.391 r  cpu/L_reg/D_reg_q[11][4]_i_37/O
                         net (fo=3, routed)           0.976    69.367    cpu/L_reg/D_reg_q[11][4]_i_37_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.332    69.699 f  cpu/L_reg/D_reg_q[11][4]_i_18/O
                         net (fo=1, routed)           0.666    70.366    cpu/L_reg/D_reg_q[11][4]_i_18_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.124    70.490 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.600    71.090    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I2_O)        0.118    71.208 r  cpu/L_reg/D_reg_q[11][3]_i_20/O
                         net (fo=3, routed)           0.780    71.988    cpu/L_reg/D_reg_q[11][3]_i_20_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.352    72.340 r  cpu/L_reg/D_reg_q[11][2]_i_32/O
                         net (fo=3, routed)           0.818    73.158    cpu/L_reg/D_reg_q[11][2]_i_32_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.326    73.484 r  cpu/L_reg/D_reg_q[11][2]_i_17/O
                         net (fo=1, routed)           0.685    74.168    cpu/L_reg/D_reg_q[11][2]_i_17_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.292 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.752    75.044    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.118    75.162 f  cpu/L_reg/D_reg_q[11][1]_i_13/O
                         net (fo=3, routed)           0.596    75.758    cpu/L_reg/D_reg_q[11][1]_i_13_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.326    76.084 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=7, routed)           0.999    77.083    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.150    77.233 f  cpu/L_reg/D_reg_q[11][0]_i_10/O
                         net (fo=1, routed)           0.789    78.022    cpu/L_reg/D_reg_q[11][0]_i_10_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    78.348 f  cpu/L_reg/D_reg_q[11][0]_i_5/O
                         net (fo=1, routed)           0.659    79.007    cpu/L_reg/D_reg_q[11][0]_i_5_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    79.131 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.762    80.893    cpu/L_reg/M_reg_write_data[0]
    SLICE_X61Y65         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.502   104.906    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/C
                         clock pessimism              0.258   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X61Y65         FDRE (Setup_fdre_C_D)       -0.067   105.062    cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        105.062    
                         arrival time                         -80.893    
  -------------------------------------------------------------------
                         slack                                 24.169    

Slack (MET) :             24.319ns  (required time - arrival time)
  Source:                 forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        75.474ns  (logic 16.862ns (22.341%)  route 58.612ns (77.659%))
  Logic Levels:           72  (LUT2=9 LUT3=16 LUT5=11 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.613     5.197    forLoop_idx_0_465581613[1].io_button_cond_row/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=37, routed)          0.672     6.325    forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]_0[0]
    SLICE_X62Y70         LUT2 (Prop_lut2_I0_O)        0.150     6.475 r  forLoop_idx_0_465581613[1].io_button_cond_row/FSM_sequential_D_state_q[4]_i_13/O
                         net (fo=9, routed)           1.244     7.719    cpu/button_map/M_io_button_edge_row_out[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.326     8.045 r  cpu/button_map/D_reg_q[11][31]_i_169/O
                         net (fo=9, routed)           0.759     8.803    forLoop_idx_0_465581613[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X54Y69         LUT5 (Prop_lut5_I3_O)        0.124     8.927 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=3, routed)           0.693     9.621    cpu/L_reg/D_reg_q[11][31]_i_194_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.745 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=26, routed)          0.996    10.741    cpu/L_reg/M_iROM_address[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.865 r  cpu/L_reg/D_reg_q[11][31]_i_53/O
                         net (fo=27, routed)          1.137    12.001    cpu/L_reg/D_reg_q[11][31]_i_53_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.124    12.125 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=9, routed)           1.310    13.436    cpu/L_reg/FSM_sequential_D_state_q_reg[4]_2
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.560 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.021    14.581    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X46Y68         MUXF7 (Prop_muxf7_S_O)       0.292    14.873 r  cpu/L_reg/D_reg_q_reg[11][3]_i_30/O
                         net (fo=1, routed)           0.000    14.873    cpu/L_reg/D_reg_q_reg[11][3]_i_30_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    14.961 r  cpu/L_reg/D_reg_q_reg[11][3]_i_12/O
                         net (fo=1, routed)           1.375    16.336    cpu/L_reg_n_79
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.319    16.655 r  cpu/D_reg_q[11][3]_i_5/O
                         net (fo=177, routed)         1.594    18.249    cpu/L_reg/M_alu_b[3]
    SLICE_X32Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.373 f  cpu/L_reg/D_reg_q[11][30]_i_12/O
                         net (fo=4, routed)           0.849    19.222    cpu/L_reg/D_reg_q[11][30]_i_12_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I1_O)        0.150    19.372 r  cpu/L_reg/D_reg_q[11][29]_i_25/O
                         net (fo=4, routed)           0.632    20.004    cpu/L_reg/D_reg_q[11][29]_i_25_n_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I3_O)        0.320    20.324 f  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.436    21.760    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X36Y92         LUT2 (Prop_lut2_I1_O)        0.354    22.114 r  cpu/L_reg/D_reg_q[11][28]_i_27/O
                         net (fo=2, routed)           1.270    23.383    cpu/L_reg/D_reg_q[11][28]_i_27_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.326    23.709 r  cpu/L_reg/D_reg_q[11][27]_i_53/O
                         net (fo=1, routed)           0.000    23.709    cpu/L_reg/D_reg_q[11][27]_i_53_n_0
    SLICE_X35Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    23.921 r  cpu/L_reg/D_reg_q_reg[11][27]_i_44/O
                         net (fo=3, routed)           0.623    24.544    cpu/L_reg/D_reg_q_reg[11][27]_i_44_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.299    24.843 f  cpu/L_reg/D_reg_q[11][26]_i_47/O
                         net (fo=3, routed)           0.578    25.421    cpu/L_reg/D_reg_q[11][26]_i_47_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124    25.545 r  cpu/L_reg/D_reg_q[11][26]_i_27/O
                         net (fo=1, routed)           0.798    26.343    cpu/L_reg/D_reg_q[11][26]_i_27_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I4_O)        0.124    26.467 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=7, routed)           0.777    27.243    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.119    27.362 r  cpu/L_reg/D_reg_q[11][25]_i_27/O
                         net (fo=3, routed)           0.821    28.183    cpu/L_reg/D_reg_q[11][25]_i_27_n_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.360    28.543 f  cpu/L_reg/D_reg_q[11][24]_i_44/O
                         net (fo=4, routed)           0.767    29.310    cpu/L_reg/D_reg_q[11][24]_i_44_n_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.326    29.636 f  cpu/L_reg/D_reg_q[11][24]_i_28/O
                         net (fo=1, routed)           0.436    30.072    cpu/L_reg/D_reg_q[11][24]_i_28_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.326    30.398 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=9, routed)           0.955    31.353    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.148    31.501 f  cpu/L_reg/D_reg_q[11][23]_i_28/O
                         net (fo=1, routed)           0.596    32.097    cpu/L_reg/D_reg_q[11][23]_i_28_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.328    32.425 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=9, routed)           1.071    33.496    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.146    33.642 f  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=1, routed)           0.718    34.361    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I2_O)        0.328    34.689 r  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=9, routed)           1.077    35.766    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.150    35.916 r  cpu/L_reg/D_reg_q[11][21]_i_26/O
                         net (fo=3, routed)           0.744    36.660    cpu/L_reg/D_reg_q[11][21]_i_26_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.326    36.986 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=9, routed)           1.138    38.124    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y86         LUT3 (Prop_lut3_I1_O)        0.152    38.276 f  cpu/L_reg/D_reg_q[11][20]_i_28/O
                         net (fo=1, routed)           0.608    38.884    cpu/L_reg/D_reg_q[11][20]_i_28_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326    39.210 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=9, routed)           0.590    39.800    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I2_O)        0.118    39.918 r  cpu/L_reg/D_reg_q[11][19]_i_24/O
                         net (fo=3, routed)           0.657    40.575    cpu/L_reg/D_reg_q[11][19]_i_24_n_0
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.352    40.927 f  cpu/L_reg/D_reg_q[11][18]_i_42/O
                         net (fo=4, routed)           0.894    41.822    cpu/L_reg/D_reg_q[11][18]_i_42_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I2_O)        0.348    42.170 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.848    43.018    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    43.142 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.765    43.907    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.153    44.060 r  cpu/L_reg/D_reg_q[11][17]_i_23/O
                         net (fo=3, routed)           0.536    44.596    cpu/L_reg/D_reg_q[11][17]_i_23_n_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.353    44.949 r  cpu/L_reg/D_reg_q[11][16]_i_39/O
                         net (fo=4, routed)           0.909    45.858    cpu/L_reg/D_reg_q[11][16]_i_39_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I2_O)        0.348    46.206 r  cpu/L_reg/D_reg_q[11][16]_i_19/O
                         net (fo=1, routed)           0.658    46.864    cpu/L_reg/D_reg_q[11][16]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    46.988 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.646    47.634    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.120    47.754 r  cpu/L_reg/D_reg_q[11][15]_i_20/O
                         net (fo=3, routed)           0.822    48.575    cpu/L_reg/D_reg_q[11][15]_i_20_n_0
    SLICE_X42Y89         LUT3 (Prop_lut3_I0_O)        0.355    48.930 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.830    49.761    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I2_O)        0.374    50.135 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.825    50.960    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.326    51.286 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.604    51.890    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I3_O)        0.118    52.008 r  cpu/L_reg/D_reg_q[11][13]_i_20/O
                         net (fo=3, routed)           0.732    52.739    cpu/L_reg/D_reg_q[11][13]_i_20_n_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I0_O)        0.352    53.091 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=3, routed)           0.614    53.705    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.358    54.063 r  cpu/L_reg/D_reg_q[11][12]_i_21/O
                         net (fo=1, routed)           0.585    54.648    cpu/L_reg/D_reg_q[11][12]_i_21_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.326    54.974 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=8, routed)           0.673    55.647    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I4_O)        0.118    55.765 f  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=4, routed)           0.764    56.529    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.326    56.855 r  cpu/L_reg/D_reg_q[11][11]_i_8/O
                         net (fo=13, routed)          1.193    58.048    cpu/L_reg/D_reg_q[11][11]_i_8_n_0
    SLICE_X43Y87         LUT2 (Prop_lut2_I1_O)        0.152    58.200 r  cpu/L_reg/D_reg_q[11][9]_i_50/O
                         net (fo=3, routed)           0.740    58.941    cpu/L_reg/D_reg_q[11][9]_i_50_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I1_O)        0.326    59.267 r  cpu/L_reg/D_reg_q[11][9]_i_35/O
                         net (fo=1, routed)           0.624    59.891    cpu/L_reg/D_reg_q[11][9]_i_35_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.015 r  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=1, routed)           0.433    60.448    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.572 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=6, routed)           0.942    61.514    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I1_O)        0.150    61.664 f  cpu/L_reg/D_reg_q[11][8]_i_18/O
                         net (fo=1, routed)           0.810    62.474    cpu/L_reg/D_reg_q[11][8]_i_18_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.326    62.800 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=8, routed)           0.612    63.412    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I1_O)        0.153    63.565 r  cpu/L_reg/D_reg_q[11][7]_i_19/O
                         net (fo=3, routed)           0.741    64.306    cpu/L_reg/D_reg_q[11][7]_i_19_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.327    64.633 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=8, routed)           0.978    65.610    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X46Y89         LUT2 (Prop_lut2_I1_O)        0.146    65.756 r  cpu/L_reg/D_reg_q[11][6]_i_20/O
                         net (fo=3, routed)           0.598    66.354    cpu/L_reg/D_reg_q[11][6]_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.328    66.682 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           0.713    67.395    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.124    67.519 r  cpu/L_reg/D_reg_q[11][5]_i_21/O
                         net (fo=3, routed)           0.722    68.241    cpu/L_reg/D_reg_q[11][5]_i_21_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I2_O)        0.150    68.391 r  cpu/L_reg/D_reg_q[11][4]_i_37/O
                         net (fo=3, routed)           0.976    69.367    cpu/L_reg/D_reg_q[11][4]_i_37_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.332    69.699 f  cpu/L_reg/D_reg_q[11][4]_i_18/O
                         net (fo=1, routed)           0.666    70.366    cpu/L_reg/D_reg_q[11][4]_i_18_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.124    70.490 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.600    71.090    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I2_O)        0.118    71.208 r  cpu/L_reg/D_reg_q[11][3]_i_20/O
                         net (fo=3, routed)           0.780    71.988    cpu/L_reg/D_reg_q[11][3]_i_20_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.352    72.340 r  cpu/L_reg/D_reg_q[11][2]_i_32/O
                         net (fo=3, routed)           0.818    73.158    cpu/L_reg/D_reg_q[11][2]_i_32_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.326    73.484 r  cpu/L_reg/D_reg_q[11][2]_i_17/O
                         net (fo=1, routed)           0.685    74.168    cpu/L_reg/D_reg_q[11][2]_i_17_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.292 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.752    75.044    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.118    75.162 f  cpu/L_reg/D_reg_q[11][1]_i_13/O
                         net (fo=3, routed)           0.596    75.758    cpu/L_reg/D_reg_q[11][1]_i_13_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.326    76.084 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=7, routed)           0.999    77.083    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.150    77.233 f  cpu/L_reg/D_reg_q[11][0]_i_10/O
                         net (fo=1, routed)           0.789    78.022    cpu/L_reg/D_reg_q[11][0]_i_10_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    78.348 f  cpu/L_reg/D_reg_q[11][0]_i_5/O
                         net (fo=1, routed)           0.659    79.007    cpu/L_reg/D_reg_q[11][0]_i_5_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    79.131 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.540    80.671    cpu/L_reg/M_reg_write_data[0]
    SLICE_X57Y71         FDRE                                         r  cpu/L_reg/D_reg_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.431   104.835    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  cpu/L_reg/D_reg_q_reg[1][0]/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X57Y71         FDRE (Setup_fdre_C_D)       -0.067   104.991    cpu/L_reg/D_reg_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                        104.991    
                         arrival time                         -80.671    
  -------------------------------------------------------------------
                         slack                                 24.319    

Slack (MET) :             24.462ns  (required time - arrival time)
  Source:                 forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        75.392ns  (logic 16.862ns (22.366%)  route 58.530ns (77.634%))
  Logic Levels:           72  (LUT2=9 LUT3=16 LUT5=11 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.613     5.197    forLoop_idx_0_465581613[1].io_button_cond_row/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=37, routed)          0.672     6.325    forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]_0[0]
    SLICE_X62Y70         LUT2 (Prop_lut2_I0_O)        0.150     6.475 r  forLoop_idx_0_465581613[1].io_button_cond_row/FSM_sequential_D_state_q[4]_i_13/O
                         net (fo=9, routed)           1.244     7.719    cpu/button_map/M_io_button_edge_row_out[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.326     8.045 r  cpu/button_map/D_reg_q[11][31]_i_169/O
                         net (fo=9, routed)           0.759     8.803    forLoop_idx_0_465581613[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X54Y69         LUT5 (Prop_lut5_I3_O)        0.124     8.927 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=3, routed)           0.693     9.621    cpu/L_reg/D_reg_q[11][31]_i_194_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.745 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=26, routed)          0.996    10.741    cpu/L_reg/M_iROM_address[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.865 r  cpu/L_reg/D_reg_q[11][31]_i_53/O
                         net (fo=27, routed)          1.137    12.001    cpu/L_reg/D_reg_q[11][31]_i_53_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.124    12.125 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=9, routed)           1.310    13.436    cpu/L_reg/FSM_sequential_D_state_q_reg[4]_2
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.560 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.021    14.581    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X46Y68         MUXF7 (Prop_muxf7_S_O)       0.292    14.873 r  cpu/L_reg/D_reg_q_reg[11][3]_i_30/O
                         net (fo=1, routed)           0.000    14.873    cpu/L_reg/D_reg_q_reg[11][3]_i_30_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    14.961 r  cpu/L_reg/D_reg_q_reg[11][3]_i_12/O
                         net (fo=1, routed)           1.375    16.336    cpu/L_reg_n_79
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.319    16.655 r  cpu/D_reg_q[11][3]_i_5/O
                         net (fo=177, routed)         1.594    18.249    cpu/L_reg/M_alu_b[3]
    SLICE_X32Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.373 f  cpu/L_reg/D_reg_q[11][30]_i_12/O
                         net (fo=4, routed)           0.849    19.222    cpu/L_reg/D_reg_q[11][30]_i_12_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I1_O)        0.150    19.372 r  cpu/L_reg/D_reg_q[11][29]_i_25/O
                         net (fo=4, routed)           0.632    20.004    cpu/L_reg/D_reg_q[11][29]_i_25_n_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I3_O)        0.320    20.324 f  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.436    21.760    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X36Y92         LUT2 (Prop_lut2_I1_O)        0.354    22.114 r  cpu/L_reg/D_reg_q[11][28]_i_27/O
                         net (fo=2, routed)           1.270    23.383    cpu/L_reg/D_reg_q[11][28]_i_27_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.326    23.709 r  cpu/L_reg/D_reg_q[11][27]_i_53/O
                         net (fo=1, routed)           0.000    23.709    cpu/L_reg/D_reg_q[11][27]_i_53_n_0
    SLICE_X35Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    23.921 r  cpu/L_reg/D_reg_q_reg[11][27]_i_44/O
                         net (fo=3, routed)           0.623    24.544    cpu/L_reg/D_reg_q_reg[11][27]_i_44_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.299    24.843 f  cpu/L_reg/D_reg_q[11][26]_i_47/O
                         net (fo=3, routed)           0.578    25.421    cpu/L_reg/D_reg_q[11][26]_i_47_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124    25.545 r  cpu/L_reg/D_reg_q[11][26]_i_27/O
                         net (fo=1, routed)           0.798    26.343    cpu/L_reg/D_reg_q[11][26]_i_27_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I4_O)        0.124    26.467 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=7, routed)           0.777    27.243    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.119    27.362 r  cpu/L_reg/D_reg_q[11][25]_i_27/O
                         net (fo=3, routed)           0.821    28.183    cpu/L_reg/D_reg_q[11][25]_i_27_n_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.360    28.543 f  cpu/L_reg/D_reg_q[11][24]_i_44/O
                         net (fo=4, routed)           0.767    29.310    cpu/L_reg/D_reg_q[11][24]_i_44_n_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.326    29.636 f  cpu/L_reg/D_reg_q[11][24]_i_28/O
                         net (fo=1, routed)           0.436    30.072    cpu/L_reg/D_reg_q[11][24]_i_28_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.326    30.398 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=9, routed)           0.955    31.353    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.148    31.501 f  cpu/L_reg/D_reg_q[11][23]_i_28/O
                         net (fo=1, routed)           0.596    32.097    cpu/L_reg/D_reg_q[11][23]_i_28_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.328    32.425 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=9, routed)           1.071    33.496    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.146    33.642 f  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=1, routed)           0.718    34.361    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I2_O)        0.328    34.689 r  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=9, routed)           1.077    35.766    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.150    35.916 r  cpu/L_reg/D_reg_q[11][21]_i_26/O
                         net (fo=3, routed)           0.744    36.660    cpu/L_reg/D_reg_q[11][21]_i_26_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.326    36.986 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=9, routed)           1.138    38.124    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y86         LUT3 (Prop_lut3_I1_O)        0.152    38.276 f  cpu/L_reg/D_reg_q[11][20]_i_28/O
                         net (fo=1, routed)           0.608    38.884    cpu/L_reg/D_reg_q[11][20]_i_28_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326    39.210 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=9, routed)           0.590    39.800    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I2_O)        0.118    39.918 r  cpu/L_reg/D_reg_q[11][19]_i_24/O
                         net (fo=3, routed)           0.657    40.575    cpu/L_reg/D_reg_q[11][19]_i_24_n_0
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.352    40.927 f  cpu/L_reg/D_reg_q[11][18]_i_42/O
                         net (fo=4, routed)           0.894    41.822    cpu/L_reg/D_reg_q[11][18]_i_42_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I2_O)        0.348    42.170 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.848    43.018    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    43.142 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.765    43.907    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.153    44.060 r  cpu/L_reg/D_reg_q[11][17]_i_23/O
                         net (fo=3, routed)           0.536    44.596    cpu/L_reg/D_reg_q[11][17]_i_23_n_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.353    44.949 r  cpu/L_reg/D_reg_q[11][16]_i_39/O
                         net (fo=4, routed)           0.909    45.858    cpu/L_reg/D_reg_q[11][16]_i_39_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I2_O)        0.348    46.206 r  cpu/L_reg/D_reg_q[11][16]_i_19/O
                         net (fo=1, routed)           0.658    46.864    cpu/L_reg/D_reg_q[11][16]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    46.988 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.646    47.634    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.120    47.754 r  cpu/L_reg/D_reg_q[11][15]_i_20/O
                         net (fo=3, routed)           0.822    48.575    cpu/L_reg/D_reg_q[11][15]_i_20_n_0
    SLICE_X42Y89         LUT3 (Prop_lut3_I0_O)        0.355    48.930 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.830    49.761    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I2_O)        0.374    50.135 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.825    50.960    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.326    51.286 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.604    51.890    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I3_O)        0.118    52.008 r  cpu/L_reg/D_reg_q[11][13]_i_20/O
                         net (fo=3, routed)           0.732    52.739    cpu/L_reg/D_reg_q[11][13]_i_20_n_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I0_O)        0.352    53.091 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=3, routed)           0.614    53.705    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.358    54.063 r  cpu/L_reg/D_reg_q[11][12]_i_21/O
                         net (fo=1, routed)           0.585    54.648    cpu/L_reg/D_reg_q[11][12]_i_21_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.326    54.974 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=8, routed)           0.673    55.647    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I4_O)        0.118    55.765 f  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=4, routed)           0.764    56.529    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.326    56.855 r  cpu/L_reg/D_reg_q[11][11]_i_8/O
                         net (fo=13, routed)          1.193    58.048    cpu/L_reg/D_reg_q[11][11]_i_8_n_0
    SLICE_X43Y87         LUT2 (Prop_lut2_I1_O)        0.152    58.200 r  cpu/L_reg/D_reg_q[11][9]_i_50/O
                         net (fo=3, routed)           0.740    58.941    cpu/L_reg/D_reg_q[11][9]_i_50_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I1_O)        0.326    59.267 r  cpu/L_reg/D_reg_q[11][9]_i_35/O
                         net (fo=1, routed)           0.624    59.891    cpu/L_reg/D_reg_q[11][9]_i_35_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.015 r  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=1, routed)           0.433    60.448    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.572 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=6, routed)           0.942    61.514    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I1_O)        0.150    61.664 f  cpu/L_reg/D_reg_q[11][8]_i_18/O
                         net (fo=1, routed)           0.810    62.474    cpu/L_reg/D_reg_q[11][8]_i_18_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.326    62.800 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=8, routed)           0.612    63.412    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I1_O)        0.153    63.565 r  cpu/L_reg/D_reg_q[11][7]_i_19/O
                         net (fo=3, routed)           0.741    64.306    cpu/L_reg/D_reg_q[11][7]_i_19_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.327    64.633 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=8, routed)           0.978    65.610    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X46Y89         LUT2 (Prop_lut2_I1_O)        0.146    65.756 r  cpu/L_reg/D_reg_q[11][6]_i_20/O
                         net (fo=3, routed)           0.598    66.354    cpu/L_reg/D_reg_q[11][6]_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.328    66.682 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           0.713    67.395    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.124    67.519 r  cpu/L_reg/D_reg_q[11][5]_i_21/O
                         net (fo=3, routed)           0.722    68.241    cpu/L_reg/D_reg_q[11][5]_i_21_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I2_O)        0.150    68.391 r  cpu/L_reg/D_reg_q[11][4]_i_37/O
                         net (fo=3, routed)           0.976    69.367    cpu/L_reg/D_reg_q[11][4]_i_37_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.332    69.699 f  cpu/L_reg/D_reg_q[11][4]_i_18/O
                         net (fo=1, routed)           0.666    70.366    cpu/L_reg/D_reg_q[11][4]_i_18_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.124    70.490 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.600    71.090    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I2_O)        0.118    71.208 r  cpu/L_reg/D_reg_q[11][3]_i_20/O
                         net (fo=3, routed)           0.780    71.988    cpu/L_reg/D_reg_q[11][3]_i_20_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.352    72.340 r  cpu/L_reg/D_reg_q[11][2]_i_32/O
                         net (fo=3, routed)           0.818    73.158    cpu/L_reg/D_reg_q[11][2]_i_32_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.326    73.484 r  cpu/L_reg/D_reg_q[11][2]_i_17/O
                         net (fo=1, routed)           0.685    74.168    cpu/L_reg/D_reg_q[11][2]_i_17_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.292 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.752    75.044    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.118    75.162 f  cpu/L_reg/D_reg_q[11][1]_i_13/O
                         net (fo=3, routed)           0.596    75.758    cpu/L_reg/D_reg_q[11][1]_i_13_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.326    76.084 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=7, routed)           0.999    77.083    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.150    77.233 f  cpu/L_reg/D_reg_q[11][0]_i_10/O
                         net (fo=1, routed)           0.789    78.022    cpu/L_reg/D_reg_q[11][0]_i_10_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    78.348 f  cpu/L_reg/D_reg_q[11][0]_i_5/O
                         net (fo=1, routed)           0.659    79.007    cpu/L_reg/D_reg_q[11][0]_i_5_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    79.131 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.457    80.589    cpu/L_reg/M_reg_write_data[0]
    SLICE_X58Y75         FDRE                                         r  cpu/L_reg/D_reg_q_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.491   104.895    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  cpu/L_reg/D_reg_q_reg[13][0]/C
                         clock pessimism              0.258   105.153    
                         clock uncertainty           -0.035   105.118    
    SLICE_X58Y75         FDRE (Setup_fdre_C_D)       -0.067   105.051    cpu/L_reg/D_reg_q_reg[13][0]
  -------------------------------------------------------------------
                         required time                        105.051    
                         arrival time                         -80.589    
  -------------------------------------------------------------------
                         slack                                 24.462    

Slack (MET) :             24.491ns  (required time - arrival time)
  Source:                 forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[21][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        75.343ns  (logic 16.862ns (22.380%)  route 58.481ns (77.620%))
  Logic Levels:           72  (LUT2=9 LUT3=16 LUT5=11 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.613     5.197    forLoop_idx_0_465581613[1].io_button_cond_row/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=37, routed)          0.672     6.325    forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]_0[0]
    SLICE_X62Y70         LUT2 (Prop_lut2_I0_O)        0.150     6.475 r  forLoop_idx_0_465581613[1].io_button_cond_row/FSM_sequential_D_state_q[4]_i_13/O
                         net (fo=9, routed)           1.244     7.719    cpu/button_map/M_io_button_edge_row_out[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.326     8.045 r  cpu/button_map/D_reg_q[11][31]_i_169/O
                         net (fo=9, routed)           0.759     8.803    forLoop_idx_0_465581613[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X54Y69         LUT5 (Prop_lut5_I3_O)        0.124     8.927 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=3, routed)           0.693     9.621    cpu/L_reg/D_reg_q[11][31]_i_194_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.745 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=26, routed)          0.996    10.741    cpu/L_reg/M_iROM_address[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.865 r  cpu/L_reg/D_reg_q[11][31]_i_53/O
                         net (fo=27, routed)          1.137    12.001    cpu/L_reg/D_reg_q[11][31]_i_53_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.124    12.125 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=9, routed)           1.310    13.436    cpu/L_reg/FSM_sequential_D_state_q_reg[4]_2
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.560 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.021    14.581    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X46Y68         MUXF7 (Prop_muxf7_S_O)       0.292    14.873 r  cpu/L_reg/D_reg_q_reg[11][3]_i_30/O
                         net (fo=1, routed)           0.000    14.873    cpu/L_reg/D_reg_q_reg[11][3]_i_30_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    14.961 r  cpu/L_reg/D_reg_q_reg[11][3]_i_12/O
                         net (fo=1, routed)           1.375    16.336    cpu/L_reg_n_79
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.319    16.655 r  cpu/D_reg_q[11][3]_i_5/O
                         net (fo=177, routed)         1.594    18.249    cpu/L_reg/M_alu_b[3]
    SLICE_X32Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.373 f  cpu/L_reg/D_reg_q[11][30]_i_12/O
                         net (fo=4, routed)           0.849    19.222    cpu/L_reg/D_reg_q[11][30]_i_12_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I1_O)        0.150    19.372 r  cpu/L_reg/D_reg_q[11][29]_i_25/O
                         net (fo=4, routed)           0.632    20.004    cpu/L_reg/D_reg_q[11][29]_i_25_n_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I3_O)        0.320    20.324 f  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.436    21.760    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X36Y92         LUT2 (Prop_lut2_I1_O)        0.354    22.114 r  cpu/L_reg/D_reg_q[11][28]_i_27/O
                         net (fo=2, routed)           1.270    23.383    cpu/L_reg/D_reg_q[11][28]_i_27_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.326    23.709 r  cpu/L_reg/D_reg_q[11][27]_i_53/O
                         net (fo=1, routed)           0.000    23.709    cpu/L_reg/D_reg_q[11][27]_i_53_n_0
    SLICE_X35Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    23.921 r  cpu/L_reg/D_reg_q_reg[11][27]_i_44/O
                         net (fo=3, routed)           0.623    24.544    cpu/L_reg/D_reg_q_reg[11][27]_i_44_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.299    24.843 f  cpu/L_reg/D_reg_q[11][26]_i_47/O
                         net (fo=3, routed)           0.578    25.421    cpu/L_reg/D_reg_q[11][26]_i_47_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124    25.545 r  cpu/L_reg/D_reg_q[11][26]_i_27/O
                         net (fo=1, routed)           0.798    26.343    cpu/L_reg/D_reg_q[11][26]_i_27_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I4_O)        0.124    26.467 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=7, routed)           0.777    27.243    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.119    27.362 r  cpu/L_reg/D_reg_q[11][25]_i_27/O
                         net (fo=3, routed)           0.821    28.183    cpu/L_reg/D_reg_q[11][25]_i_27_n_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.360    28.543 f  cpu/L_reg/D_reg_q[11][24]_i_44/O
                         net (fo=4, routed)           0.767    29.310    cpu/L_reg/D_reg_q[11][24]_i_44_n_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.326    29.636 f  cpu/L_reg/D_reg_q[11][24]_i_28/O
                         net (fo=1, routed)           0.436    30.072    cpu/L_reg/D_reg_q[11][24]_i_28_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.326    30.398 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=9, routed)           0.955    31.353    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.148    31.501 f  cpu/L_reg/D_reg_q[11][23]_i_28/O
                         net (fo=1, routed)           0.596    32.097    cpu/L_reg/D_reg_q[11][23]_i_28_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.328    32.425 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=9, routed)           1.071    33.496    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.146    33.642 f  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=1, routed)           0.718    34.361    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I2_O)        0.328    34.689 r  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=9, routed)           1.077    35.766    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.150    35.916 r  cpu/L_reg/D_reg_q[11][21]_i_26/O
                         net (fo=3, routed)           0.744    36.660    cpu/L_reg/D_reg_q[11][21]_i_26_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.326    36.986 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=9, routed)           1.138    38.124    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y86         LUT3 (Prop_lut3_I1_O)        0.152    38.276 f  cpu/L_reg/D_reg_q[11][20]_i_28/O
                         net (fo=1, routed)           0.608    38.884    cpu/L_reg/D_reg_q[11][20]_i_28_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326    39.210 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=9, routed)           0.590    39.800    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I2_O)        0.118    39.918 r  cpu/L_reg/D_reg_q[11][19]_i_24/O
                         net (fo=3, routed)           0.657    40.575    cpu/L_reg/D_reg_q[11][19]_i_24_n_0
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.352    40.927 f  cpu/L_reg/D_reg_q[11][18]_i_42/O
                         net (fo=4, routed)           0.894    41.822    cpu/L_reg/D_reg_q[11][18]_i_42_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I2_O)        0.348    42.170 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.848    43.018    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    43.142 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.765    43.907    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.153    44.060 r  cpu/L_reg/D_reg_q[11][17]_i_23/O
                         net (fo=3, routed)           0.536    44.596    cpu/L_reg/D_reg_q[11][17]_i_23_n_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.353    44.949 r  cpu/L_reg/D_reg_q[11][16]_i_39/O
                         net (fo=4, routed)           0.909    45.858    cpu/L_reg/D_reg_q[11][16]_i_39_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I2_O)        0.348    46.206 r  cpu/L_reg/D_reg_q[11][16]_i_19/O
                         net (fo=1, routed)           0.658    46.864    cpu/L_reg/D_reg_q[11][16]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    46.988 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.646    47.634    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.120    47.754 r  cpu/L_reg/D_reg_q[11][15]_i_20/O
                         net (fo=3, routed)           0.822    48.575    cpu/L_reg/D_reg_q[11][15]_i_20_n_0
    SLICE_X42Y89         LUT3 (Prop_lut3_I0_O)        0.355    48.930 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.830    49.761    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I2_O)        0.374    50.135 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.825    50.960    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.326    51.286 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.604    51.890    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I3_O)        0.118    52.008 r  cpu/L_reg/D_reg_q[11][13]_i_20/O
                         net (fo=3, routed)           0.732    52.739    cpu/L_reg/D_reg_q[11][13]_i_20_n_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I0_O)        0.352    53.091 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=3, routed)           0.614    53.705    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.358    54.063 r  cpu/L_reg/D_reg_q[11][12]_i_21/O
                         net (fo=1, routed)           0.585    54.648    cpu/L_reg/D_reg_q[11][12]_i_21_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.326    54.974 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=8, routed)           0.673    55.647    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I4_O)        0.118    55.765 f  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=4, routed)           0.764    56.529    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.326    56.855 r  cpu/L_reg/D_reg_q[11][11]_i_8/O
                         net (fo=13, routed)          1.193    58.048    cpu/L_reg/D_reg_q[11][11]_i_8_n_0
    SLICE_X43Y87         LUT2 (Prop_lut2_I1_O)        0.152    58.200 r  cpu/L_reg/D_reg_q[11][9]_i_50/O
                         net (fo=3, routed)           0.740    58.941    cpu/L_reg/D_reg_q[11][9]_i_50_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I1_O)        0.326    59.267 r  cpu/L_reg/D_reg_q[11][9]_i_35/O
                         net (fo=1, routed)           0.624    59.891    cpu/L_reg/D_reg_q[11][9]_i_35_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.015 r  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=1, routed)           0.433    60.448    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.572 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=6, routed)           0.942    61.514    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I1_O)        0.150    61.664 f  cpu/L_reg/D_reg_q[11][8]_i_18/O
                         net (fo=1, routed)           0.810    62.474    cpu/L_reg/D_reg_q[11][8]_i_18_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.326    62.800 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=8, routed)           0.612    63.412    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I1_O)        0.153    63.565 r  cpu/L_reg/D_reg_q[11][7]_i_19/O
                         net (fo=3, routed)           0.741    64.306    cpu/L_reg/D_reg_q[11][7]_i_19_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.327    64.633 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=8, routed)           0.978    65.610    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X46Y89         LUT2 (Prop_lut2_I1_O)        0.146    65.756 r  cpu/L_reg/D_reg_q[11][6]_i_20/O
                         net (fo=3, routed)           0.598    66.354    cpu/L_reg/D_reg_q[11][6]_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.328    66.682 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           0.713    67.395    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.124    67.519 r  cpu/L_reg/D_reg_q[11][5]_i_21/O
                         net (fo=3, routed)           0.722    68.241    cpu/L_reg/D_reg_q[11][5]_i_21_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I2_O)        0.150    68.391 r  cpu/L_reg/D_reg_q[11][4]_i_37/O
                         net (fo=3, routed)           0.976    69.367    cpu/L_reg/D_reg_q[11][4]_i_37_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.332    69.699 f  cpu/L_reg/D_reg_q[11][4]_i_18/O
                         net (fo=1, routed)           0.666    70.366    cpu/L_reg/D_reg_q[11][4]_i_18_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.124    70.490 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.600    71.090    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I2_O)        0.118    71.208 r  cpu/L_reg/D_reg_q[11][3]_i_20/O
                         net (fo=3, routed)           0.780    71.988    cpu/L_reg/D_reg_q[11][3]_i_20_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.352    72.340 r  cpu/L_reg/D_reg_q[11][2]_i_32/O
                         net (fo=3, routed)           0.818    73.158    cpu/L_reg/D_reg_q[11][2]_i_32_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.326    73.484 r  cpu/L_reg/D_reg_q[11][2]_i_17/O
                         net (fo=1, routed)           0.685    74.168    cpu/L_reg/D_reg_q[11][2]_i_17_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.292 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.752    75.044    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.118    75.162 f  cpu/L_reg/D_reg_q[11][1]_i_13/O
                         net (fo=3, routed)           0.596    75.758    cpu/L_reg/D_reg_q[11][1]_i_13_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.326    76.084 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=7, routed)           0.999    77.083    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.150    77.233 f  cpu/L_reg/D_reg_q[11][0]_i_10/O
                         net (fo=1, routed)           0.789    78.022    cpu/L_reg/D_reg_q[11][0]_i_10_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    78.348 f  cpu/L_reg/D_reg_q[11][0]_i_5/O
                         net (fo=1, routed)           0.659    79.007    cpu/L_reg/D_reg_q[11][0]_i_5_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    79.131 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.409    80.540    cpu/L_reg/M_reg_write_data[0]
    SLICE_X52Y66         FDRE                                         r  cpu/L_reg/D_reg_q_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.435   104.839    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X52Y66         FDRE                                         r  cpu/L_reg/D_reg_q_reg[21][0]/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X52Y66         FDRE (Setup_fdre_C_D)       -0.031   105.031    cpu/L_reg/D_reg_q_reg[21][0]
  -------------------------------------------------------------------
                         required time                        105.031    
                         arrival time                         -80.540    
  -------------------------------------------------------------------
                         slack                                 24.491    

Slack (MET) :             24.513ns  (required time - arrival time)
  Source:                 forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        75.313ns  (logic 16.862ns (22.389%)  route 58.451ns (77.611%))
  Logic Levels:           72  (LUT2=9 LUT3=16 LUT5=11 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 104.832 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.613     5.197    forLoop_idx_0_465581613[1].io_button_cond_row/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=37, routed)          0.672     6.325    forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]_0[0]
    SLICE_X62Y70         LUT2 (Prop_lut2_I0_O)        0.150     6.475 r  forLoop_idx_0_465581613[1].io_button_cond_row/FSM_sequential_D_state_q[4]_i_13/O
                         net (fo=9, routed)           1.244     7.719    cpu/button_map/M_io_button_edge_row_out[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.326     8.045 r  cpu/button_map/D_reg_q[11][31]_i_169/O
                         net (fo=9, routed)           0.759     8.803    forLoop_idx_0_465581613[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X54Y69         LUT5 (Prop_lut5_I3_O)        0.124     8.927 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=3, routed)           0.693     9.621    cpu/L_reg/D_reg_q[11][31]_i_194_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.745 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=26, routed)          0.996    10.741    cpu/L_reg/M_iROM_address[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.865 r  cpu/L_reg/D_reg_q[11][31]_i_53/O
                         net (fo=27, routed)          1.137    12.001    cpu/L_reg/D_reg_q[11][31]_i_53_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.124    12.125 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=9, routed)           1.310    13.436    cpu/L_reg/FSM_sequential_D_state_q_reg[4]_2
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.560 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.021    14.581    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X46Y68         MUXF7 (Prop_muxf7_S_O)       0.292    14.873 r  cpu/L_reg/D_reg_q_reg[11][3]_i_30/O
                         net (fo=1, routed)           0.000    14.873    cpu/L_reg/D_reg_q_reg[11][3]_i_30_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    14.961 r  cpu/L_reg/D_reg_q_reg[11][3]_i_12/O
                         net (fo=1, routed)           1.375    16.336    cpu/L_reg_n_79
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.319    16.655 r  cpu/D_reg_q[11][3]_i_5/O
                         net (fo=177, routed)         1.594    18.249    cpu/L_reg/M_alu_b[3]
    SLICE_X32Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.373 f  cpu/L_reg/D_reg_q[11][30]_i_12/O
                         net (fo=4, routed)           0.849    19.222    cpu/L_reg/D_reg_q[11][30]_i_12_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I1_O)        0.150    19.372 r  cpu/L_reg/D_reg_q[11][29]_i_25/O
                         net (fo=4, routed)           0.632    20.004    cpu/L_reg/D_reg_q[11][29]_i_25_n_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I3_O)        0.320    20.324 f  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.436    21.760    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X36Y92         LUT2 (Prop_lut2_I1_O)        0.354    22.114 r  cpu/L_reg/D_reg_q[11][28]_i_27/O
                         net (fo=2, routed)           1.270    23.383    cpu/L_reg/D_reg_q[11][28]_i_27_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.326    23.709 r  cpu/L_reg/D_reg_q[11][27]_i_53/O
                         net (fo=1, routed)           0.000    23.709    cpu/L_reg/D_reg_q[11][27]_i_53_n_0
    SLICE_X35Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    23.921 r  cpu/L_reg/D_reg_q_reg[11][27]_i_44/O
                         net (fo=3, routed)           0.623    24.544    cpu/L_reg/D_reg_q_reg[11][27]_i_44_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.299    24.843 f  cpu/L_reg/D_reg_q[11][26]_i_47/O
                         net (fo=3, routed)           0.578    25.421    cpu/L_reg/D_reg_q[11][26]_i_47_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124    25.545 r  cpu/L_reg/D_reg_q[11][26]_i_27/O
                         net (fo=1, routed)           0.798    26.343    cpu/L_reg/D_reg_q[11][26]_i_27_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I4_O)        0.124    26.467 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=7, routed)           0.777    27.243    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.119    27.362 r  cpu/L_reg/D_reg_q[11][25]_i_27/O
                         net (fo=3, routed)           0.821    28.183    cpu/L_reg/D_reg_q[11][25]_i_27_n_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.360    28.543 f  cpu/L_reg/D_reg_q[11][24]_i_44/O
                         net (fo=4, routed)           0.767    29.310    cpu/L_reg/D_reg_q[11][24]_i_44_n_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.326    29.636 f  cpu/L_reg/D_reg_q[11][24]_i_28/O
                         net (fo=1, routed)           0.436    30.072    cpu/L_reg/D_reg_q[11][24]_i_28_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.326    30.398 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=9, routed)           0.955    31.353    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.148    31.501 f  cpu/L_reg/D_reg_q[11][23]_i_28/O
                         net (fo=1, routed)           0.596    32.097    cpu/L_reg/D_reg_q[11][23]_i_28_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.328    32.425 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=9, routed)           1.071    33.496    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.146    33.642 f  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=1, routed)           0.718    34.361    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I2_O)        0.328    34.689 r  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=9, routed)           1.077    35.766    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.150    35.916 r  cpu/L_reg/D_reg_q[11][21]_i_26/O
                         net (fo=3, routed)           0.744    36.660    cpu/L_reg/D_reg_q[11][21]_i_26_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.326    36.986 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=9, routed)           1.138    38.124    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y86         LUT3 (Prop_lut3_I1_O)        0.152    38.276 f  cpu/L_reg/D_reg_q[11][20]_i_28/O
                         net (fo=1, routed)           0.608    38.884    cpu/L_reg/D_reg_q[11][20]_i_28_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326    39.210 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=9, routed)           0.590    39.800    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I2_O)        0.118    39.918 r  cpu/L_reg/D_reg_q[11][19]_i_24/O
                         net (fo=3, routed)           0.657    40.575    cpu/L_reg/D_reg_q[11][19]_i_24_n_0
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.352    40.927 f  cpu/L_reg/D_reg_q[11][18]_i_42/O
                         net (fo=4, routed)           0.894    41.822    cpu/L_reg/D_reg_q[11][18]_i_42_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I2_O)        0.348    42.170 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.848    43.018    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    43.142 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.765    43.907    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.153    44.060 r  cpu/L_reg/D_reg_q[11][17]_i_23/O
                         net (fo=3, routed)           0.536    44.596    cpu/L_reg/D_reg_q[11][17]_i_23_n_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.353    44.949 r  cpu/L_reg/D_reg_q[11][16]_i_39/O
                         net (fo=4, routed)           0.909    45.858    cpu/L_reg/D_reg_q[11][16]_i_39_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I2_O)        0.348    46.206 r  cpu/L_reg/D_reg_q[11][16]_i_19/O
                         net (fo=1, routed)           0.658    46.864    cpu/L_reg/D_reg_q[11][16]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    46.988 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.646    47.634    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.120    47.754 r  cpu/L_reg/D_reg_q[11][15]_i_20/O
                         net (fo=3, routed)           0.822    48.575    cpu/L_reg/D_reg_q[11][15]_i_20_n_0
    SLICE_X42Y89         LUT3 (Prop_lut3_I0_O)        0.355    48.930 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.830    49.761    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I2_O)        0.374    50.135 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.825    50.960    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.326    51.286 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.604    51.890    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I3_O)        0.118    52.008 r  cpu/L_reg/D_reg_q[11][13]_i_20/O
                         net (fo=3, routed)           0.732    52.739    cpu/L_reg/D_reg_q[11][13]_i_20_n_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I0_O)        0.352    53.091 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=3, routed)           0.614    53.705    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.358    54.063 r  cpu/L_reg/D_reg_q[11][12]_i_21/O
                         net (fo=1, routed)           0.585    54.648    cpu/L_reg/D_reg_q[11][12]_i_21_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.326    54.974 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=8, routed)           0.673    55.647    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I4_O)        0.118    55.765 f  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=4, routed)           0.764    56.529    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.326    56.855 r  cpu/L_reg/D_reg_q[11][11]_i_8/O
                         net (fo=13, routed)          1.193    58.048    cpu/L_reg/D_reg_q[11][11]_i_8_n_0
    SLICE_X43Y87         LUT2 (Prop_lut2_I1_O)        0.152    58.200 r  cpu/L_reg/D_reg_q[11][9]_i_50/O
                         net (fo=3, routed)           0.740    58.941    cpu/L_reg/D_reg_q[11][9]_i_50_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I1_O)        0.326    59.267 r  cpu/L_reg/D_reg_q[11][9]_i_35/O
                         net (fo=1, routed)           0.624    59.891    cpu/L_reg/D_reg_q[11][9]_i_35_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.015 r  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=1, routed)           0.433    60.448    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.572 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=6, routed)           0.942    61.514    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I1_O)        0.150    61.664 f  cpu/L_reg/D_reg_q[11][8]_i_18/O
                         net (fo=1, routed)           0.810    62.474    cpu/L_reg/D_reg_q[11][8]_i_18_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.326    62.800 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=8, routed)           0.612    63.412    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I1_O)        0.153    63.565 r  cpu/L_reg/D_reg_q[11][7]_i_19/O
                         net (fo=3, routed)           0.741    64.306    cpu/L_reg/D_reg_q[11][7]_i_19_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.327    64.633 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=8, routed)           0.978    65.610    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X46Y89         LUT2 (Prop_lut2_I1_O)        0.146    65.756 r  cpu/L_reg/D_reg_q[11][6]_i_20/O
                         net (fo=3, routed)           0.598    66.354    cpu/L_reg/D_reg_q[11][6]_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.328    66.682 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           0.713    67.395    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.124    67.519 r  cpu/L_reg/D_reg_q[11][5]_i_21/O
                         net (fo=3, routed)           0.722    68.241    cpu/L_reg/D_reg_q[11][5]_i_21_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I2_O)        0.150    68.391 r  cpu/L_reg/D_reg_q[11][4]_i_37/O
                         net (fo=3, routed)           0.976    69.367    cpu/L_reg/D_reg_q[11][4]_i_37_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.332    69.699 f  cpu/L_reg/D_reg_q[11][4]_i_18/O
                         net (fo=1, routed)           0.666    70.366    cpu/L_reg/D_reg_q[11][4]_i_18_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.124    70.490 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.600    71.090    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I2_O)        0.118    71.208 r  cpu/L_reg/D_reg_q[11][3]_i_20/O
                         net (fo=3, routed)           0.780    71.988    cpu/L_reg/D_reg_q[11][3]_i_20_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.352    72.340 r  cpu/L_reg/D_reg_q[11][2]_i_32/O
                         net (fo=3, routed)           0.818    73.158    cpu/L_reg/D_reg_q[11][2]_i_32_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.326    73.484 r  cpu/L_reg/D_reg_q[11][2]_i_17/O
                         net (fo=1, routed)           0.685    74.168    cpu/L_reg/D_reg_q[11][2]_i_17_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.292 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.752    75.044    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.118    75.162 f  cpu/L_reg/D_reg_q[11][1]_i_13/O
                         net (fo=3, routed)           0.596    75.758    cpu/L_reg/D_reg_q[11][1]_i_13_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.326    76.084 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=7, routed)           0.999    77.083    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.150    77.233 f  cpu/L_reg/D_reg_q[11][0]_i_10/O
                         net (fo=1, routed)           0.789    78.022    cpu/L_reg/D_reg_q[11][0]_i_10_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    78.348 f  cpu/L_reg/D_reg_q[11][0]_i_5/O
                         net (fo=1, routed)           0.659    79.007    cpu/L_reg/D_reg_q[11][0]_i_5_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    79.131 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.379    80.510    cpu/L_reg/M_reg_write_data[0]
    SLICE_X54Y72         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.428   104.832    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  cpu/L_reg/D_reg_q_reg[11][0]/C
                         clock pessimism              0.258   105.090    
                         clock uncertainty           -0.035   105.055    
    SLICE_X54Y72         FDRE (Setup_fdre_C_D)       -0.031   105.024    cpu/L_reg/D_reg_q_reg[11][0]
  -------------------------------------------------------------------
                         required time                        105.024    
                         arrival time                         -80.510    
  -------------------------------------------------------------------
                         slack                                 24.513    

Slack (MET) :             24.537ns  (required time - arrival time)
  Source:                 forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        75.319ns  (logic 16.862ns (22.388%)  route 58.457ns (77.613%))
  Logic Levels:           72  (LUT2=9 LUT3=16 LUT5=11 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 104.897 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.613     5.197    forLoop_idx_0_465581613[1].io_button_cond_row/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=37, routed)          0.672     6.325    forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]_0[0]
    SLICE_X62Y70         LUT2 (Prop_lut2_I0_O)        0.150     6.475 r  forLoop_idx_0_465581613[1].io_button_cond_row/FSM_sequential_D_state_q[4]_i_13/O
                         net (fo=9, routed)           1.244     7.719    cpu/button_map/M_io_button_edge_row_out[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.326     8.045 r  cpu/button_map/D_reg_q[11][31]_i_169/O
                         net (fo=9, routed)           0.759     8.803    forLoop_idx_0_465581613[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X54Y69         LUT5 (Prop_lut5_I3_O)        0.124     8.927 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=3, routed)           0.693     9.621    cpu/L_reg/D_reg_q[11][31]_i_194_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.745 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=26, routed)          0.996    10.741    cpu/L_reg/M_iROM_address[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.865 r  cpu/L_reg/D_reg_q[11][31]_i_53/O
                         net (fo=27, routed)          1.137    12.001    cpu/L_reg/D_reg_q[11][31]_i_53_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.124    12.125 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=9, routed)           1.310    13.436    cpu/L_reg/FSM_sequential_D_state_q_reg[4]_2
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.560 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.021    14.581    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X46Y68         MUXF7 (Prop_muxf7_S_O)       0.292    14.873 r  cpu/L_reg/D_reg_q_reg[11][3]_i_30/O
                         net (fo=1, routed)           0.000    14.873    cpu/L_reg/D_reg_q_reg[11][3]_i_30_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    14.961 r  cpu/L_reg/D_reg_q_reg[11][3]_i_12/O
                         net (fo=1, routed)           1.375    16.336    cpu/L_reg_n_79
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.319    16.655 r  cpu/D_reg_q[11][3]_i_5/O
                         net (fo=177, routed)         1.594    18.249    cpu/L_reg/M_alu_b[3]
    SLICE_X32Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.373 f  cpu/L_reg/D_reg_q[11][30]_i_12/O
                         net (fo=4, routed)           0.849    19.222    cpu/L_reg/D_reg_q[11][30]_i_12_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I1_O)        0.150    19.372 r  cpu/L_reg/D_reg_q[11][29]_i_25/O
                         net (fo=4, routed)           0.632    20.004    cpu/L_reg/D_reg_q[11][29]_i_25_n_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I3_O)        0.320    20.324 f  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.436    21.760    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X36Y92         LUT2 (Prop_lut2_I1_O)        0.354    22.114 r  cpu/L_reg/D_reg_q[11][28]_i_27/O
                         net (fo=2, routed)           1.270    23.383    cpu/L_reg/D_reg_q[11][28]_i_27_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.326    23.709 r  cpu/L_reg/D_reg_q[11][27]_i_53/O
                         net (fo=1, routed)           0.000    23.709    cpu/L_reg/D_reg_q[11][27]_i_53_n_0
    SLICE_X35Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    23.921 r  cpu/L_reg/D_reg_q_reg[11][27]_i_44/O
                         net (fo=3, routed)           0.623    24.544    cpu/L_reg/D_reg_q_reg[11][27]_i_44_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.299    24.843 f  cpu/L_reg/D_reg_q[11][26]_i_47/O
                         net (fo=3, routed)           0.578    25.421    cpu/L_reg/D_reg_q[11][26]_i_47_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124    25.545 r  cpu/L_reg/D_reg_q[11][26]_i_27/O
                         net (fo=1, routed)           0.798    26.343    cpu/L_reg/D_reg_q[11][26]_i_27_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I4_O)        0.124    26.467 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=7, routed)           0.777    27.243    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.119    27.362 r  cpu/L_reg/D_reg_q[11][25]_i_27/O
                         net (fo=3, routed)           0.821    28.183    cpu/L_reg/D_reg_q[11][25]_i_27_n_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.360    28.543 f  cpu/L_reg/D_reg_q[11][24]_i_44/O
                         net (fo=4, routed)           0.767    29.310    cpu/L_reg/D_reg_q[11][24]_i_44_n_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.326    29.636 f  cpu/L_reg/D_reg_q[11][24]_i_28/O
                         net (fo=1, routed)           0.436    30.072    cpu/L_reg/D_reg_q[11][24]_i_28_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.326    30.398 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=9, routed)           0.955    31.353    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.148    31.501 f  cpu/L_reg/D_reg_q[11][23]_i_28/O
                         net (fo=1, routed)           0.596    32.097    cpu/L_reg/D_reg_q[11][23]_i_28_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.328    32.425 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=9, routed)           1.071    33.496    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.146    33.642 f  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=1, routed)           0.718    34.361    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I2_O)        0.328    34.689 r  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=9, routed)           1.077    35.766    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.150    35.916 r  cpu/L_reg/D_reg_q[11][21]_i_26/O
                         net (fo=3, routed)           0.744    36.660    cpu/L_reg/D_reg_q[11][21]_i_26_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.326    36.986 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=9, routed)           1.138    38.124    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y86         LUT3 (Prop_lut3_I1_O)        0.152    38.276 f  cpu/L_reg/D_reg_q[11][20]_i_28/O
                         net (fo=1, routed)           0.608    38.884    cpu/L_reg/D_reg_q[11][20]_i_28_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326    39.210 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=9, routed)           0.590    39.800    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I2_O)        0.118    39.918 r  cpu/L_reg/D_reg_q[11][19]_i_24/O
                         net (fo=3, routed)           0.657    40.575    cpu/L_reg/D_reg_q[11][19]_i_24_n_0
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.352    40.927 f  cpu/L_reg/D_reg_q[11][18]_i_42/O
                         net (fo=4, routed)           0.894    41.822    cpu/L_reg/D_reg_q[11][18]_i_42_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I2_O)        0.348    42.170 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.848    43.018    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    43.142 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.765    43.907    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.153    44.060 r  cpu/L_reg/D_reg_q[11][17]_i_23/O
                         net (fo=3, routed)           0.536    44.596    cpu/L_reg/D_reg_q[11][17]_i_23_n_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.353    44.949 r  cpu/L_reg/D_reg_q[11][16]_i_39/O
                         net (fo=4, routed)           0.909    45.858    cpu/L_reg/D_reg_q[11][16]_i_39_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I2_O)        0.348    46.206 r  cpu/L_reg/D_reg_q[11][16]_i_19/O
                         net (fo=1, routed)           0.658    46.864    cpu/L_reg/D_reg_q[11][16]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    46.988 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.646    47.634    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.120    47.754 r  cpu/L_reg/D_reg_q[11][15]_i_20/O
                         net (fo=3, routed)           0.822    48.575    cpu/L_reg/D_reg_q[11][15]_i_20_n_0
    SLICE_X42Y89         LUT3 (Prop_lut3_I0_O)        0.355    48.930 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.830    49.761    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I2_O)        0.374    50.135 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.825    50.960    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.326    51.286 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.604    51.890    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I3_O)        0.118    52.008 r  cpu/L_reg/D_reg_q[11][13]_i_20/O
                         net (fo=3, routed)           0.732    52.739    cpu/L_reg/D_reg_q[11][13]_i_20_n_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I0_O)        0.352    53.091 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=3, routed)           0.614    53.705    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.358    54.063 r  cpu/L_reg/D_reg_q[11][12]_i_21/O
                         net (fo=1, routed)           0.585    54.648    cpu/L_reg/D_reg_q[11][12]_i_21_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.326    54.974 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=8, routed)           0.673    55.647    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I4_O)        0.118    55.765 f  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=4, routed)           0.764    56.529    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.326    56.855 r  cpu/L_reg/D_reg_q[11][11]_i_8/O
                         net (fo=13, routed)          1.193    58.048    cpu/L_reg/D_reg_q[11][11]_i_8_n_0
    SLICE_X43Y87         LUT2 (Prop_lut2_I1_O)        0.152    58.200 r  cpu/L_reg/D_reg_q[11][9]_i_50/O
                         net (fo=3, routed)           0.740    58.941    cpu/L_reg/D_reg_q[11][9]_i_50_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I1_O)        0.326    59.267 r  cpu/L_reg/D_reg_q[11][9]_i_35/O
                         net (fo=1, routed)           0.624    59.891    cpu/L_reg/D_reg_q[11][9]_i_35_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.015 r  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=1, routed)           0.433    60.448    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.572 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=6, routed)           0.942    61.514    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I1_O)        0.150    61.664 f  cpu/L_reg/D_reg_q[11][8]_i_18/O
                         net (fo=1, routed)           0.810    62.474    cpu/L_reg/D_reg_q[11][8]_i_18_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.326    62.800 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=8, routed)           0.612    63.412    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I1_O)        0.153    63.565 r  cpu/L_reg/D_reg_q[11][7]_i_19/O
                         net (fo=3, routed)           0.741    64.306    cpu/L_reg/D_reg_q[11][7]_i_19_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.327    64.633 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=8, routed)           0.978    65.610    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X46Y89         LUT2 (Prop_lut2_I1_O)        0.146    65.756 r  cpu/L_reg/D_reg_q[11][6]_i_20/O
                         net (fo=3, routed)           0.598    66.354    cpu/L_reg/D_reg_q[11][6]_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.328    66.682 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           0.713    67.395    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.124    67.519 r  cpu/L_reg/D_reg_q[11][5]_i_21/O
                         net (fo=3, routed)           0.722    68.241    cpu/L_reg/D_reg_q[11][5]_i_21_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I2_O)        0.150    68.391 r  cpu/L_reg/D_reg_q[11][4]_i_37/O
                         net (fo=3, routed)           0.976    69.367    cpu/L_reg/D_reg_q[11][4]_i_37_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.332    69.699 f  cpu/L_reg/D_reg_q[11][4]_i_18/O
                         net (fo=1, routed)           0.666    70.366    cpu/L_reg/D_reg_q[11][4]_i_18_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.124    70.490 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.600    71.090    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I2_O)        0.118    71.208 r  cpu/L_reg/D_reg_q[11][3]_i_20/O
                         net (fo=3, routed)           0.780    71.988    cpu/L_reg/D_reg_q[11][3]_i_20_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.352    72.340 r  cpu/L_reg/D_reg_q[11][2]_i_32/O
                         net (fo=3, routed)           0.818    73.158    cpu/L_reg/D_reg_q[11][2]_i_32_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.326    73.484 r  cpu/L_reg/D_reg_q[11][2]_i_17/O
                         net (fo=1, routed)           0.685    74.168    cpu/L_reg/D_reg_q[11][2]_i_17_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.292 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.752    75.044    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.118    75.162 f  cpu/L_reg/D_reg_q[11][1]_i_13/O
                         net (fo=3, routed)           0.596    75.758    cpu/L_reg/D_reg_q[11][1]_i_13_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.326    76.084 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=7, routed)           0.999    77.083    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.150    77.233 f  cpu/L_reg/D_reg_q[11][0]_i_10/O
                         net (fo=1, routed)           0.789    78.022    cpu/L_reg/D_reg_q[11][0]_i_10_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    78.348 f  cpu/L_reg/D_reg_q[11][0]_i_5/O
                         net (fo=1, routed)           0.659    79.007    cpu/L_reg/D_reg_q[11][0]_i_5_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    79.131 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.385    80.516    cpu/L_reg/M_reg_write_data[0]
    SLICE_X59Y73         FDRE                                         r  cpu/L_reg/D_reg_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.493   104.897    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  cpu/L_reg/D_reg_q_reg[0][0]/C
                         clock pessimism              0.258   105.155    
                         clock uncertainty           -0.035   105.120    
    SLICE_X59Y73         FDRE (Setup_fdre_C_D)       -0.067   105.053    cpu/L_reg/D_reg_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                        105.053    
                         arrival time                         -80.516    
  -------------------------------------------------------------------
                         slack                                 24.537    

Slack (MET) :             24.543ns  (required time - arrival time)
  Source:                 forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[25][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        75.251ns  (logic 16.862ns (22.408%)  route 58.389ns (77.592%))
  Logic Levels:           72  (LUT2=9 LUT3=16 LUT5=11 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 104.835 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.613     5.197    forLoop_idx_0_465581613[1].io_button_cond_row/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=37, routed)          0.672     6.325    forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]_0[0]
    SLICE_X62Y70         LUT2 (Prop_lut2_I0_O)        0.150     6.475 r  forLoop_idx_0_465581613[1].io_button_cond_row/FSM_sequential_D_state_q[4]_i_13/O
                         net (fo=9, routed)           1.244     7.719    cpu/button_map/M_io_button_edge_row_out[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.326     8.045 r  cpu/button_map/D_reg_q[11][31]_i_169/O
                         net (fo=9, routed)           0.759     8.803    forLoop_idx_0_465581613[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X54Y69         LUT5 (Prop_lut5_I3_O)        0.124     8.927 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=3, routed)           0.693     9.621    cpu/L_reg/D_reg_q[11][31]_i_194_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.745 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=26, routed)          0.996    10.741    cpu/L_reg/M_iROM_address[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.865 r  cpu/L_reg/D_reg_q[11][31]_i_53/O
                         net (fo=27, routed)          1.137    12.001    cpu/L_reg/D_reg_q[11][31]_i_53_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.124    12.125 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=9, routed)           1.310    13.436    cpu/L_reg/FSM_sequential_D_state_q_reg[4]_2
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.560 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.021    14.581    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X46Y68         MUXF7 (Prop_muxf7_S_O)       0.292    14.873 r  cpu/L_reg/D_reg_q_reg[11][3]_i_30/O
                         net (fo=1, routed)           0.000    14.873    cpu/L_reg/D_reg_q_reg[11][3]_i_30_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    14.961 r  cpu/L_reg/D_reg_q_reg[11][3]_i_12/O
                         net (fo=1, routed)           1.375    16.336    cpu/L_reg_n_79
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.319    16.655 r  cpu/D_reg_q[11][3]_i_5/O
                         net (fo=177, routed)         1.594    18.249    cpu/L_reg/M_alu_b[3]
    SLICE_X32Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.373 f  cpu/L_reg/D_reg_q[11][30]_i_12/O
                         net (fo=4, routed)           0.849    19.222    cpu/L_reg/D_reg_q[11][30]_i_12_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I1_O)        0.150    19.372 r  cpu/L_reg/D_reg_q[11][29]_i_25/O
                         net (fo=4, routed)           0.632    20.004    cpu/L_reg/D_reg_q[11][29]_i_25_n_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I3_O)        0.320    20.324 f  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.436    21.760    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X36Y92         LUT2 (Prop_lut2_I1_O)        0.354    22.114 r  cpu/L_reg/D_reg_q[11][28]_i_27/O
                         net (fo=2, routed)           1.270    23.383    cpu/L_reg/D_reg_q[11][28]_i_27_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.326    23.709 r  cpu/L_reg/D_reg_q[11][27]_i_53/O
                         net (fo=1, routed)           0.000    23.709    cpu/L_reg/D_reg_q[11][27]_i_53_n_0
    SLICE_X35Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    23.921 r  cpu/L_reg/D_reg_q_reg[11][27]_i_44/O
                         net (fo=3, routed)           0.623    24.544    cpu/L_reg/D_reg_q_reg[11][27]_i_44_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.299    24.843 f  cpu/L_reg/D_reg_q[11][26]_i_47/O
                         net (fo=3, routed)           0.578    25.421    cpu/L_reg/D_reg_q[11][26]_i_47_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124    25.545 r  cpu/L_reg/D_reg_q[11][26]_i_27/O
                         net (fo=1, routed)           0.798    26.343    cpu/L_reg/D_reg_q[11][26]_i_27_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I4_O)        0.124    26.467 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=7, routed)           0.777    27.243    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.119    27.362 r  cpu/L_reg/D_reg_q[11][25]_i_27/O
                         net (fo=3, routed)           0.821    28.183    cpu/L_reg/D_reg_q[11][25]_i_27_n_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.360    28.543 f  cpu/L_reg/D_reg_q[11][24]_i_44/O
                         net (fo=4, routed)           0.767    29.310    cpu/L_reg/D_reg_q[11][24]_i_44_n_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.326    29.636 f  cpu/L_reg/D_reg_q[11][24]_i_28/O
                         net (fo=1, routed)           0.436    30.072    cpu/L_reg/D_reg_q[11][24]_i_28_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.326    30.398 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=9, routed)           0.955    31.353    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.148    31.501 f  cpu/L_reg/D_reg_q[11][23]_i_28/O
                         net (fo=1, routed)           0.596    32.097    cpu/L_reg/D_reg_q[11][23]_i_28_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.328    32.425 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=9, routed)           1.071    33.496    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.146    33.642 f  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=1, routed)           0.718    34.361    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I2_O)        0.328    34.689 r  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=9, routed)           1.077    35.766    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.150    35.916 r  cpu/L_reg/D_reg_q[11][21]_i_26/O
                         net (fo=3, routed)           0.744    36.660    cpu/L_reg/D_reg_q[11][21]_i_26_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.326    36.986 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=9, routed)           1.138    38.124    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y86         LUT3 (Prop_lut3_I1_O)        0.152    38.276 f  cpu/L_reg/D_reg_q[11][20]_i_28/O
                         net (fo=1, routed)           0.608    38.884    cpu/L_reg/D_reg_q[11][20]_i_28_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326    39.210 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=9, routed)           0.590    39.800    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I2_O)        0.118    39.918 r  cpu/L_reg/D_reg_q[11][19]_i_24/O
                         net (fo=3, routed)           0.657    40.575    cpu/L_reg/D_reg_q[11][19]_i_24_n_0
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.352    40.927 f  cpu/L_reg/D_reg_q[11][18]_i_42/O
                         net (fo=4, routed)           0.894    41.822    cpu/L_reg/D_reg_q[11][18]_i_42_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I2_O)        0.348    42.170 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.848    43.018    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    43.142 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.765    43.907    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.153    44.060 r  cpu/L_reg/D_reg_q[11][17]_i_23/O
                         net (fo=3, routed)           0.536    44.596    cpu/L_reg/D_reg_q[11][17]_i_23_n_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.353    44.949 r  cpu/L_reg/D_reg_q[11][16]_i_39/O
                         net (fo=4, routed)           0.909    45.858    cpu/L_reg/D_reg_q[11][16]_i_39_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I2_O)        0.348    46.206 r  cpu/L_reg/D_reg_q[11][16]_i_19/O
                         net (fo=1, routed)           0.658    46.864    cpu/L_reg/D_reg_q[11][16]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    46.988 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.646    47.634    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.120    47.754 r  cpu/L_reg/D_reg_q[11][15]_i_20/O
                         net (fo=3, routed)           0.822    48.575    cpu/L_reg/D_reg_q[11][15]_i_20_n_0
    SLICE_X42Y89         LUT3 (Prop_lut3_I0_O)        0.355    48.930 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.830    49.761    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I2_O)        0.374    50.135 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.825    50.960    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.326    51.286 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.604    51.890    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I3_O)        0.118    52.008 r  cpu/L_reg/D_reg_q[11][13]_i_20/O
                         net (fo=3, routed)           0.732    52.739    cpu/L_reg/D_reg_q[11][13]_i_20_n_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I0_O)        0.352    53.091 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=3, routed)           0.614    53.705    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.358    54.063 r  cpu/L_reg/D_reg_q[11][12]_i_21/O
                         net (fo=1, routed)           0.585    54.648    cpu/L_reg/D_reg_q[11][12]_i_21_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.326    54.974 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=8, routed)           0.673    55.647    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I4_O)        0.118    55.765 f  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=4, routed)           0.764    56.529    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.326    56.855 r  cpu/L_reg/D_reg_q[11][11]_i_8/O
                         net (fo=13, routed)          1.193    58.048    cpu/L_reg/D_reg_q[11][11]_i_8_n_0
    SLICE_X43Y87         LUT2 (Prop_lut2_I1_O)        0.152    58.200 r  cpu/L_reg/D_reg_q[11][9]_i_50/O
                         net (fo=3, routed)           0.740    58.941    cpu/L_reg/D_reg_q[11][9]_i_50_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I1_O)        0.326    59.267 r  cpu/L_reg/D_reg_q[11][9]_i_35/O
                         net (fo=1, routed)           0.624    59.891    cpu/L_reg/D_reg_q[11][9]_i_35_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.015 r  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=1, routed)           0.433    60.448    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.572 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=6, routed)           0.942    61.514    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I1_O)        0.150    61.664 f  cpu/L_reg/D_reg_q[11][8]_i_18/O
                         net (fo=1, routed)           0.810    62.474    cpu/L_reg/D_reg_q[11][8]_i_18_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.326    62.800 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=8, routed)           0.612    63.412    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I1_O)        0.153    63.565 r  cpu/L_reg/D_reg_q[11][7]_i_19/O
                         net (fo=3, routed)           0.741    64.306    cpu/L_reg/D_reg_q[11][7]_i_19_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.327    64.633 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=8, routed)           0.978    65.610    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X46Y89         LUT2 (Prop_lut2_I1_O)        0.146    65.756 r  cpu/L_reg/D_reg_q[11][6]_i_20/O
                         net (fo=3, routed)           0.598    66.354    cpu/L_reg/D_reg_q[11][6]_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.328    66.682 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           0.713    67.395    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.124    67.519 r  cpu/L_reg/D_reg_q[11][5]_i_21/O
                         net (fo=3, routed)           0.722    68.241    cpu/L_reg/D_reg_q[11][5]_i_21_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I2_O)        0.150    68.391 r  cpu/L_reg/D_reg_q[11][4]_i_37/O
                         net (fo=3, routed)           0.976    69.367    cpu/L_reg/D_reg_q[11][4]_i_37_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.332    69.699 f  cpu/L_reg/D_reg_q[11][4]_i_18/O
                         net (fo=1, routed)           0.666    70.366    cpu/L_reg/D_reg_q[11][4]_i_18_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.124    70.490 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.600    71.090    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I2_O)        0.118    71.208 r  cpu/L_reg/D_reg_q[11][3]_i_20/O
                         net (fo=3, routed)           0.780    71.988    cpu/L_reg/D_reg_q[11][3]_i_20_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.352    72.340 r  cpu/L_reg/D_reg_q[11][2]_i_32/O
                         net (fo=3, routed)           0.818    73.158    cpu/L_reg/D_reg_q[11][2]_i_32_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.326    73.484 r  cpu/L_reg/D_reg_q[11][2]_i_17/O
                         net (fo=1, routed)           0.685    74.168    cpu/L_reg/D_reg_q[11][2]_i_17_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.292 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.752    75.044    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.118    75.162 f  cpu/L_reg/D_reg_q[11][1]_i_13/O
                         net (fo=3, routed)           0.596    75.758    cpu/L_reg/D_reg_q[11][1]_i_13_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.326    76.084 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=7, routed)           0.999    77.083    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.150    77.233 f  cpu/L_reg/D_reg_q[11][0]_i_10/O
                         net (fo=1, routed)           0.789    78.022    cpu/L_reg/D_reg_q[11][0]_i_10_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    78.348 f  cpu/L_reg/D_reg_q[11][0]_i_5/O
                         net (fo=1, routed)           0.659    79.007    cpu/L_reg/D_reg_q[11][0]_i_5_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    79.131 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.317    80.448    cpu/L_reg/M_reg_write_data[0]
    SLICE_X47Y66         FDRE                                         r  cpu/L_reg/D_reg_q_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.431   104.835    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X47Y66         FDRE                                         r  cpu/L_reg/D_reg_q_reg[25][0]/C
                         clock pessimism              0.258   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)       -0.067   104.991    cpu/L_reg/D_reg_q_reg[25][0]
  -------------------------------------------------------------------
                         required time                        104.991    
                         arrival time                         -80.448    
  -------------------------------------------------------------------
                         slack                                 24.543    

Slack (MET) :             24.554ns  (required time - arrival time)
  Source:                 forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[17][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        75.229ns  (logic 16.862ns (22.414%)  route 58.367ns (77.586%))
  Logic Levels:           72  (LUT2=9 LUT3=16 LUT5=11 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.613     5.197    forLoop_idx_0_465581613[1].io_button_cond_row/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=37, routed)          0.672     6.325    forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]_0[0]
    SLICE_X62Y70         LUT2 (Prop_lut2_I0_O)        0.150     6.475 r  forLoop_idx_0_465581613[1].io_button_cond_row/FSM_sequential_D_state_q[4]_i_13/O
                         net (fo=9, routed)           1.244     7.719    cpu/button_map/M_io_button_edge_row_out[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.326     8.045 r  cpu/button_map/D_reg_q[11][31]_i_169/O
                         net (fo=9, routed)           0.759     8.803    forLoop_idx_0_465581613[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X54Y69         LUT5 (Prop_lut5_I3_O)        0.124     8.927 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=3, routed)           0.693     9.621    cpu/L_reg/D_reg_q[11][31]_i_194_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.745 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=26, routed)          0.996    10.741    cpu/L_reg/M_iROM_address[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.865 r  cpu/L_reg/D_reg_q[11][31]_i_53/O
                         net (fo=27, routed)          1.137    12.001    cpu/L_reg/D_reg_q[11][31]_i_53_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.124    12.125 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=9, routed)           1.310    13.436    cpu/L_reg/FSM_sequential_D_state_q_reg[4]_2
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.560 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.021    14.581    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X46Y68         MUXF7 (Prop_muxf7_S_O)       0.292    14.873 r  cpu/L_reg/D_reg_q_reg[11][3]_i_30/O
                         net (fo=1, routed)           0.000    14.873    cpu/L_reg/D_reg_q_reg[11][3]_i_30_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    14.961 r  cpu/L_reg/D_reg_q_reg[11][3]_i_12/O
                         net (fo=1, routed)           1.375    16.336    cpu/L_reg_n_79
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.319    16.655 r  cpu/D_reg_q[11][3]_i_5/O
                         net (fo=177, routed)         1.594    18.249    cpu/L_reg/M_alu_b[3]
    SLICE_X32Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.373 f  cpu/L_reg/D_reg_q[11][30]_i_12/O
                         net (fo=4, routed)           0.849    19.222    cpu/L_reg/D_reg_q[11][30]_i_12_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I1_O)        0.150    19.372 r  cpu/L_reg/D_reg_q[11][29]_i_25/O
                         net (fo=4, routed)           0.632    20.004    cpu/L_reg/D_reg_q[11][29]_i_25_n_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I3_O)        0.320    20.324 f  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.436    21.760    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X36Y92         LUT2 (Prop_lut2_I1_O)        0.354    22.114 r  cpu/L_reg/D_reg_q[11][28]_i_27/O
                         net (fo=2, routed)           1.270    23.383    cpu/L_reg/D_reg_q[11][28]_i_27_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.326    23.709 r  cpu/L_reg/D_reg_q[11][27]_i_53/O
                         net (fo=1, routed)           0.000    23.709    cpu/L_reg/D_reg_q[11][27]_i_53_n_0
    SLICE_X35Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    23.921 r  cpu/L_reg/D_reg_q_reg[11][27]_i_44/O
                         net (fo=3, routed)           0.623    24.544    cpu/L_reg/D_reg_q_reg[11][27]_i_44_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.299    24.843 f  cpu/L_reg/D_reg_q[11][26]_i_47/O
                         net (fo=3, routed)           0.578    25.421    cpu/L_reg/D_reg_q[11][26]_i_47_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124    25.545 r  cpu/L_reg/D_reg_q[11][26]_i_27/O
                         net (fo=1, routed)           0.798    26.343    cpu/L_reg/D_reg_q[11][26]_i_27_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I4_O)        0.124    26.467 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=7, routed)           0.777    27.243    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.119    27.362 r  cpu/L_reg/D_reg_q[11][25]_i_27/O
                         net (fo=3, routed)           0.821    28.183    cpu/L_reg/D_reg_q[11][25]_i_27_n_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.360    28.543 f  cpu/L_reg/D_reg_q[11][24]_i_44/O
                         net (fo=4, routed)           0.767    29.310    cpu/L_reg/D_reg_q[11][24]_i_44_n_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.326    29.636 f  cpu/L_reg/D_reg_q[11][24]_i_28/O
                         net (fo=1, routed)           0.436    30.072    cpu/L_reg/D_reg_q[11][24]_i_28_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.326    30.398 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=9, routed)           0.955    31.353    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.148    31.501 f  cpu/L_reg/D_reg_q[11][23]_i_28/O
                         net (fo=1, routed)           0.596    32.097    cpu/L_reg/D_reg_q[11][23]_i_28_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.328    32.425 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=9, routed)           1.071    33.496    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.146    33.642 f  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=1, routed)           0.718    34.361    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I2_O)        0.328    34.689 r  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=9, routed)           1.077    35.766    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.150    35.916 r  cpu/L_reg/D_reg_q[11][21]_i_26/O
                         net (fo=3, routed)           0.744    36.660    cpu/L_reg/D_reg_q[11][21]_i_26_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.326    36.986 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=9, routed)           1.138    38.124    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y86         LUT3 (Prop_lut3_I1_O)        0.152    38.276 f  cpu/L_reg/D_reg_q[11][20]_i_28/O
                         net (fo=1, routed)           0.608    38.884    cpu/L_reg/D_reg_q[11][20]_i_28_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326    39.210 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=9, routed)           0.590    39.800    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I2_O)        0.118    39.918 r  cpu/L_reg/D_reg_q[11][19]_i_24/O
                         net (fo=3, routed)           0.657    40.575    cpu/L_reg/D_reg_q[11][19]_i_24_n_0
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.352    40.927 f  cpu/L_reg/D_reg_q[11][18]_i_42/O
                         net (fo=4, routed)           0.894    41.822    cpu/L_reg/D_reg_q[11][18]_i_42_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I2_O)        0.348    42.170 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.848    43.018    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    43.142 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.765    43.907    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.153    44.060 r  cpu/L_reg/D_reg_q[11][17]_i_23/O
                         net (fo=3, routed)           0.536    44.596    cpu/L_reg/D_reg_q[11][17]_i_23_n_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.353    44.949 r  cpu/L_reg/D_reg_q[11][16]_i_39/O
                         net (fo=4, routed)           0.909    45.858    cpu/L_reg/D_reg_q[11][16]_i_39_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I2_O)        0.348    46.206 r  cpu/L_reg/D_reg_q[11][16]_i_19/O
                         net (fo=1, routed)           0.658    46.864    cpu/L_reg/D_reg_q[11][16]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    46.988 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.646    47.634    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.120    47.754 r  cpu/L_reg/D_reg_q[11][15]_i_20/O
                         net (fo=3, routed)           0.822    48.575    cpu/L_reg/D_reg_q[11][15]_i_20_n_0
    SLICE_X42Y89         LUT3 (Prop_lut3_I0_O)        0.355    48.930 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.830    49.761    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I2_O)        0.374    50.135 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.825    50.960    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.326    51.286 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.604    51.890    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I3_O)        0.118    52.008 r  cpu/L_reg/D_reg_q[11][13]_i_20/O
                         net (fo=3, routed)           0.732    52.739    cpu/L_reg/D_reg_q[11][13]_i_20_n_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I0_O)        0.352    53.091 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=3, routed)           0.614    53.705    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.358    54.063 r  cpu/L_reg/D_reg_q[11][12]_i_21/O
                         net (fo=1, routed)           0.585    54.648    cpu/L_reg/D_reg_q[11][12]_i_21_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.326    54.974 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=8, routed)           0.673    55.647    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I4_O)        0.118    55.765 f  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=4, routed)           0.764    56.529    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.326    56.855 r  cpu/L_reg/D_reg_q[11][11]_i_8/O
                         net (fo=13, routed)          1.193    58.048    cpu/L_reg/D_reg_q[11][11]_i_8_n_0
    SLICE_X43Y87         LUT2 (Prop_lut2_I1_O)        0.152    58.200 r  cpu/L_reg/D_reg_q[11][9]_i_50/O
                         net (fo=3, routed)           0.740    58.941    cpu/L_reg/D_reg_q[11][9]_i_50_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I1_O)        0.326    59.267 r  cpu/L_reg/D_reg_q[11][9]_i_35/O
                         net (fo=1, routed)           0.624    59.891    cpu/L_reg/D_reg_q[11][9]_i_35_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.015 r  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=1, routed)           0.433    60.448    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.572 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=6, routed)           0.942    61.514    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I1_O)        0.150    61.664 f  cpu/L_reg/D_reg_q[11][8]_i_18/O
                         net (fo=1, routed)           0.810    62.474    cpu/L_reg/D_reg_q[11][8]_i_18_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.326    62.800 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=8, routed)           0.612    63.412    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I1_O)        0.153    63.565 r  cpu/L_reg/D_reg_q[11][7]_i_19/O
                         net (fo=3, routed)           0.741    64.306    cpu/L_reg/D_reg_q[11][7]_i_19_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.327    64.633 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=8, routed)           0.978    65.610    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X46Y89         LUT2 (Prop_lut2_I1_O)        0.146    65.756 r  cpu/L_reg/D_reg_q[11][6]_i_20/O
                         net (fo=3, routed)           0.598    66.354    cpu/L_reg/D_reg_q[11][6]_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.328    66.682 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           0.713    67.395    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.124    67.519 r  cpu/L_reg/D_reg_q[11][5]_i_21/O
                         net (fo=3, routed)           0.722    68.241    cpu/L_reg/D_reg_q[11][5]_i_21_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I2_O)        0.150    68.391 r  cpu/L_reg/D_reg_q[11][4]_i_37/O
                         net (fo=3, routed)           0.976    69.367    cpu/L_reg/D_reg_q[11][4]_i_37_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.332    69.699 f  cpu/L_reg/D_reg_q[11][4]_i_18/O
                         net (fo=1, routed)           0.666    70.366    cpu/L_reg/D_reg_q[11][4]_i_18_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.124    70.490 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.600    71.090    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I2_O)        0.118    71.208 r  cpu/L_reg/D_reg_q[11][3]_i_20/O
                         net (fo=3, routed)           0.780    71.988    cpu/L_reg/D_reg_q[11][3]_i_20_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.352    72.340 r  cpu/L_reg/D_reg_q[11][2]_i_32/O
                         net (fo=3, routed)           0.818    73.158    cpu/L_reg/D_reg_q[11][2]_i_32_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.326    73.484 r  cpu/L_reg/D_reg_q[11][2]_i_17/O
                         net (fo=1, routed)           0.685    74.168    cpu/L_reg/D_reg_q[11][2]_i_17_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.292 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.752    75.044    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.118    75.162 f  cpu/L_reg/D_reg_q[11][1]_i_13/O
                         net (fo=3, routed)           0.596    75.758    cpu/L_reg/D_reg_q[11][1]_i_13_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.326    76.084 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=7, routed)           0.999    77.083    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.150    77.233 f  cpu/L_reg/D_reg_q[11][0]_i_10/O
                         net (fo=1, routed)           0.789    78.022    cpu/L_reg/D_reg_q[11][0]_i_10_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    78.348 f  cpu/L_reg/D_reg_q[11][0]_i_5/O
                         net (fo=1, routed)           0.659    79.007    cpu/L_reg/D_reg_q[11][0]_i_5_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    79.131 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.295    80.426    cpu/L_reg/M_reg_write_data[0]
    SLICE_X48Y66         FDRE                                         r  cpu/L_reg/D_reg_q_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.434   104.838    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X48Y66         FDRE                                         r  cpu/L_reg/D_reg_q_reg[17][0]/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X48Y66         FDRE (Setup_fdre_C_D)       -0.081   104.980    cpu/L_reg/D_reg_q_reg[17][0]
  -------------------------------------------------------------------
                         required time                        104.980    
                         arrival time                         -80.426    
  -------------------------------------------------------------------
                         slack                                 24.554    

Slack (MET) :             24.576ns  (required time - arrival time)
  Source:                 forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        75.280ns  (logic 16.862ns (22.399%)  route 58.418ns (77.601%))
  Logic Levels:           72  (LUT2=9 LUT3=16 LUT5=11 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 104.897 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.613     5.197    forLoop_idx_0_465581613[1].io_button_cond_row/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=37, routed)          0.672     6.325    forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]_0[0]
    SLICE_X62Y70         LUT2 (Prop_lut2_I0_O)        0.150     6.475 r  forLoop_idx_0_465581613[1].io_button_cond_row/FSM_sequential_D_state_q[4]_i_13/O
                         net (fo=9, routed)           1.244     7.719    cpu/button_map/M_io_button_edge_row_out[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.326     8.045 r  cpu/button_map/D_reg_q[11][31]_i_169/O
                         net (fo=9, routed)           0.759     8.803    forLoop_idx_0_465581613[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X54Y69         LUT5 (Prop_lut5_I3_O)        0.124     8.927 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=3, routed)           0.693     9.621    cpu/L_reg/D_reg_q[11][31]_i_194_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.745 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=26, routed)          0.996    10.741    cpu/L_reg/M_iROM_address[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.865 r  cpu/L_reg/D_reg_q[11][31]_i_53/O
                         net (fo=27, routed)          1.137    12.001    cpu/L_reg/D_reg_q[11][31]_i_53_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.124    12.125 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=9, routed)           1.310    13.436    cpu/L_reg/FSM_sequential_D_state_q_reg[4]_2
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.560 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.021    14.581    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X46Y68         MUXF7 (Prop_muxf7_S_O)       0.292    14.873 r  cpu/L_reg/D_reg_q_reg[11][3]_i_30/O
                         net (fo=1, routed)           0.000    14.873    cpu/L_reg/D_reg_q_reg[11][3]_i_30_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    14.961 r  cpu/L_reg/D_reg_q_reg[11][3]_i_12/O
                         net (fo=1, routed)           1.375    16.336    cpu/L_reg_n_79
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.319    16.655 r  cpu/D_reg_q[11][3]_i_5/O
                         net (fo=177, routed)         1.594    18.249    cpu/L_reg/M_alu_b[3]
    SLICE_X32Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.373 f  cpu/L_reg/D_reg_q[11][30]_i_12/O
                         net (fo=4, routed)           0.849    19.222    cpu/L_reg/D_reg_q[11][30]_i_12_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I1_O)        0.150    19.372 r  cpu/L_reg/D_reg_q[11][29]_i_25/O
                         net (fo=4, routed)           0.632    20.004    cpu/L_reg/D_reg_q[11][29]_i_25_n_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I3_O)        0.320    20.324 f  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.436    21.760    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X36Y92         LUT2 (Prop_lut2_I1_O)        0.354    22.114 r  cpu/L_reg/D_reg_q[11][28]_i_27/O
                         net (fo=2, routed)           1.270    23.383    cpu/L_reg/D_reg_q[11][28]_i_27_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.326    23.709 r  cpu/L_reg/D_reg_q[11][27]_i_53/O
                         net (fo=1, routed)           0.000    23.709    cpu/L_reg/D_reg_q[11][27]_i_53_n_0
    SLICE_X35Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    23.921 r  cpu/L_reg/D_reg_q_reg[11][27]_i_44/O
                         net (fo=3, routed)           0.623    24.544    cpu/L_reg/D_reg_q_reg[11][27]_i_44_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.299    24.843 f  cpu/L_reg/D_reg_q[11][26]_i_47/O
                         net (fo=3, routed)           0.578    25.421    cpu/L_reg/D_reg_q[11][26]_i_47_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124    25.545 r  cpu/L_reg/D_reg_q[11][26]_i_27/O
                         net (fo=1, routed)           0.798    26.343    cpu/L_reg/D_reg_q[11][26]_i_27_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I4_O)        0.124    26.467 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=7, routed)           0.777    27.243    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.119    27.362 r  cpu/L_reg/D_reg_q[11][25]_i_27/O
                         net (fo=3, routed)           0.821    28.183    cpu/L_reg/D_reg_q[11][25]_i_27_n_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.360    28.543 f  cpu/L_reg/D_reg_q[11][24]_i_44/O
                         net (fo=4, routed)           0.767    29.310    cpu/L_reg/D_reg_q[11][24]_i_44_n_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.326    29.636 f  cpu/L_reg/D_reg_q[11][24]_i_28/O
                         net (fo=1, routed)           0.436    30.072    cpu/L_reg/D_reg_q[11][24]_i_28_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.326    30.398 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=9, routed)           0.955    31.353    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.148    31.501 f  cpu/L_reg/D_reg_q[11][23]_i_28/O
                         net (fo=1, routed)           0.596    32.097    cpu/L_reg/D_reg_q[11][23]_i_28_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.328    32.425 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=9, routed)           1.071    33.496    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.146    33.642 f  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=1, routed)           0.718    34.361    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I2_O)        0.328    34.689 r  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=9, routed)           1.077    35.766    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.150    35.916 r  cpu/L_reg/D_reg_q[11][21]_i_26/O
                         net (fo=3, routed)           0.744    36.660    cpu/L_reg/D_reg_q[11][21]_i_26_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.326    36.986 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=9, routed)           1.138    38.124    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y86         LUT3 (Prop_lut3_I1_O)        0.152    38.276 f  cpu/L_reg/D_reg_q[11][20]_i_28/O
                         net (fo=1, routed)           0.608    38.884    cpu/L_reg/D_reg_q[11][20]_i_28_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326    39.210 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=9, routed)           0.590    39.800    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I2_O)        0.118    39.918 r  cpu/L_reg/D_reg_q[11][19]_i_24/O
                         net (fo=3, routed)           0.657    40.575    cpu/L_reg/D_reg_q[11][19]_i_24_n_0
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.352    40.927 f  cpu/L_reg/D_reg_q[11][18]_i_42/O
                         net (fo=4, routed)           0.894    41.822    cpu/L_reg/D_reg_q[11][18]_i_42_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I2_O)        0.348    42.170 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.848    43.018    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    43.142 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.765    43.907    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.153    44.060 r  cpu/L_reg/D_reg_q[11][17]_i_23/O
                         net (fo=3, routed)           0.536    44.596    cpu/L_reg/D_reg_q[11][17]_i_23_n_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.353    44.949 r  cpu/L_reg/D_reg_q[11][16]_i_39/O
                         net (fo=4, routed)           0.909    45.858    cpu/L_reg/D_reg_q[11][16]_i_39_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I2_O)        0.348    46.206 r  cpu/L_reg/D_reg_q[11][16]_i_19/O
                         net (fo=1, routed)           0.658    46.864    cpu/L_reg/D_reg_q[11][16]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    46.988 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.646    47.634    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.120    47.754 r  cpu/L_reg/D_reg_q[11][15]_i_20/O
                         net (fo=3, routed)           0.822    48.575    cpu/L_reg/D_reg_q[11][15]_i_20_n_0
    SLICE_X42Y89         LUT3 (Prop_lut3_I0_O)        0.355    48.930 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.830    49.761    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I2_O)        0.374    50.135 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.825    50.960    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.326    51.286 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.604    51.890    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I3_O)        0.118    52.008 r  cpu/L_reg/D_reg_q[11][13]_i_20/O
                         net (fo=3, routed)           0.732    52.739    cpu/L_reg/D_reg_q[11][13]_i_20_n_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I0_O)        0.352    53.091 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=3, routed)           0.614    53.705    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.358    54.063 r  cpu/L_reg/D_reg_q[11][12]_i_21/O
                         net (fo=1, routed)           0.585    54.648    cpu/L_reg/D_reg_q[11][12]_i_21_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.326    54.974 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=8, routed)           0.673    55.647    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I4_O)        0.118    55.765 f  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=4, routed)           0.764    56.529    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.326    56.855 r  cpu/L_reg/D_reg_q[11][11]_i_8/O
                         net (fo=13, routed)          1.193    58.048    cpu/L_reg/D_reg_q[11][11]_i_8_n_0
    SLICE_X43Y87         LUT2 (Prop_lut2_I1_O)        0.152    58.200 r  cpu/L_reg/D_reg_q[11][9]_i_50/O
                         net (fo=3, routed)           0.740    58.941    cpu/L_reg/D_reg_q[11][9]_i_50_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I1_O)        0.326    59.267 r  cpu/L_reg/D_reg_q[11][9]_i_35/O
                         net (fo=1, routed)           0.624    59.891    cpu/L_reg/D_reg_q[11][9]_i_35_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.015 r  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=1, routed)           0.433    60.448    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.572 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=6, routed)           0.942    61.514    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I1_O)        0.150    61.664 f  cpu/L_reg/D_reg_q[11][8]_i_18/O
                         net (fo=1, routed)           0.810    62.474    cpu/L_reg/D_reg_q[11][8]_i_18_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.326    62.800 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=8, routed)           0.612    63.412    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I1_O)        0.153    63.565 r  cpu/L_reg/D_reg_q[11][7]_i_19/O
                         net (fo=3, routed)           0.741    64.306    cpu/L_reg/D_reg_q[11][7]_i_19_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.327    64.633 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=8, routed)           0.978    65.610    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X46Y89         LUT2 (Prop_lut2_I1_O)        0.146    65.756 r  cpu/L_reg/D_reg_q[11][6]_i_20/O
                         net (fo=3, routed)           0.598    66.354    cpu/L_reg/D_reg_q[11][6]_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.328    66.682 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           0.713    67.395    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.124    67.519 r  cpu/L_reg/D_reg_q[11][5]_i_21/O
                         net (fo=3, routed)           0.722    68.241    cpu/L_reg/D_reg_q[11][5]_i_21_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I2_O)        0.150    68.391 r  cpu/L_reg/D_reg_q[11][4]_i_37/O
                         net (fo=3, routed)           0.976    69.367    cpu/L_reg/D_reg_q[11][4]_i_37_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.332    69.699 f  cpu/L_reg/D_reg_q[11][4]_i_18/O
                         net (fo=1, routed)           0.666    70.366    cpu/L_reg/D_reg_q[11][4]_i_18_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.124    70.490 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.600    71.090    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I2_O)        0.118    71.208 r  cpu/L_reg/D_reg_q[11][3]_i_20/O
                         net (fo=3, routed)           0.780    71.988    cpu/L_reg/D_reg_q[11][3]_i_20_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.352    72.340 r  cpu/L_reg/D_reg_q[11][2]_i_32/O
                         net (fo=3, routed)           0.818    73.158    cpu/L_reg/D_reg_q[11][2]_i_32_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.326    73.484 r  cpu/L_reg/D_reg_q[11][2]_i_17/O
                         net (fo=1, routed)           0.685    74.168    cpu/L_reg/D_reg_q[11][2]_i_17_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.292 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.752    75.044    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.118    75.162 f  cpu/L_reg/D_reg_q[11][1]_i_13/O
                         net (fo=3, routed)           0.596    75.758    cpu/L_reg/D_reg_q[11][1]_i_13_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.326    76.084 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=7, routed)           0.999    77.083    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.150    77.233 f  cpu/L_reg/D_reg_q[11][0]_i_10/O
                         net (fo=1, routed)           0.789    78.022    cpu/L_reg/D_reg_q[11][0]_i_10_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    78.348 f  cpu/L_reg/D_reg_q[11][0]_i_5/O
                         net (fo=1, routed)           0.659    79.007    cpu/L_reg/D_reg_q[11][0]_i_5_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    79.131 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.346    80.477    cpu/L_reg/M_reg_write_data[0]
    SLICE_X61Y73         FDRE                                         r  cpu/L_reg/D_reg_q_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.493   104.897    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  cpu/L_reg/D_reg_q_reg[12][0]/C
                         clock pessimism              0.258   105.155    
                         clock uncertainty           -0.035   105.120    
    SLICE_X61Y73         FDRE (Setup_fdre_C_D)       -0.067   105.053    cpu/L_reg/D_reg_q_reg[12][0]
  -------------------------------------------------------------------
                         required time                        105.053    
                         arrival time                         -80.477    
  -------------------------------------------------------------------
                         slack                                 24.576    

Slack (MET) :             24.580ns  (required time - arrival time)
  Source:                 forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        75.274ns  (logic 16.862ns (22.401%)  route 58.412ns (77.599%))
  Logic Levels:           72  (LUT2=9 LUT3=16 LUT5=11 LUT6=33 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.613     5.197    forLoop_idx_0_465581613[1].io_button_cond_row/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=37, routed)          0.672     6.325    forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]_0[0]
    SLICE_X62Y70         LUT2 (Prop_lut2_I0_O)        0.150     6.475 r  forLoop_idx_0_465581613[1].io_button_cond_row/FSM_sequential_D_state_q[4]_i_13/O
                         net (fo=9, routed)           1.244     7.719    cpu/button_map/M_io_button_edge_row_out[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.326     8.045 r  cpu/button_map/D_reg_q[11][31]_i_169/O
                         net (fo=9, routed)           0.759     8.803    forLoop_idx_0_465581613[3].io_button_cond_row/M_button_map_out[6]
    SLICE_X54Y69         LUT5 (Prop_lut5_I3_O)        0.124     8.927 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_reg_q[11][31]_i_104/O
                         net (fo=3, routed)           0.693     9.621    cpu/L_reg/D_reg_q[11][31]_i_194_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.745 f  cpu/L_reg/D_reg_q[11][31]_i_54/O
                         net (fo=26, routed)          0.996    10.741    cpu/L_reg/M_iROM_address[5]
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.865 r  cpu/L_reg/D_reg_q[11][31]_i_53/O
                         net (fo=27, routed)          1.137    12.001    cpu/L_reg/D_reg_q[11][31]_i_53_n_0
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.124    12.125 r  cpu/L_reg/D_reg_q[11][31]_i_16/O
                         net (fo=9, routed)           1.310    13.436    cpu/L_reg/FSM_sequential_D_state_q_reg[4]_2
    SLICE_X50Y70         LUT5 (Prop_lut5_I0_O)        0.124    13.560 r  cpu/L_reg/D_reg_q[11][13]_i_11/O
                         net (fo=129, routed)         1.021    14.581    cpu/L_reg/D_reg_q_reg[11][6]_0[4]
    SLICE_X46Y68         MUXF7 (Prop_muxf7_S_O)       0.292    14.873 r  cpu/L_reg/D_reg_q_reg[11][3]_i_30/O
                         net (fo=1, routed)           0.000    14.873    cpu/L_reg/D_reg_q_reg[11][3]_i_30_n_0
    SLICE_X46Y68         MUXF8 (Prop_muxf8_I1_O)      0.088    14.961 r  cpu/L_reg/D_reg_q_reg[11][3]_i_12/O
                         net (fo=1, routed)           1.375    16.336    cpu/L_reg_n_79
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.319    16.655 r  cpu/D_reg_q[11][3]_i_5/O
                         net (fo=177, routed)         1.594    18.249    cpu/L_reg/M_alu_b[3]
    SLICE_X32Y77         LUT6 (Prop_lut6_I1_O)        0.124    18.373 f  cpu/L_reg/D_reg_q[11][30]_i_12/O
                         net (fo=4, routed)           0.849    19.222    cpu/L_reg/D_reg_q[11][30]_i_12_n_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I1_O)        0.150    19.372 r  cpu/L_reg/D_reg_q[11][29]_i_25/O
                         net (fo=4, routed)           0.632    20.004    cpu/L_reg/D_reg_q[11][29]_i_25_n_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I3_O)        0.320    20.324 f  cpu/L_reg/D_reg_q[11][29]_i_11/O
                         net (fo=7, routed)           1.436    21.760    cpu/L_reg/D_reg_q[11][29]_i_11_n_0
    SLICE_X36Y92         LUT2 (Prop_lut2_I1_O)        0.354    22.114 r  cpu/L_reg/D_reg_q[11][28]_i_27/O
                         net (fo=2, routed)           1.270    23.383    cpu/L_reg/D_reg_q[11][28]_i_27_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.326    23.709 r  cpu/L_reg/D_reg_q[11][27]_i_53/O
                         net (fo=1, routed)           0.000    23.709    cpu/L_reg/D_reg_q[11][27]_i_53_n_0
    SLICE_X35Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    23.921 r  cpu/L_reg/D_reg_q_reg[11][27]_i_44/O
                         net (fo=3, routed)           0.623    24.544    cpu/L_reg/D_reg_q_reg[11][27]_i_44_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I2_O)        0.299    24.843 f  cpu/L_reg/D_reg_q[11][26]_i_47/O
                         net (fo=3, routed)           0.578    25.421    cpu/L_reg/D_reg_q[11][26]_i_47_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.124    25.545 r  cpu/L_reg/D_reg_q[11][26]_i_27/O
                         net (fo=1, routed)           0.798    26.343    cpu/L_reg/D_reg_q[11][26]_i_27_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I4_O)        0.124    26.467 r  cpu/L_reg/D_reg_q[11][26]_i_11/O
                         net (fo=7, routed)           0.777    27.243    cpu/L_reg/D_reg_q[11][26]_i_11_n_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I2_O)        0.119    27.362 r  cpu/L_reg/D_reg_q[11][25]_i_27/O
                         net (fo=3, routed)           0.821    28.183    cpu/L_reg/D_reg_q[11][25]_i_27_n_0
    SLICE_X32Y82         LUT3 (Prop_lut3_I0_O)        0.360    28.543 f  cpu/L_reg/D_reg_q[11][24]_i_44/O
                         net (fo=4, routed)           0.767    29.310    cpu/L_reg/D_reg_q[11][24]_i_44_n_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.326    29.636 f  cpu/L_reg/D_reg_q[11][24]_i_28/O
                         net (fo=1, routed)           0.436    30.072    cpu/L_reg/D_reg_q[11][24]_i_28_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.326    30.398 r  cpu/L_reg/D_reg_q[11][24]_i_11/O
                         net (fo=9, routed)           0.955    31.353    cpu/L_reg/D_reg_q[11][24]_i_11_n_0
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.148    31.501 f  cpu/L_reg/D_reg_q[11][23]_i_28/O
                         net (fo=1, routed)           0.596    32.097    cpu/L_reg/D_reg_q[11][23]_i_28_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.328    32.425 r  cpu/L_reg/D_reg_q[11][23]_i_11/O
                         net (fo=9, routed)           1.071    33.496    cpu/L_reg/D_reg_q[11][23]_i_11_n_0
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.146    33.642 f  cpu/L_reg/D_reg_q[11][22]_i_25/O
                         net (fo=1, routed)           0.718    34.361    cpu/L_reg/D_reg_q[11][22]_i_25_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I2_O)        0.328    34.689 r  cpu/L_reg/D_reg_q[11][22]_i_11/O
                         net (fo=9, routed)           1.077    35.766    cpu/L_reg/D_reg_q[11][22]_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.150    35.916 r  cpu/L_reg/D_reg_q[11][21]_i_26/O
                         net (fo=3, routed)           0.744    36.660    cpu/L_reg/D_reg_q[11][21]_i_26_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.326    36.986 r  cpu/L_reg/D_reg_q[11][21]_i_11/O
                         net (fo=9, routed)           1.138    38.124    cpu/L_reg/D_reg_q[11][21]_i_11_n_0
    SLICE_X36Y86         LUT3 (Prop_lut3_I1_O)        0.152    38.276 f  cpu/L_reg/D_reg_q[11][20]_i_28/O
                         net (fo=1, routed)           0.608    38.884    cpu/L_reg/D_reg_q[11][20]_i_28_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I5_O)        0.326    39.210 r  cpu/L_reg/D_reg_q[11][20]_i_11/O
                         net (fo=9, routed)           0.590    39.800    cpu/L_reg/D_reg_q[11][20]_i_11_n_0
    SLICE_X39Y86         LUT5 (Prop_lut5_I2_O)        0.118    39.918 r  cpu/L_reg/D_reg_q[11][19]_i_24/O
                         net (fo=3, routed)           0.657    40.575    cpu/L_reg/D_reg_q[11][19]_i_24_n_0
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.352    40.927 f  cpu/L_reg/D_reg_q[11][18]_i_42/O
                         net (fo=4, routed)           0.894    41.822    cpu/L_reg/D_reg_q[11][18]_i_42_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I2_O)        0.348    42.170 r  cpu/L_reg/D_reg_q[11][18]_i_21/O
                         net (fo=1, routed)           0.848    43.018    cpu/L_reg/D_reg_q[11][18]_i_21_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.124    43.142 r  cpu/L_reg/D_reg_q[11][18]_i_11/O
                         net (fo=9, routed)           0.765    43.907    cpu/L_reg/D_reg_q[11][18]_i_11_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I0_O)        0.153    44.060 r  cpu/L_reg/D_reg_q[11][17]_i_23/O
                         net (fo=3, routed)           0.536    44.596    cpu/L_reg/D_reg_q[11][17]_i_23_n_0
    SLICE_X38Y90         LUT3 (Prop_lut3_I0_O)        0.353    44.949 r  cpu/L_reg/D_reg_q[11][16]_i_39/O
                         net (fo=4, routed)           0.909    45.858    cpu/L_reg/D_reg_q[11][16]_i_39_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I2_O)        0.348    46.206 r  cpu/L_reg/D_reg_q[11][16]_i_19/O
                         net (fo=1, routed)           0.658    46.864    cpu/L_reg/D_reg_q[11][16]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124    46.988 r  cpu/L_reg/D_reg_q[11][16]_i_9/O
                         net (fo=9, routed)           0.646    47.634    cpu/L_reg/D_reg_q[11][16]_i_9_n_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.120    47.754 r  cpu/L_reg/D_reg_q[11][15]_i_20/O
                         net (fo=3, routed)           0.822    48.575    cpu/L_reg/D_reg_q[11][15]_i_20_n_0
    SLICE_X42Y89         LUT3 (Prop_lut3_I0_O)        0.355    48.930 r  cpu/L_reg/D_reg_q[11][14]_i_38/O
                         net (fo=4, routed)           0.830    49.761    cpu/L_reg/D_reg_q[11][14]_i_38_n_0
    SLICE_X44Y89         LUT3 (Prop_lut3_I2_O)        0.374    50.135 f  cpu/L_reg/D_reg_q[11][14]_i_18/O
                         net (fo=1, routed)           0.825    50.960    cpu/L_reg/D_reg_q[11][14]_i_18_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I2_O)        0.326    51.286 r  cpu/L_reg/D_reg_q[11][14]_i_7/O
                         net (fo=9, routed)           0.604    51.890    cpu/L_reg/D_reg_q[11][14]_i_7_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I3_O)        0.118    52.008 r  cpu/L_reg/D_reg_q[11][13]_i_20/O
                         net (fo=3, routed)           0.732    52.739    cpu/L_reg/D_reg_q[11][13]_i_20_n_0
    SLICE_X45Y90         LUT3 (Prop_lut3_I0_O)        0.352    53.091 r  cpu/L_reg/D_reg_q[11][12]_i_37/O
                         net (fo=3, routed)           0.614    53.705    cpu/L_reg/D_reg_q[11][12]_i_37_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.358    54.063 r  cpu/L_reg/D_reg_q[11][12]_i_21/O
                         net (fo=1, routed)           0.585    54.648    cpu/L_reg/D_reg_q[11][12]_i_21_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.326    54.974 r  cpu/L_reg/D_reg_q[11][12]_i_7/O
                         net (fo=8, routed)           0.673    55.647    cpu/L_reg/D_reg_q[11][12]_i_7_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I4_O)        0.118    55.765 f  cpu/L_reg/D_reg_q[11][11]_i_20/O
                         net (fo=4, routed)           0.764    56.529    cpu/L_reg/D_reg_q[11][11]_i_20_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.326    56.855 r  cpu/L_reg/D_reg_q[11][11]_i_8/O
                         net (fo=13, routed)          1.193    58.048    cpu/L_reg/D_reg_q[11][11]_i_8_n_0
    SLICE_X43Y87         LUT2 (Prop_lut2_I1_O)        0.152    58.200 r  cpu/L_reg/D_reg_q[11][9]_i_50/O
                         net (fo=3, routed)           0.740    58.941    cpu/L_reg/D_reg_q[11][9]_i_50_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I1_O)        0.326    59.267 r  cpu/L_reg/D_reg_q[11][9]_i_35/O
                         net (fo=1, routed)           0.624    59.891    cpu/L_reg/D_reg_q[11][9]_i_35_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.015 r  cpu/L_reg/D_reg_q[11][9]_i_20/O
                         net (fo=1, routed)           0.433    60.448    cpu/L_reg/D_reg_q[11][9]_i_20_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.124    60.572 r  cpu/L_reg/D_reg_q[11][9]_i_7/O
                         net (fo=6, routed)           0.942    61.514    cpu/L_reg/D_reg_q[11][9]_i_7_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I1_O)        0.150    61.664 f  cpu/L_reg/D_reg_q[11][8]_i_18/O
                         net (fo=1, routed)           0.810    62.474    cpu/L_reg/D_reg_q[11][8]_i_18_n_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.326    62.800 r  cpu/L_reg/D_reg_q[11][8]_i_7/O
                         net (fo=8, routed)           0.612    63.412    cpu/L_reg/D_reg_q[11][8]_i_7_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I1_O)        0.153    63.565 r  cpu/L_reg/D_reg_q[11][7]_i_19/O
                         net (fo=3, routed)           0.741    64.306    cpu/L_reg/D_reg_q[11][7]_i_19_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.327    64.633 r  cpu/L_reg/D_reg_q[11][7]_i_7/O
                         net (fo=8, routed)           0.978    65.610    cpu/L_reg/D_reg_q[11][7]_i_7_n_0
    SLICE_X46Y89         LUT2 (Prop_lut2_I1_O)        0.146    65.756 r  cpu/L_reg/D_reg_q[11][6]_i_20/O
                         net (fo=3, routed)           0.598    66.354    cpu/L_reg/D_reg_q[11][6]_i_20_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.328    66.682 r  cpu/L_reg/D_reg_q[11][6]_i_7/O
                         net (fo=9, routed)           0.713    67.395    cpu/L_reg/D_reg_q[11][6]_i_7_n_0
    SLICE_X43Y88         LUT2 (Prop_lut2_I1_O)        0.124    67.519 r  cpu/L_reg/D_reg_q[11][5]_i_21/O
                         net (fo=3, routed)           0.722    68.241    cpu/L_reg/D_reg_q[11][5]_i_21_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I2_O)        0.150    68.391 r  cpu/L_reg/D_reg_q[11][4]_i_37/O
                         net (fo=3, routed)           0.976    69.367    cpu/L_reg/D_reg_q[11][4]_i_37_n_0
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.332    69.699 f  cpu/L_reg/D_reg_q[11][4]_i_18/O
                         net (fo=1, routed)           0.666    70.366    cpu/L_reg/D_reg_q[11][4]_i_18_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.124    70.490 r  cpu/L_reg/D_reg_q[11][4]_i_7/O
                         net (fo=9, routed)           0.600    71.090    cpu/L_reg/D_reg_q[11][4]_i_7_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I2_O)        0.118    71.208 r  cpu/L_reg/D_reg_q[11][3]_i_20/O
                         net (fo=3, routed)           0.780    71.988    cpu/L_reg/D_reg_q[11][3]_i_20_n_0
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.352    72.340 r  cpu/L_reg/D_reg_q[11][2]_i_32/O
                         net (fo=3, routed)           0.818    73.158    cpu/L_reg/D_reg_q[11][2]_i_32_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I2_O)        0.326    73.484 r  cpu/L_reg/D_reg_q[11][2]_i_17/O
                         net (fo=1, routed)           0.685    74.168    cpu/L_reg/D_reg_q[11][2]_i_17_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.124    74.292 r  cpu/L_reg/D_reg_q[11][2]_i_7/O
                         net (fo=8, routed)           0.752    75.044    cpu/L_reg/D_reg_q[11][2]_i_7_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I3_O)        0.118    75.162 f  cpu/L_reg/D_reg_q[11][1]_i_13/O
                         net (fo=3, routed)           0.596    75.758    cpu/L_reg/D_reg_q[11][1]_i_13_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.326    76.084 r  cpu/L_reg/D_reg_q[11][1]_i_5/O
                         net (fo=7, routed)           0.999    77.083    cpu/L_reg/D_reg_q[11][1]_i_5_n_0
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.150    77.233 f  cpu/L_reg/D_reg_q[11][0]_i_10/O
                         net (fo=1, routed)           0.789    78.022    cpu/L_reg/D_reg_q[11][0]_i_10_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.326    78.348 f  cpu/L_reg/D_reg_q[11][0]_i_5/O
                         net (fo=1, routed)           0.659    79.007    cpu/L_reg/D_reg_q[11][0]_i_5_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I3_O)        0.124    79.131 r  cpu/L_reg/D_reg_q[11][0]_i_1/O
                         net (fo=33, routed)          1.340    80.471    cpu/L_reg/M_reg_write_data[0]
    SLICE_X61Y74         FDRE                                         r  cpu/L_reg/D_reg_q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.491   104.895    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  cpu/L_reg/D_reg_q_reg[2][0]/C
                         clock pessimism              0.258   105.153    
                         clock uncertainty           -0.035   105.118    
    SLICE_X61Y74         FDRE (Setup_fdre_C_D)       -0.067   105.051    cpu/L_reg/D_reg_q_reg[2][0]
  -------------------------------------------------------------------
                         required time                        105.051    
                         arrival time                         -80.471    
  -------------------------------------------------------------------
                         slack                                 24.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1694377409[0].io_button_cond_select/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1732714250[0].io_button_edge_select/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.582     1.526    forLoop_idx_0_1694377409[0].io_button_cond_select/CLK
    SLICE_X60Y71         FDRE                                         r  forLoop_idx_0_1694377409[0].io_button_cond_select/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  forLoop_idx_0_1694377409[0].io_button_cond_select/D_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.073     1.763    forLoop_idx_0_1694377409[0].io_button_cond_select/D_ctr_q_reg[6]
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  forLoop_idx_0_1694377409[0].io_button_cond_select/D_last_q_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    forLoop_idx_0_1732714250[0].io_button_edge_select/M_io_button_edge_select_in
    SLICE_X61Y71         FDRE                                         r  forLoop_idx_0_1732714250[0].io_button_edge_select/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.850     2.039    forLoop_idx_0_1732714250[0].io_button_edge_select/CLK
    SLICE_X61Y71         FDRE                                         r  forLoop_idx_0_1732714250[0].io_button_edge_select/D_last_q_reg/C
                         clock pessimism             -0.501     1.539    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.091     1.630    forLoop_idx_0_1732714250[0].io_button_edge_select/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 forLoop_idx_0_15768872[0].io_button_cond_start/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1603207074[0].io_button_edge_start/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.556     1.500    forLoop_idx_0_15768872[0].io_button_cond_start/CLK
    SLICE_X52Y69         FDRE                                         r  forLoop_idx_0_15768872[0].io_button_cond_start/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  forLoop_idx_0_15768872[0].io_button_cond_start/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.094     1.758    forLoop_idx_0_15768872[0].io_button_cond_start/D_ctr_q_reg[8]
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  forLoop_idx_0_15768872[0].io_button_cond_start/D_last_q_i_1/O
                         net (fo=1, routed)           0.000     1.803    forLoop_idx_0_1603207074[0].io_button_edge_start/M_io_button_edge_start_in
    SLICE_X53Y69         FDRE                                         r  forLoop_idx_0_1603207074[0].io_button_edge_start/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.824     2.014    forLoop_idx_0_1603207074[0].io_button_edge_start/CLK
    SLICE_X53Y69         FDRE                                         r  forLoop_idx_0_1603207074[0].io_button_edge_start/D_last_q_reg/C
                         clock pessimism             -0.502     1.513    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.091     1.604    forLoop_idx_0_1603207074[0].io_button_edge_start/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_462714729[1].io_button_edge_row/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.737%)  route 0.161ns (53.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.584     1.528    forLoop_idx_0_465581613[1].io_button_cond_row/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  forLoop_idx_0_465581613[1].io_button_cond_row/D_on_q_reg[0]/Q
                         net (fo=37, routed)          0.161     1.829    forLoop_idx_0_462714729[1].io_button_edge_row/M_io_button_cond_row_out[0]
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_462714729[1].io_button_edge_row/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.852     2.042    forLoop_idx_0_462714729[1].io_button_edge_row/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_462714729[1].io_button_edge_row/D_last_q_reg/C
                         clock pessimism             -0.515     1.528    
    SLICE_X62Y70         FDRE (Hold_fdre_C_D)         0.070     1.598    forLoop_idx_0_462714729[1].io_button_edge_row/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1694377409[0].io_button_cond_select/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1694377409[0].io_button_cond_select/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.580     1.524    forLoop_idx_0_1694377409[0].io_button_cond_select/sync/CLK
    SLICE_X62Y74         FDRE                                         r  forLoop_idx_0_1694377409[0].io_button_cond_select/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  forLoop_idx_0_1694377409[0].io_button_cond_select/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.839    forLoop_idx_0_1694377409[0].io_button_cond_select/sync/D_pipe_d__4[1]
    SLICE_X62Y74         FDRE                                         r  forLoop_idx_0_1694377409[0].io_button_cond_select/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.847     2.037    forLoop_idx_0_1694377409[0].io_button_cond_select/sync/CLK
    SLICE_X62Y74         FDRE                                         r  forLoop_idx_0_1694377409[0].io_button_cond_select/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X62Y74         FDRE (Hold_fdre_C_D)         0.066     1.590    forLoop_idx_0_1694377409[0].io_button_cond_select/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 forLoop_idx_0_15768872[0].io_button_cond_start/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_15768872[0].io_button_cond_start/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.581     1.525    forLoop_idx_0_15768872[0].io_button_cond_start/sync/CLK
    SLICE_X62Y73         FDRE                                         r  forLoop_idx_0_15768872[0].io_button_cond_start/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  forLoop_idx_0_15768872[0].io_button_cond_start/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.840    forLoop_idx_0_15768872[0].io_button_cond_start/sync/D_pipe_d__3[1]
    SLICE_X62Y73         FDRE                                         r  forLoop_idx_0_15768872[0].io_button_cond_start/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.848     2.038    forLoop_idx_0_15768872[0].io_button_cond_start/sync/CLK
    SLICE_X62Y73         FDRE                                         r  forLoop_idx_0_15768872[0].io_button_cond_start/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.066     1.591    forLoop_idx_0_15768872[0].io_button_cond_start/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.583     1.527    forLoop_idx_0_465581613[3].io_button_cond_row/CLK
    SLICE_X63Y78         FDRE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.785    forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr_q_reg[15]
    SLICE_X63Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr_q_reg[12]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.893    forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr_q_reg[12]_i_1__5_n_4
    SLICE_X63Y78         FDRE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.851     2.041    forLoop_idx_0_465581613[3].io_button_cond_row/CLK
    SLICE_X63Y78         FDRE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.105     1.632    forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cpu/button_map/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/button_map/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.560     1.504    cpu/button_map/ctr/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  cpu/button_map/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.762    cpu/button_map/ctr/D_ctr_q_reg[7]
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  cpu/button_map/ctr/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    cpu/button_map/ctr/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X53Y64         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.829     2.019    cpu/button_map/ctr/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X53Y64         FDRE (Hold_fdre_C_D)         0.105     1.609    cpu/button_map/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cpu/button_map/ctr/D_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/button_map/ctr/D_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.558     1.502    cpu/button_map/ctr/clk_IBUF_BUFG
    SLICE_X53Y67         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  cpu/button_map/ctr/D_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.761    cpu/button_map/ctr/D_ctr_q_reg[19]
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  cpu/button_map/ctr/D_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    cpu/button_map/ctr/D_ctr_q_reg[16]_i_1_n_4
    SLICE_X53Y67         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.826     2.016    cpu/button_map/ctr/clk_IBUF_BUFG
    SLICE_X53Y67         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.105     1.607    cpu/button_map/ctr/D_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 forLoop_idx_0_465581613[0].io_button_cond_row/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_465581613[0].io_button_cond_row/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.583     1.527    forLoop_idx_0_465581613[0].io_button_cond_row/CLK
    SLICE_X65Y78         FDRE                                         r  forLoop_idx_0_465581613[0].io_button_cond_row/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  forLoop_idx_0_465581613[0].io_button_cond_row/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.787    forLoop_idx_0_465581613[0].io_button_cond_row/D_ctr_q_reg[15]
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  forLoop_idx_0_465581613[0].io_button_cond_row/D_ctr_q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.895    forLoop_idx_0_465581613[0].io_button_cond_row/D_ctr_q_reg[12]_i_1__2_n_4
    SLICE_X65Y78         FDRE                                         r  forLoop_idx_0_465581613[0].io_button_cond_row/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.851     2.041    forLoop_idx_0_465581613[0].io_button_cond_row/CLK
    SLICE_X65Y78         FDRE                                         r  forLoop_idx_0_465581613[0].io_button_cond_row/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.105     1.632    forLoop_idx_0_465581613[0].io_button_cond_row/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cpu/button_map/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/button_map/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.560     1.504    cpu/button_map/ctr/clk_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  cpu/button_map/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.764    cpu/button_map/ctr/D_ctr_q_reg[3]
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  cpu/button_map/ctr/D_ctr_q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.872    cpu/button_map/ctr/D_ctr_q_reg[0]_i_2_n_4
    SLICE_X53Y63         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.829     2.019    cpu/button_map/ctr/clk_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  cpu/button_map/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X53Y63         FDRE (Hold_fdre_C_D)         0.105     1.609    cpu/button_map/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y70   cpu/D_gamemode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y71   cpu/FSM_sequential_D_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y72   cpu/FSM_sequential_D_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y72   cpu/FSM_sequential_D_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y72   cpu/FSM_sequential_D_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y71   cpu/FSM_sequential_D_state_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y73   cpu/L_reg/D_reg_q_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y81   cpu/L_reg/D_reg_q_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X59Y81   cpu/L_reg/D_reg_q_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y70   cpu/D_gamemode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y70   cpu/D_gamemode_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y71   cpu/FSM_sequential_D_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y71   cpu/FSM_sequential_D_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y72   cpu/FSM_sequential_D_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y72   cpu/FSM_sequential_D_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y72   cpu/FSM_sequential_D_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y72   cpu/FSM_sequential_D_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y72   cpu/FSM_sequential_D_state_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y72   cpu/FSM_sequential_D_state_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y70   cpu/D_gamemode_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X59Y70   cpu/D_gamemode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y71   cpu/FSM_sequential_D_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y71   cpu/FSM_sequential_D_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y72   cpu/FSM_sequential_D_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y72   cpu/FSM_sequential_D_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y72   cpu/FSM_sequential_D_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y72   cpu/FSM_sequential_D_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y72   cpu/FSM_sequential_D_state_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y72   cpu/FSM_sequential_D_state_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.752ns  (logic 11.392ns (31.865%)  route 24.359ns (68.135%))
  Logic Levels:           33  (CARRY4=6 LUT2=3 LUT3=1 LUT4=6 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.539     5.123    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  cpu/L_reg/D_reg_q_reg[5][4]/Q
                         net (fo=18, routed)          2.402     7.981    cpu/L_reg/M_reg_count_min[4]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150     8.131 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_194/O
                         net (fo=1, routed)           0.165     8.296    cpu/L_reg/io_segment_OBUF[6]_inst_i_194_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I5_O)        0.328     8.624 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_127/O
                         net (fo=5, routed)           1.036     9.660    cpu/L_reg/io_segment_OBUF[6]_inst_i_127_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I1_O)        0.152     9.812 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_89/O
                         net (fo=2, routed)           0.684    10.496    cpu/L_reg/io_segment_OBUF[6]_inst_i_89_n_0
    SLICE_X56Y80         LUT5 (Prop_lut5_I4_O)        0.348    10.844 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_196/O
                         net (fo=3, routed)           0.807    11.650    cpu/L_reg/io_segment_OBUF[6]_inst_i_196_n_0
    SLICE_X57Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.774 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_142/O
                         net (fo=1, routed)           0.000    11.774    cpu/L_reg/io_segment_OBUF[6]_inst_i_142_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.354 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.524    12.878    cpu/L_reg/decimal_renderer/L_65a16c80_remainder0[5]
    SLICE_X56Y79         LUT4 (Prop_lut4_I1_O)        0.326    13.204 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_57/O
                         net (fo=12, routed)          1.040    14.244    cpu/L_reg/io_segment_OBUF[6]_inst_i_57_n_0
    SLICE_X61Y80         LUT4 (Prop_lut4_I3_O)        0.328    14.572 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_188/O
                         net (fo=1, routed)           0.667    15.239    cpu/L_reg/io_segment_OBUF[6]_inst_i_188_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I1_O)        0.124    15.363 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_121/O
                         net (fo=2, routed)           0.814    16.178    cpu/L_reg/io_segment_OBUF[6]_inst_i_121_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I1_O)        0.150    16.328 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_81/O
                         net (fo=3, routed)           0.867    17.195    cpu/L_reg/io_segment_OBUF[6]_inst_i_81_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I3_O)        0.332    17.527 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_215/O
                         net (fo=2, routed)           0.444    17.971    cpu/L_reg/io_segment_OBUF[6]_inst_i_215_n_0
    SLICE_X62Y79         LUT4 (Prop_lut4_I1_O)        0.150    18.121 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_212/O
                         net (fo=2, routed)           0.598    18.719    cpu/L_reg/io_segment_OBUF[6]_inst_i_212_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I3_O)        0.326    19.045 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_179/O
                         net (fo=2, routed)           0.676    19.720    cpu/L_reg/io_segment_OBUF[6]_inst_i_179_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.844 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_183/O
                         net (fo=1, routed)           0.000    19.844    cpu/L_reg/io_segment_OBUF[6]_inst_i_183_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.224 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_118/CO[3]
                         net (fo=1, routed)           0.000    20.224    cpu/L_reg/io_segment_OBUF[6]_inst_i_118_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.539 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_177/O[3]
                         net (fo=2, routed)           1.102    21.641    cpu/L_reg/io_segment_OBUF[6]_inst_i_177_n_4
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.307    21.948 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_117/O
                         net (fo=1, routed)           0.433    22.381    cpu/L_reg/io_segment_OBUF[6]_inst_i_117_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.124    22.505 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_77/O
                         net (fo=7, routed)           1.586    24.091    cpu/L_reg/io_segment_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    24.241 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_73/O
                         net (fo=8, routed)           0.707    24.948    cpu/L_reg/io_segment_OBUF[6]_inst_i_73_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I5_O)        0.332    25.280 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_198/O
                         net (fo=1, routed)           0.653    25.933    cpu/L_reg/io_segment_OBUF[6]_inst_i_198_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    26.057 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_149/O
                         net (fo=3, routed)           0.801    26.858    cpu/L_reg/io_segment_OBUF[6]_inst_i_149_n_0
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.982 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           0.519    27.501    cpu/L_reg/io_segment_OBUF[6]_inst_i_106_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.886 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.886    cpu/L_reg/io_segment_OBUF[6]_inst_i_69_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.000 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.000    cpu/L_reg/io_segment_OBUF[6]_inst_i_116_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.222 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_115/O[0]
                         net (fo=1, routed)           0.821    29.043    cpu/L_reg/io_segment_OBUF[6]_inst_i_115_n_7
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.299    29.342 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.161    29.503    cpu/L_reg/io_segment_OBUF[6]_inst_i_114_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124    29.627 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_71/O
                         net (fo=3, routed)           1.005    30.632    cpu/L_reg/io_segment_OBUF[6]_inst_i_71_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    30.756 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           1.044    31.800    cpu/L_reg/io_segment_OBUF[6]_inst_i_53_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124    31.924 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.445    32.369    cpu/seg/ctr/io_segment_OBUF[6]_inst_i_6_2
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124    32.493 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_14/O
                         net (fo=7, routed)           1.448    33.941    cpu/seg/ctr/D_ctr_q_reg[16]_0
    SLICE_X58Y73         LUT4 (Prop_lut4_I1_O)        0.154    34.095 f  cpu/seg/ctr/io_segment_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.802    34.897    cpu/word_seg/ctr/M_seg_seg[2]
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.327    35.224 r  cpu/word_seg/ctr/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.110    37.333    io_segment_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.541    40.875 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.875    io_segment[2]
    J3                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.505ns  (logic 11.376ns (32.041%)  route 24.129ns (67.959%))
  Logic Levels:           33  (CARRY4=6 LUT2=3 LUT3=1 LUT4=6 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.539     5.123    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  cpu/L_reg/D_reg_q_reg[5][4]/Q
                         net (fo=18, routed)          2.402     7.981    cpu/L_reg/M_reg_count_min[4]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150     8.131 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_194/O
                         net (fo=1, routed)           0.165     8.296    cpu/L_reg/io_segment_OBUF[6]_inst_i_194_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I5_O)        0.328     8.624 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_127/O
                         net (fo=5, routed)           1.036     9.660    cpu/L_reg/io_segment_OBUF[6]_inst_i_127_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I1_O)        0.152     9.812 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_89/O
                         net (fo=2, routed)           0.684    10.496    cpu/L_reg/io_segment_OBUF[6]_inst_i_89_n_0
    SLICE_X56Y80         LUT5 (Prop_lut5_I4_O)        0.348    10.844 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_196/O
                         net (fo=3, routed)           0.807    11.650    cpu/L_reg/io_segment_OBUF[6]_inst_i_196_n_0
    SLICE_X57Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.774 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_142/O
                         net (fo=1, routed)           0.000    11.774    cpu/L_reg/io_segment_OBUF[6]_inst_i_142_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.354 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.524    12.878    cpu/L_reg/decimal_renderer/L_65a16c80_remainder0[5]
    SLICE_X56Y79         LUT4 (Prop_lut4_I1_O)        0.326    13.204 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_57/O
                         net (fo=12, routed)          1.040    14.244    cpu/L_reg/io_segment_OBUF[6]_inst_i_57_n_0
    SLICE_X61Y80         LUT4 (Prop_lut4_I3_O)        0.328    14.572 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_188/O
                         net (fo=1, routed)           0.667    15.239    cpu/L_reg/io_segment_OBUF[6]_inst_i_188_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I1_O)        0.124    15.363 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_121/O
                         net (fo=2, routed)           0.814    16.178    cpu/L_reg/io_segment_OBUF[6]_inst_i_121_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I1_O)        0.150    16.328 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_81/O
                         net (fo=3, routed)           0.867    17.195    cpu/L_reg/io_segment_OBUF[6]_inst_i_81_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I3_O)        0.332    17.527 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_215/O
                         net (fo=2, routed)           0.444    17.971    cpu/L_reg/io_segment_OBUF[6]_inst_i_215_n_0
    SLICE_X62Y79         LUT4 (Prop_lut4_I1_O)        0.150    18.121 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_212/O
                         net (fo=2, routed)           0.598    18.719    cpu/L_reg/io_segment_OBUF[6]_inst_i_212_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I3_O)        0.326    19.045 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_179/O
                         net (fo=2, routed)           0.676    19.720    cpu/L_reg/io_segment_OBUF[6]_inst_i_179_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.844 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_183/O
                         net (fo=1, routed)           0.000    19.844    cpu/L_reg/io_segment_OBUF[6]_inst_i_183_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.224 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_118/CO[3]
                         net (fo=1, routed)           0.000    20.224    cpu/L_reg/io_segment_OBUF[6]_inst_i_118_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.539 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_177/O[3]
                         net (fo=2, routed)           1.102    21.641    cpu/L_reg/io_segment_OBUF[6]_inst_i_177_n_4
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.307    21.948 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_117/O
                         net (fo=1, routed)           0.433    22.381    cpu/L_reg/io_segment_OBUF[6]_inst_i_117_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.124    22.505 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_77/O
                         net (fo=7, routed)           1.586    24.091    cpu/L_reg/io_segment_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    24.241 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_73/O
                         net (fo=8, routed)           0.707    24.948    cpu/L_reg/io_segment_OBUF[6]_inst_i_73_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I5_O)        0.332    25.280 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_198/O
                         net (fo=1, routed)           0.653    25.933    cpu/L_reg/io_segment_OBUF[6]_inst_i_198_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    26.057 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_149/O
                         net (fo=3, routed)           0.801    26.858    cpu/L_reg/io_segment_OBUF[6]_inst_i_149_n_0
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.982 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           0.519    27.501    cpu/L_reg/io_segment_OBUF[6]_inst_i_106_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.886 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.886    cpu/L_reg/io_segment_OBUF[6]_inst_i_69_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.000 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.000    cpu/L_reg/io_segment_OBUF[6]_inst_i_116_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.222 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_115/O[0]
                         net (fo=1, routed)           0.821    29.043    cpu/L_reg/io_segment_OBUF[6]_inst_i_115_n_7
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.299    29.342 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.161    29.503    cpu/L_reg/io_segment_OBUF[6]_inst_i_114_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124    29.627 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_71/O
                         net (fo=3, routed)           1.005    30.632    cpu/L_reg/io_segment_OBUF[6]_inst_i_71_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    30.756 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           1.044    31.800    cpu/L_reg/io_segment_OBUF[6]_inst_i_53_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124    31.924 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.445    32.369    cpu/seg/ctr/io_segment_OBUF[6]_inst_i_6_2
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124    32.493 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_14/O
                         net (fo=7, routed)           1.452    33.945    cpu/L_reg/io_segment_OBUF[6]_inst_i_1
    SLICE_X58Y73         LUT4 (Prop_lut4_I3_O)        0.152    34.097 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.561    34.657    cpu/word_seg/ctr/M_seg_seg[6]
    SLICE_X61Y73         LUT6 (Prop_lut6_I4_O)        0.332    34.989 r  cpu/word_seg/ctr/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.117    37.106    io_segment_OBUF[6]
    H1                   OBUF (Prop_obuf_I_O)         3.522    40.628 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.628    io_segment[6]
    H1                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.297ns  (logic 11.379ns (32.238%)  route 23.918ns (67.762%))
  Logic Levels:           33  (CARRY4=6 LUT2=3 LUT3=1 LUT4=6 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.539     5.123    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  cpu/L_reg/D_reg_q_reg[5][4]/Q
                         net (fo=18, routed)          2.402     7.981    cpu/L_reg/M_reg_count_min[4]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150     8.131 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_194/O
                         net (fo=1, routed)           0.165     8.296    cpu/L_reg/io_segment_OBUF[6]_inst_i_194_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I5_O)        0.328     8.624 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_127/O
                         net (fo=5, routed)           1.036     9.660    cpu/L_reg/io_segment_OBUF[6]_inst_i_127_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I1_O)        0.152     9.812 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_89/O
                         net (fo=2, routed)           0.684    10.496    cpu/L_reg/io_segment_OBUF[6]_inst_i_89_n_0
    SLICE_X56Y80         LUT5 (Prop_lut5_I4_O)        0.348    10.844 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_196/O
                         net (fo=3, routed)           0.807    11.650    cpu/L_reg/io_segment_OBUF[6]_inst_i_196_n_0
    SLICE_X57Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.774 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_142/O
                         net (fo=1, routed)           0.000    11.774    cpu/L_reg/io_segment_OBUF[6]_inst_i_142_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.354 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.524    12.878    cpu/L_reg/decimal_renderer/L_65a16c80_remainder0[5]
    SLICE_X56Y79         LUT4 (Prop_lut4_I1_O)        0.326    13.204 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_57/O
                         net (fo=12, routed)          1.040    14.244    cpu/L_reg/io_segment_OBUF[6]_inst_i_57_n_0
    SLICE_X61Y80         LUT4 (Prop_lut4_I3_O)        0.328    14.572 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_188/O
                         net (fo=1, routed)           0.667    15.239    cpu/L_reg/io_segment_OBUF[6]_inst_i_188_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I1_O)        0.124    15.363 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_121/O
                         net (fo=2, routed)           0.814    16.178    cpu/L_reg/io_segment_OBUF[6]_inst_i_121_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I1_O)        0.150    16.328 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_81/O
                         net (fo=3, routed)           0.867    17.195    cpu/L_reg/io_segment_OBUF[6]_inst_i_81_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I3_O)        0.332    17.527 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_215/O
                         net (fo=2, routed)           0.444    17.971    cpu/L_reg/io_segment_OBUF[6]_inst_i_215_n_0
    SLICE_X62Y79         LUT4 (Prop_lut4_I1_O)        0.150    18.121 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_212/O
                         net (fo=2, routed)           0.598    18.719    cpu/L_reg/io_segment_OBUF[6]_inst_i_212_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I3_O)        0.326    19.045 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_179/O
                         net (fo=2, routed)           0.676    19.720    cpu/L_reg/io_segment_OBUF[6]_inst_i_179_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.844 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_183/O
                         net (fo=1, routed)           0.000    19.844    cpu/L_reg/io_segment_OBUF[6]_inst_i_183_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.224 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_118/CO[3]
                         net (fo=1, routed)           0.000    20.224    cpu/L_reg/io_segment_OBUF[6]_inst_i_118_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.539 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_177/O[3]
                         net (fo=2, routed)           1.102    21.641    cpu/L_reg/io_segment_OBUF[6]_inst_i_177_n_4
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.307    21.948 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_117/O
                         net (fo=1, routed)           0.433    22.381    cpu/L_reg/io_segment_OBUF[6]_inst_i_117_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.124    22.505 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_77/O
                         net (fo=7, routed)           1.586    24.091    cpu/L_reg/io_segment_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    24.241 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_73/O
                         net (fo=8, routed)           0.707    24.948    cpu/L_reg/io_segment_OBUF[6]_inst_i_73_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I5_O)        0.332    25.280 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_198/O
                         net (fo=1, routed)           0.653    25.933    cpu/L_reg/io_segment_OBUF[6]_inst_i_198_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    26.057 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_149/O
                         net (fo=3, routed)           0.801    26.858    cpu/L_reg/io_segment_OBUF[6]_inst_i_149_n_0
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.982 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           0.519    27.501    cpu/L_reg/io_segment_OBUF[6]_inst_i_106_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.886 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.886    cpu/L_reg/io_segment_OBUF[6]_inst_i_69_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.000 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.000    cpu/L_reg/io_segment_OBUF[6]_inst_i_116_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.222 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_115/O[0]
                         net (fo=1, routed)           0.821    29.043    cpu/L_reg/io_segment_OBUF[6]_inst_i_115_n_7
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.299    29.342 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.161    29.503    cpu/L_reg/io_segment_OBUF[6]_inst_i_114_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124    29.627 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_71/O
                         net (fo=3, routed)           1.005    30.632    cpu/L_reg/io_segment_OBUF[6]_inst_i_71_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    30.756 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           1.044    31.800    cpu/L_reg/io_segment_OBUF[6]_inst_i_53_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124    31.924 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.445    32.369    cpu/seg/ctr/io_segment_OBUF[6]_inst_i_6_2
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124    32.493 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_14/O
                         net (fo=7, routed)           1.459    33.952    cpu/L_reg/io_segment_OBUF[6]_inst_i_1
    SLICE_X58Y73         LUT4 (Prop_lut4_I2_O)        0.152    34.104 f  cpu/L_reg/io_segment_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.399    34.503    cpu/word_seg/ctr/M_seg_seg[3]
    SLICE_X61Y73         LUT6 (Prop_lut6_I4_O)        0.326    34.829 r  cpu/word_seg/ctr/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.060    36.889    io_segment_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         3.531    40.420 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.420    io_segment[3]
    H4                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.296ns  (logic 11.144ns (31.572%)  route 24.152ns (68.428%))
  Logic Levels:           33  (CARRY4=6 LUT2=3 LUT3=1 LUT4=6 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.539     5.123    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  cpu/L_reg/D_reg_q_reg[5][4]/Q
                         net (fo=18, routed)          2.402     7.981    cpu/L_reg/M_reg_count_min[4]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150     8.131 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_194/O
                         net (fo=1, routed)           0.165     8.296    cpu/L_reg/io_segment_OBUF[6]_inst_i_194_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I5_O)        0.328     8.624 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_127/O
                         net (fo=5, routed)           1.036     9.660    cpu/L_reg/io_segment_OBUF[6]_inst_i_127_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I1_O)        0.152     9.812 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_89/O
                         net (fo=2, routed)           0.684    10.496    cpu/L_reg/io_segment_OBUF[6]_inst_i_89_n_0
    SLICE_X56Y80         LUT5 (Prop_lut5_I4_O)        0.348    10.844 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_196/O
                         net (fo=3, routed)           0.807    11.650    cpu/L_reg/io_segment_OBUF[6]_inst_i_196_n_0
    SLICE_X57Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.774 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_142/O
                         net (fo=1, routed)           0.000    11.774    cpu/L_reg/io_segment_OBUF[6]_inst_i_142_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.354 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.524    12.878    cpu/L_reg/decimal_renderer/L_65a16c80_remainder0[5]
    SLICE_X56Y79         LUT4 (Prop_lut4_I1_O)        0.326    13.204 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_57/O
                         net (fo=12, routed)          1.040    14.244    cpu/L_reg/io_segment_OBUF[6]_inst_i_57_n_0
    SLICE_X61Y80         LUT4 (Prop_lut4_I3_O)        0.328    14.572 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_188/O
                         net (fo=1, routed)           0.667    15.239    cpu/L_reg/io_segment_OBUF[6]_inst_i_188_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I1_O)        0.124    15.363 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_121/O
                         net (fo=2, routed)           0.814    16.178    cpu/L_reg/io_segment_OBUF[6]_inst_i_121_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I1_O)        0.150    16.328 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_81/O
                         net (fo=3, routed)           0.867    17.195    cpu/L_reg/io_segment_OBUF[6]_inst_i_81_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I3_O)        0.332    17.527 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_215/O
                         net (fo=2, routed)           0.444    17.971    cpu/L_reg/io_segment_OBUF[6]_inst_i_215_n_0
    SLICE_X62Y79         LUT4 (Prop_lut4_I1_O)        0.150    18.121 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_212/O
                         net (fo=2, routed)           0.598    18.719    cpu/L_reg/io_segment_OBUF[6]_inst_i_212_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I3_O)        0.326    19.045 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_179/O
                         net (fo=2, routed)           0.676    19.720    cpu/L_reg/io_segment_OBUF[6]_inst_i_179_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.844 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_183/O
                         net (fo=1, routed)           0.000    19.844    cpu/L_reg/io_segment_OBUF[6]_inst_i_183_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.224 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_118/CO[3]
                         net (fo=1, routed)           0.000    20.224    cpu/L_reg/io_segment_OBUF[6]_inst_i_118_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.539 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_177/O[3]
                         net (fo=2, routed)           1.102    21.641    cpu/L_reg/io_segment_OBUF[6]_inst_i_177_n_4
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.307    21.948 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_117/O
                         net (fo=1, routed)           0.433    22.381    cpu/L_reg/io_segment_OBUF[6]_inst_i_117_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.124    22.505 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_77/O
                         net (fo=7, routed)           1.586    24.091    cpu/L_reg/io_segment_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    24.241 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_73/O
                         net (fo=8, routed)           0.707    24.948    cpu/L_reg/io_segment_OBUF[6]_inst_i_73_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I5_O)        0.332    25.280 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_198/O
                         net (fo=1, routed)           0.653    25.933    cpu/L_reg/io_segment_OBUF[6]_inst_i_198_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    26.057 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_149/O
                         net (fo=3, routed)           0.801    26.858    cpu/L_reg/io_segment_OBUF[6]_inst_i_149_n_0
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.982 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           0.519    27.501    cpu/L_reg/io_segment_OBUF[6]_inst_i_106_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.886 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.886    cpu/L_reg/io_segment_OBUF[6]_inst_i_69_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.000 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.000    cpu/L_reg/io_segment_OBUF[6]_inst_i_116_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.222 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_115/O[0]
                         net (fo=1, routed)           0.821    29.043    cpu/L_reg/io_segment_OBUF[6]_inst_i_115_n_7
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.299    29.342 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.161    29.503    cpu/L_reg/io_segment_OBUF[6]_inst_i_114_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124    29.627 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_71/O
                         net (fo=3, routed)           1.005    30.632    cpu/L_reg/io_segment_OBUF[6]_inst_i_71_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    30.756 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           1.044    31.800    cpu/L_reg/io_segment_OBUF[6]_inst_i_53_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124    31.924 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.445    32.369    cpu/seg/ctr/io_segment_OBUF[6]_inst_i_6_2
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124    32.493 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_14/O
                         net (fo=7, routed)           1.459    33.952    cpu/L_reg/io_segment_OBUF[6]_inst_i_1
    SLICE_X58Y73         LUT4 (Prop_lut4_I2_O)        0.124    34.076 f  cpu/L_reg/io_segment_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.789    34.865    cpu/word_seg/ctr/M_seg_seg[0]
    SLICE_X61Y73         LUT6 (Prop_lut6_I4_O)        0.124    34.989 r  cpu/word_seg/ctr/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.904    36.893    io_segment_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.526    40.419 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.419    io_segment[0]
    G1                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.083ns  (logic 11.159ns (31.808%)  route 23.924ns (68.192%))
  Logic Levels:           33  (CARRY4=6 LUT2=3 LUT3=1 LUT4=6 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.539     5.123    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  cpu/L_reg/D_reg_q_reg[5][4]/Q
                         net (fo=18, routed)          2.402     7.981    cpu/L_reg/M_reg_count_min[4]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150     8.131 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_194/O
                         net (fo=1, routed)           0.165     8.296    cpu/L_reg/io_segment_OBUF[6]_inst_i_194_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I5_O)        0.328     8.624 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_127/O
                         net (fo=5, routed)           1.036     9.660    cpu/L_reg/io_segment_OBUF[6]_inst_i_127_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I1_O)        0.152     9.812 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_89/O
                         net (fo=2, routed)           0.684    10.496    cpu/L_reg/io_segment_OBUF[6]_inst_i_89_n_0
    SLICE_X56Y80         LUT5 (Prop_lut5_I4_O)        0.348    10.844 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_196/O
                         net (fo=3, routed)           0.807    11.650    cpu/L_reg/io_segment_OBUF[6]_inst_i_196_n_0
    SLICE_X57Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.774 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_142/O
                         net (fo=1, routed)           0.000    11.774    cpu/L_reg/io_segment_OBUF[6]_inst_i_142_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.354 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.524    12.878    cpu/L_reg/decimal_renderer/L_65a16c80_remainder0[5]
    SLICE_X56Y79         LUT4 (Prop_lut4_I1_O)        0.326    13.204 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_57/O
                         net (fo=12, routed)          1.040    14.244    cpu/L_reg/io_segment_OBUF[6]_inst_i_57_n_0
    SLICE_X61Y80         LUT4 (Prop_lut4_I3_O)        0.328    14.572 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_188/O
                         net (fo=1, routed)           0.667    15.239    cpu/L_reg/io_segment_OBUF[6]_inst_i_188_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I1_O)        0.124    15.363 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_121/O
                         net (fo=2, routed)           0.814    16.178    cpu/L_reg/io_segment_OBUF[6]_inst_i_121_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I1_O)        0.150    16.328 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_81/O
                         net (fo=3, routed)           0.867    17.195    cpu/L_reg/io_segment_OBUF[6]_inst_i_81_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I3_O)        0.332    17.527 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_215/O
                         net (fo=2, routed)           0.444    17.971    cpu/L_reg/io_segment_OBUF[6]_inst_i_215_n_0
    SLICE_X62Y79         LUT4 (Prop_lut4_I1_O)        0.150    18.121 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_212/O
                         net (fo=2, routed)           0.598    18.719    cpu/L_reg/io_segment_OBUF[6]_inst_i_212_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I3_O)        0.326    19.045 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_179/O
                         net (fo=2, routed)           0.676    19.720    cpu/L_reg/io_segment_OBUF[6]_inst_i_179_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.844 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_183/O
                         net (fo=1, routed)           0.000    19.844    cpu/L_reg/io_segment_OBUF[6]_inst_i_183_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.224 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_118/CO[3]
                         net (fo=1, routed)           0.000    20.224    cpu/L_reg/io_segment_OBUF[6]_inst_i_118_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.539 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_177/O[3]
                         net (fo=2, routed)           1.102    21.641    cpu/L_reg/io_segment_OBUF[6]_inst_i_177_n_4
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.307    21.948 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_117/O
                         net (fo=1, routed)           0.433    22.381    cpu/L_reg/io_segment_OBUF[6]_inst_i_117_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.124    22.505 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_77/O
                         net (fo=7, routed)           1.586    24.091    cpu/L_reg/io_segment_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    24.241 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_73/O
                         net (fo=8, routed)           0.707    24.948    cpu/L_reg/io_segment_OBUF[6]_inst_i_73_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I5_O)        0.332    25.280 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_198/O
                         net (fo=1, routed)           0.653    25.933    cpu/L_reg/io_segment_OBUF[6]_inst_i_198_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    26.057 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_149/O
                         net (fo=3, routed)           0.801    26.858    cpu/L_reg/io_segment_OBUF[6]_inst_i_149_n_0
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.982 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           0.519    27.501    cpu/L_reg/io_segment_OBUF[6]_inst_i_106_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.886 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.886    cpu/L_reg/io_segment_OBUF[6]_inst_i_69_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.000 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.000    cpu/L_reg/io_segment_OBUF[6]_inst_i_116_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.222 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_115/O[0]
                         net (fo=1, routed)           0.821    29.043    cpu/L_reg/io_segment_OBUF[6]_inst_i_115_n_7
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.299    29.342 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.161    29.503    cpu/L_reg/io_segment_OBUF[6]_inst_i_114_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124    29.627 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_71/O
                         net (fo=3, routed)           1.005    30.632    cpu/L_reg/io_segment_OBUF[6]_inst_i_71_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    30.756 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           1.044    31.800    cpu/L_reg/io_segment_OBUF[6]_inst_i_53_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124    31.924 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.445    32.369    cpu/seg/ctr/io_segment_OBUF[6]_inst_i_6_2
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124    32.493 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_14/O
                         net (fo=7, routed)           1.452    33.945    cpu/L_reg/io_segment_OBUF[6]_inst_i_1
    SLICE_X58Y73         LUT4 (Prop_lut4_I2_O)        0.124    34.069 f  cpu/L_reg/io_segment_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.579    34.648    cpu/word_seg/ctr/M_seg_seg[4]
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    34.772 r  cpu/word_seg/ctr/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.893    36.665    io_segment_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         3.541    40.206 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.206    io_segment[4]
    H5                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.922ns  (logic 11.143ns (31.908%)  route 23.779ns (68.092%))
  Logic Levels:           33  (CARRY4=6 LUT2=3 LUT3=1 LUT4=6 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.539     5.123    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  cpu/L_reg/D_reg_q_reg[5][4]/Q
                         net (fo=18, routed)          2.402     7.981    cpu/L_reg/M_reg_count_min[4]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150     8.131 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_194/O
                         net (fo=1, routed)           0.165     8.296    cpu/L_reg/io_segment_OBUF[6]_inst_i_194_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I5_O)        0.328     8.624 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_127/O
                         net (fo=5, routed)           1.036     9.660    cpu/L_reg/io_segment_OBUF[6]_inst_i_127_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I1_O)        0.152     9.812 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_89/O
                         net (fo=2, routed)           0.684    10.496    cpu/L_reg/io_segment_OBUF[6]_inst_i_89_n_0
    SLICE_X56Y80         LUT5 (Prop_lut5_I4_O)        0.348    10.844 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_196/O
                         net (fo=3, routed)           0.807    11.650    cpu/L_reg/io_segment_OBUF[6]_inst_i_196_n_0
    SLICE_X57Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.774 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_142/O
                         net (fo=1, routed)           0.000    11.774    cpu/L_reg/io_segment_OBUF[6]_inst_i_142_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.354 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.524    12.878    cpu/L_reg/decimal_renderer/L_65a16c80_remainder0[5]
    SLICE_X56Y79         LUT4 (Prop_lut4_I1_O)        0.326    13.204 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_57/O
                         net (fo=12, routed)          1.040    14.244    cpu/L_reg/io_segment_OBUF[6]_inst_i_57_n_0
    SLICE_X61Y80         LUT4 (Prop_lut4_I3_O)        0.328    14.572 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_188/O
                         net (fo=1, routed)           0.667    15.239    cpu/L_reg/io_segment_OBUF[6]_inst_i_188_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I1_O)        0.124    15.363 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_121/O
                         net (fo=2, routed)           0.814    16.178    cpu/L_reg/io_segment_OBUF[6]_inst_i_121_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I1_O)        0.150    16.328 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_81/O
                         net (fo=3, routed)           0.867    17.195    cpu/L_reg/io_segment_OBUF[6]_inst_i_81_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I3_O)        0.332    17.527 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_215/O
                         net (fo=2, routed)           0.444    17.971    cpu/L_reg/io_segment_OBUF[6]_inst_i_215_n_0
    SLICE_X62Y79         LUT4 (Prop_lut4_I1_O)        0.150    18.121 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_212/O
                         net (fo=2, routed)           0.598    18.719    cpu/L_reg/io_segment_OBUF[6]_inst_i_212_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I3_O)        0.326    19.045 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_179/O
                         net (fo=2, routed)           0.676    19.720    cpu/L_reg/io_segment_OBUF[6]_inst_i_179_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.844 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_183/O
                         net (fo=1, routed)           0.000    19.844    cpu/L_reg/io_segment_OBUF[6]_inst_i_183_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.224 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_118/CO[3]
                         net (fo=1, routed)           0.000    20.224    cpu/L_reg/io_segment_OBUF[6]_inst_i_118_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.539 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_177/O[3]
                         net (fo=2, routed)           1.102    21.641    cpu/L_reg/io_segment_OBUF[6]_inst_i_177_n_4
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.307    21.948 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_117/O
                         net (fo=1, routed)           0.433    22.381    cpu/L_reg/io_segment_OBUF[6]_inst_i_117_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.124    22.505 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_77/O
                         net (fo=7, routed)           1.586    24.091    cpu/L_reg/io_segment_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    24.241 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_73/O
                         net (fo=8, routed)           0.707    24.948    cpu/L_reg/io_segment_OBUF[6]_inst_i_73_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I5_O)        0.332    25.280 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_198/O
                         net (fo=1, routed)           0.653    25.933    cpu/L_reg/io_segment_OBUF[6]_inst_i_198_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    26.057 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_149/O
                         net (fo=3, routed)           0.801    26.858    cpu/L_reg/io_segment_OBUF[6]_inst_i_149_n_0
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.982 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           0.519    27.501    cpu/L_reg/io_segment_OBUF[6]_inst_i_106_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.886 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.886    cpu/L_reg/io_segment_OBUF[6]_inst_i_69_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.000 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.000    cpu/L_reg/io_segment_OBUF[6]_inst_i_116_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.222 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_115/O[0]
                         net (fo=1, routed)           0.821    29.043    cpu/L_reg/io_segment_OBUF[6]_inst_i_115_n_7
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.299    29.342 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.161    29.503    cpu/L_reg/io_segment_OBUF[6]_inst_i_114_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124    29.627 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_71/O
                         net (fo=3, routed)           1.005    30.632    cpu/L_reg/io_segment_OBUF[6]_inst_i_71_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    30.756 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           1.044    31.800    cpu/L_reg/io_segment_OBUF[6]_inst_i_53_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124    31.924 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.445    32.369    cpu/seg/ctr/io_segment_OBUF[6]_inst_i_6_2
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.124    32.493 r  cpu/seg/ctr/io_segment_OBUF[6]_inst_i_14/O
                         net (fo=7, routed)           1.448    33.941    cpu/seg/ctr/D_ctr_q_reg[16]_0
    SLICE_X58Y73         LUT4 (Prop_lut4_I0_O)        0.124    34.065 f  cpu/seg/ctr/io_segment_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.442    34.507    cpu/word_seg/ctr/M_seg_seg[1]
    SLICE_X61Y73         LUT6 (Prop_lut6_I4_O)        0.124    34.631 r  cpu/word_seg/ctr/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.890    36.520    io_segment_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.525    40.045 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.045    io_segment[1]
    G2                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.918ns  (logic 11.369ns (32.561%)  route 23.548ns (67.439%))
  Logic Levels:           33  (CARRY4=6 LUT2=3 LUT3=2 LUT4=6 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.539     5.123    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  cpu/L_reg/D_reg_q_reg[5][4]/Q
                         net (fo=18, routed)          2.402     7.981    cpu/L_reg/M_reg_count_min[4]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.150     8.131 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_194/O
                         net (fo=1, routed)           0.165     8.296    cpu/L_reg/io_segment_OBUF[6]_inst_i_194_n_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I5_O)        0.328     8.624 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_127/O
                         net (fo=5, routed)           1.036     9.660    cpu/L_reg/io_segment_OBUF[6]_inst_i_127_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I1_O)        0.152     9.812 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_89/O
                         net (fo=2, routed)           0.684    10.496    cpu/L_reg/io_segment_OBUF[6]_inst_i_89_n_0
    SLICE_X56Y80         LUT5 (Prop_lut5_I4_O)        0.348    10.844 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_196/O
                         net (fo=3, routed)           0.807    11.650    cpu/L_reg/io_segment_OBUF[6]_inst_i_196_n_0
    SLICE_X57Y79         LUT4 (Prop_lut4_I1_O)        0.124    11.774 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_142/O
                         net (fo=1, routed)           0.000    11.774    cpu/L_reg/io_segment_OBUF[6]_inst_i_142_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.354 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_104/O[2]
                         net (fo=1, routed)           0.524    12.878    cpu/L_reg/decimal_renderer/L_65a16c80_remainder0[5]
    SLICE_X56Y79         LUT4 (Prop_lut4_I1_O)        0.326    13.204 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_57/O
                         net (fo=12, routed)          1.040    14.244    cpu/L_reg/io_segment_OBUF[6]_inst_i_57_n_0
    SLICE_X61Y80         LUT4 (Prop_lut4_I3_O)        0.328    14.572 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_188/O
                         net (fo=1, routed)           0.667    15.239    cpu/L_reg/io_segment_OBUF[6]_inst_i_188_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I1_O)        0.124    15.363 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_121/O
                         net (fo=2, routed)           0.814    16.178    cpu/L_reg/io_segment_OBUF[6]_inst_i_121_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I1_O)        0.150    16.328 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_81/O
                         net (fo=3, routed)           0.867    17.195    cpu/L_reg/io_segment_OBUF[6]_inst_i_81_n_0
    SLICE_X62Y79         LUT5 (Prop_lut5_I3_O)        0.332    17.527 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_215/O
                         net (fo=2, routed)           0.444    17.971    cpu/L_reg/io_segment_OBUF[6]_inst_i_215_n_0
    SLICE_X62Y79         LUT4 (Prop_lut4_I1_O)        0.150    18.121 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_212/O
                         net (fo=2, routed)           0.598    18.719    cpu/L_reg/io_segment_OBUF[6]_inst_i_212_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I3_O)        0.326    19.045 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_179/O
                         net (fo=2, routed)           0.676    19.720    cpu/L_reg/io_segment_OBUF[6]_inst_i_179_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.844 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_183/O
                         net (fo=1, routed)           0.000    19.844    cpu/L_reg/io_segment_OBUF[6]_inst_i_183_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.224 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_118/CO[3]
                         net (fo=1, routed)           0.000    20.224    cpu/L_reg/io_segment_OBUF[6]_inst_i_118_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.539 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_177/O[3]
                         net (fo=2, routed)           1.102    21.641    cpu/L_reg/io_segment_OBUF[6]_inst_i_177_n_4
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.307    21.948 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_117/O
                         net (fo=1, routed)           0.433    22.381    cpu/L_reg/io_segment_OBUF[6]_inst_i_117_n_0
    SLICE_X61Y78         LUT5 (Prop_lut5_I0_O)        0.124    22.505 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_77/O
                         net (fo=7, routed)           1.586    24.091    cpu/L_reg/io_segment_OBUF[6]_inst_i_77_n_0
    SLICE_X58Y76         LUT2 (Prop_lut2_I0_O)        0.150    24.241 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_73/O
                         net (fo=8, routed)           0.707    24.948    cpu/L_reg/io_segment_OBUF[6]_inst_i_73_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I5_O)        0.332    25.280 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_198/O
                         net (fo=1, routed)           0.653    25.933    cpu/L_reg/io_segment_OBUF[6]_inst_i_198_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I1_O)        0.124    26.057 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_149/O
                         net (fo=3, routed)           0.801    26.858    cpu/L_reg/io_segment_OBUF[6]_inst_i_149_n_0
    SLICE_X58Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.982 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_106/O
                         net (fo=1, routed)           0.519    27.501    cpu/L_reg/io_segment_OBUF[6]_inst_i_106_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.886 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    27.886    cpu/L_reg/io_segment_OBUF[6]_inst_i_69_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.000 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_116/CO[3]
                         net (fo=1, routed)           0.000    28.000    cpu/L_reg/io_segment_OBUF[6]_inst_i_116_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.222 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_115/O[0]
                         net (fo=1, routed)           0.821    29.043    cpu/L_reg/io_segment_OBUF[6]_inst_i_115_n_7
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.299    29.342 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_114/O
                         net (fo=1, routed)           0.161    29.503    cpu/L_reg/io_segment_OBUF[6]_inst_i_114_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124    29.627 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_71/O
                         net (fo=3, routed)           0.686    30.314    cpu/L_reg/io_segment_OBUF[6]_inst_i_71_n_0
    SLICE_X58Y77         LUT3 (Prop_lut3_I1_O)        0.152    30.466 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_38/O
                         net (fo=2, routed)           0.587    31.053    cpu/L_reg/M_decimal_renderer_digits[0]_0[0]
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.326    31.379 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.858    32.237    cpu/L_reg/M_seg_values[2]
    SLICE_X57Y76         LUT6 (Prop_lut6_I4_O)        0.124    32.361 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           1.167    33.528    cpu/seg/ctr/io_segment_OBUF[1]_inst_i_1_0
    SLICE_X58Y73         LUT4 (Prop_lut4_I2_O)        0.124    33.652 f  cpu/seg/ctr/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.648    34.300    cpu/word_seg/ctr/M_seg_seg[5]
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    34.424 r  cpu/word_seg/ctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.095    36.519    io_segment_OBUF[5]
    H2                   OBUF (Prop_obuf_I_O)         3.521    40.041 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    40.041    io_segment[5]
    H2                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.920ns  (logic 4.529ns (37.996%)  route 7.391ns (62.004%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.611     5.195    cpu/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  cpu/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=45, routed)          1.275     6.926    cpu/Q[0]
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.152     7.078 r  cpu/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=14, routed)          1.291     8.369    cpu/word_seg/ctr/M_word_seg_values[1]
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.332     8.701 r  cpu/word_seg/ctr/seg_selector_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.825    13.526    seg_selector_OBUF[3]
    N6                   OBUF (Prop_obuf_I_O)         3.589    17.115 r  seg_selector_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.115    seg_selector[3]
    N6                                                                r  seg_selector[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.746ns  (logic 4.531ns (38.573%)  route 7.215ns (61.427%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.611     5.195    cpu/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  cpu/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=45, routed)          1.275     6.926    cpu/Q[0]
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.152     7.078 r  cpu/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=14, routed)          1.299     8.376    cpu/word_seg/ctr/M_word_seg_values[1]
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.332     8.708 r  cpu/word_seg/ctr/seg_selector_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.642    13.350    seg_selector_OBUF[2]
    M6                   OBUF (Prop_obuf_I_O)         3.591    16.941 r  seg_selector_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.941    seg_selector[2]
    M6                                                                r  seg_selector[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.928ns  (logic 4.443ns (49.763%)  route 4.485ns (50.237%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.611     5.195    cpu/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.456     5.651 r  cpu/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=45, routed)          1.275     6.926    cpu/Q[0]
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.152     7.078 r  cpu/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=14, routed)          0.532     7.610    cpu/word_seg/ctr/M_word_seg_values[1]
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.332     7.942 r  cpu/word_seg/ctr/seg_selector_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.678    10.620    seg_selector_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.503    14.123 r  seg_selector_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.123    seg_selector[0]
    E6                                                                r  seg_selector[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/button_map/D_state_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.365ns (74.163%)  route 0.475ns (25.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.559     1.503    cpu/button_map/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  cpu/button_map/D_state_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  cpu/button_map/D_state_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.475     2.119    lopt
    G5                   OBUF (Prop_obuf_I_O)         1.224     3.343 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.343    col[0]
    G5                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.350ns (70.751%)  route 0.558ns (29.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.588     1.532    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/Q
                         net (fo=1, routed)           0.558     2.231    lopt_4
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.439 r  led_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.439    led_grid[0]
    K3                                                                r  led_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.371ns (71.602%)  route 0.544ns (28.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.588     1.532    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  cpu/L_reg/D_reg_q_reg[4][8]_lopt_replica/Q
                         net (fo=1, routed)           0.544     2.216    lopt_18
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.446 r  led_grid_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.446    led_grid[8]
    L3                                                                r  led_grid[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/button_map/D_state_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.389ns (68.934%)  route 0.626ns (31.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.559     1.503    cpu/button_map/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  cpu/button_map/D_state_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  cpu/button_map/D_state_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.626     2.270    lopt_2
    E3                   OBUF (Prop_obuf_I_O)         1.248     3.517 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.517    col[2]
    E3                                                                r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.360ns (67.427%)  route 0.657ns (32.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.562     1.506    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cpu/L_reg/D_reg_q_reg[4][4]_lopt_replica/Q
                         net (fo=1, routed)           0.657     2.304    lopt_14
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.524 r  led_grid_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.524    led_grid[4]
    K2                                                                r  led_grid[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/button_map/D_state_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.415ns (69.535%)  route 0.620ns (30.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.557     1.501    cpu/button_map/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  cpu/button_map/D_state_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  cpu/button_map/D_state_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.620     2.262    lopt_1
    D4                   OBUF (Prop_obuf_I_O)         1.274     3.536 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.536    col[1]
    D4                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.373ns (68.107%)  route 0.643ns (31.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.582     1.526    cpu/L_reg/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  cpu/L_reg/D_reg_q_reg[4][12]_lopt_replica/Q
                         net (fo=1, routed)           0.643     2.310    lopt_7
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.542 r  led_grid_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.542    led_grid[12]
    L2                                                                r  led_grid[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/button_map/D_state_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.400ns (64.114%)  route 0.784ns (35.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.557     1.501    cpu/button_map/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  cpu/button_map/D_state_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  cpu/button_map/D_state_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.784     2.426    lopt_3
    C3                   OBUF (Prop_obuf_I_O)         1.259     3.685 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.685    col[3]
    C3                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/word_seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.473ns (67.203%)  route 0.719ns (32.797%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.583     1.527    cpu/word_seg/ctr/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  cpu/word_seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=9, routed)           0.168     1.836    cpu/word_seg/ctr/M_ctr_value_0[1]
    SLICE_X59Y72         LUT5 (Prop_lut5_I3_O)        0.045     1.881 r  cpu/word_seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.125     2.006    cpu/word_seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I2_O)        0.045     2.051 r  cpu/word_seg/ctr/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.477    io_segment_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.718 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.718    io_segment[4]
    H5                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/word_seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.457ns (65.846%)  route 0.756ns (34.154%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.583     1.527    cpu/word_seg/ctr/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  cpu/word_seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  cpu/word_seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=9, routed)           0.168     1.836    cpu/word_seg/ctr/M_ctr_value_0[1]
    SLICE_X59Y72         LUT5 (Prop_lut5_I3_O)        0.045     1.881 r  cpu/word_seg/ctr/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.168     2.049    cpu/word_seg/ctr/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I2_O)        0.045     2.094 r  cpu/word_seg/ctr/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.513    io_segment_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.739 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.739    io_segment[1]
    G2                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.977ns  (logic 1.634ns (23.419%)  route 5.343ns (76.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.814     6.324    reset_cond/rst_n_IBUF
    SLICE_X54Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.448 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.977    reset_cond/M_reset_cond_in
    SLICE_X54Y64         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437     4.841    reset_cond/CLK
    SLICE_X54Y64         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.977ns  (logic 1.634ns (23.419%)  route 5.343ns (76.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.814     6.324    reset_cond/rst_n_IBUF
    SLICE_X54Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.448 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.977    reset_cond/M_reset_cond_in
    SLICE_X54Y64         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437     4.841    reset_cond/CLK
    SLICE_X54Y64         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.977ns  (logic 1.634ns (23.419%)  route 5.343ns (76.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.814     6.324    reset_cond/rst_n_IBUF
    SLICE_X54Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.448 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.977    reset_cond/M_reset_cond_in
    SLICE_X54Y64         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437     4.841    reset_cond/CLK
    SLICE_X54Y64         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.977ns  (logic 1.634ns (23.419%)  route 5.343ns (76.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.814     6.324    reset_cond/rst_n_IBUF
    SLICE_X54Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.448 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.977    reset_cond/M_reset_cond_in
    SLICE_X54Y64         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.437     4.841    reset_cond/CLK
    SLICE_X54Y64         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.542ns  (logic 1.652ns (36.386%)  route 2.889ns (63.614%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           1.803     3.301    forLoop_idx_0_465581613[3].io_button_cond_row/D[0]
    SLICE_X59Y70         LUT2 (Prop_lut2_I0_O)        0.154     3.455 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          1.086     4.542    forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X63Y74         FDSE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.492     4.896    forLoop_idx_0_465581613[3].io_button_cond_row/CLK
    SLICE_X63Y74         FDSE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[20]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.542ns  (logic 1.652ns (36.386%)  route 2.889ns (63.614%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           1.803     3.301    forLoop_idx_0_465581613[3].io_button_cond_row/D[0]
    SLICE_X59Y70         LUT2 (Prop_lut2_I0_O)        0.154     3.455 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          1.086     4.542    forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X63Y74         FDSE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.492     4.896    forLoop_idx_0_465581613[3].io_button_cond_row/CLK
    SLICE_X63Y74         FDSE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[21]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.542ns  (logic 1.652ns (36.386%)  route 2.889ns (63.614%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           1.803     3.301    forLoop_idx_0_465581613[3].io_button_cond_row/D[0]
    SLICE_X59Y70         LUT2 (Prop_lut2_I0_O)        0.154     3.455 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          1.086     4.542    forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X63Y74         FDSE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.492     4.896    forLoop_idx_0_465581613[3].io_button_cond_row/CLK
    SLICE_X63Y74         FDSE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[22]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 1.652ns (37.530%)  route 2.751ns (62.470%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           1.803     3.301    forLoop_idx_0_465581613[3].io_button_cond_row/D[0]
    SLICE_X59Y70         LUT2 (Prop_lut2_I0_O)        0.154     3.455 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          0.948     4.403    forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X63Y73         FDSE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.494     4.898    forLoop_idx_0_465581613[3].io_button_cond_row/CLK
    SLICE_X63Y73         FDSE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[16]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 1.652ns (37.530%)  route 2.751ns (62.470%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           1.803     3.301    forLoop_idx_0_465581613[3].io_button_cond_row/D[0]
    SLICE_X59Y70         LUT2 (Prop_lut2_I0_O)        0.154     3.455 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          0.948     4.403    forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X63Y73         FDSE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.494     4.898    forLoop_idx_0_465581613[3].io_button_cond_row/CLK
    SLICE_X63Y73         FDSE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[17]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 1.652ns (37.530%)  route 2.751ns (62.470%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           1.803     3.301    forLoop_idx_0_465581613[3].io_button_cond_row/D[0]
    SLICE_X59Y70         LUT2 (Prop_lut2_I0_O)        0.154     3.455 r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q[0]_i_1/O
                         net (fo=23, routed)          0.948     4.403    forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q[0]_i_1_n_0
    SLICE_X63Y73         FDSE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        1.494     4.898    forLoop_idx_0_465581613[3].io_button_cond_row/CLK
    SLICE_X63Y73         FDSE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/D_ctr2_q_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            forLoop_idx_0_465581613[1].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.263ns (43.042%)  route 0.348ns (56.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  row_IBUF[1]_inst/O
                         net (fo=2, routed)           0.348     0.610    forLoop_idx_0_465581613[1].io_button_cond_row/sync/D[0]
    SLICE_X65Y83         FDRE                                         r  forLoop_idx_0_465581613[1].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.856     2.046    forLoop_idx_0_465581613[1].io_button_cond_row/sync/CLK
    SLICE_X65Y83         FDRE                                         r  forLoop_idx_0_465581613[1].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            forLoop_idx_0_465581613[0].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.262ns (40.130%)  route 0.391ns (59.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  row_IBUF[0]_inst/O
                         net (fo=2, routed)           0.391     0.652    forLoop_idx_0_465581613[0].io_button_cond_row/sync/D[0]
    SLICE_X64Y79         FDRE                                         r  forLoop_idx_0_465581613[0].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.852     2.042    forLoop_idx_0_465581613[0].io_button_cond_row/sync/CLK
    SLICE_X64Y79         FDRE                                         r  forLoop_idx_0_465581613[0].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            forLoop_idx_0_465581613[3].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.266ns (37.265%)  route 0.448ns (62.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  row_IBUF[3]_inst/O
                         net (fo=2, routed)           0.448     0.714    forLoop_idx_0_465581613[3].io_button_cond_row/sync/D[0]
    SLICE_X65Y83         FDRE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.856     2.046    forLoop_idx_0_465581613[3].io_button_cond_row/sync/CLK
    SLICE_X65Y83         FDRE                                         r  forLoop_idx_0_465581613[3].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1694377409[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.257ns (30.346%)  route 0.589ns (69.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.589     0.846    forLoop_idx_0_1694377409[0].io_button_cond_select/sync/D[0]
    SLICE_X62Y74         FDRE                                         r  forLoop_idx_0_1694377409[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.847     2.037    forLoop_idx_0_1694377409[0].io_button_cond_select/sync/CLK
    SLICE_X62Y74         FDRE                                         r  forLoop_idx_0_1694377409[0].io_button_cond_select/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_15768872[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.260ns (30.608%)  route 0.589ns (69.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.589     0.849    forLoop_idx_0_15768872[0].io_button_cond_start/sync/D[0]
    SLICE_X62Y73         FDRE                                         r  forLoop_idx_0_15768872[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.848     2.038    forLoop_idx_0_15768872[0].io_button_cond_start/sync/CLK
    SLICE_X62Y73         FDRE                                         r  forLoop_idx_0_15768872[0].io_button_cond_start/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_465581613[2].io_button_cond_row/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.257ns (22.711%)  route 0.875ns (77.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           0.875     1.132    forLoop_idx_0_465581613[2].io_button_cond_row/sync/D[0]
    SLICE_X55Y57         FDRE                                         r  forLoop_idx_0_465581613[2].io_button_cond_row/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.833     2.023    forLoop_idx_0_465581613[2].io_button_cond_row/sync/CLK
    SLICE_X55Y57         FDRE                                         r  forLoop_idx_0_465581613[2].io_button_cond_row/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.302ns (26.203%)  route 0.851ns (73.797%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           0.722     0.979    forLoop_idx_0_465581613[2].io_button_cond_row/D[0]
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.024 r  forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=23, routed)          0.128     1.153    forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q[0]_i_1__0_n_0
    SLICE_X56Y63         FDSE                                         r  forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.829     2.019    forLoop_idx_0_465581613[2].io_button_cond_row/CLK
    SLICE_X56Y63         FDSE                                         r  forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q_reg[16]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.302ns (26.203%)  route 0.851ns (73.797%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           0.722     0.979    forLoop_idx_0_465581613[2].io_button_cond_row/D[0]
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.024 r  forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=23, routed)          0.128     1.153    forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q[0]_i_1__0_n_0
    SLICE_X56Y63         FDSE                                         r  forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.829     2.019    forLoop_idx_0_465581613[2].io_button_cond_row/CLK
    SLICE_X56Y63         FDSE                                         r  forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q_reg[17]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.302ns (26.203%)  route 0.851ns (73.797%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           0.722     0.979    forLoop_idx_0_465581613[2].io_button_cond_row/D[0]
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.024 r  forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=23, routed)          0.128     1.153    forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q[0]_i_1__0_n_0
    SLICE_X56Y63         FDSE                                         r  forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.829     2.019    forLoop_idx_0_465581613[2].io_button_cond_row/CLK
    SLICE_X56Y63         FDSE                                         r  forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q_reg[18]/C

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.302ns (26.203%)  route 0.851ns (73.797%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    E2                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  row_IBUF[2]_inst/O
                         net (fo=2, routed)           0.722     0.979    forLoop_idx_0_465581613[2].io_button_cond_row/D[0]
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.024 r  forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q[0]_i_1__0/O
                         net (fo=23, routed)          0.128     1.153    forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q[0]_i_1__0_n_0
    SLICE_X56Y63         FDSE                                         r  forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1343, routed)        0.829     2.019    forLoop_idx_0_465581613[2].io_button_cond_row/CLK
    SLICE_X56Y63         FDSE                                         r  forLoop_idx_0_465581613[2].io_button_cond_row/D_ctr2_q_reg[19]/C





