`timescale 1ns / 1ps
module alu(
    input  [31:0] A,
    input  [31:0] B,
    input  [3:0]  ALUControl,
    output reg [31:0] ALUResult,
    output Zero,
    output Sign
);

always @(*) begin
    case (ALUControl)
        4'b0000: ALUResult = A & B;                    // AND
        4'b0001: ALUResult = A | B;                    // OR
        4'b0010: ALUResult = A + B;                    // ADD
        4'b0011: ALUResult = A ^ B;                    // XOR
        4'b0100: ALUResult = A << B[4:0];              // SLL
        4'b0101: ALUResult = A >> B[4:0];              // SRL
        4'b0110: ALUResult = A - B;                    // SUB
        4'b0111: ALUResult = (A == B) ? 32'd1 : 32'd0; // optional
        default: ALUResult = 32'd0;
    endcase
end

assign Zero = (ALUResult == 32'd0);
assign Sign = ALUResult[31];

endmodule