Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/mnie0001/Real_time/Pendulum/ --output-directory=C:/Users/mnie0001/Real_time/Pendulum/nios_system/ --report-file=bsf:C:/Users/mnie0001/Real_time/Pendulum/nios_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/mnie0001/Real_time/Pendulum/nios_system.qsys
Progress: Loading Pendulum/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding sram_0 [altera_up_avalon_sram 13.0]
Progress: Parameterizing module sram_0
Progress: Adding pio_useconds [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module pio_useconds
Progress: Adding KeyButtons [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module KeyButtons
Progress: Adding LEDRed [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module LEDRed
Progress: Adding LEDGreen [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module LEDGreen
Progress: Adding HexDisplay3to0 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HexDisplay3to0
Progress: Adding HexDisplay7to4 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HexDisplay7to4
Progress: Adding SliderSW [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module SliderSW
Progress: Adding MonitorISR [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module MonitorISR
Progress: Adding pio_encoder [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_encoder
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.pio_encoder: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/mnie0001/Real_time/Pendulum/ --output-directory=C:/Users/mnie0001/Real_time/Pendulum/nios_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/mnie0001/Real_time/Pendulum/nios_system.sopcinfo --report-file=html:C:/Users/mnie0001/Real_time/Pendulum/nios_system.html --report-file=qip:C:/Users/mnie0001/Real_time/Pendulum/nios_system/synthesis/nios_system.qip --report-file=cmp:C:/Users/mnie0001/Real_time/Pendulum/nios_system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/mnie0001/Real_time/Pendulum/nios_system.qsys --language=VERILOG
Progress: Loading Pendulum/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding sram_0 [altera_up_avalon_sram 13.0]
Progress: Parameterizing module sram_0
Progress: Adding pio_useconds [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module pio_useconds
Progress: Adding KeyButtons [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module KeyButtons
Progress: Adding LEDRed [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module LEDRed
Progress: Adding LEDGreen [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module LEDGreen
Progress: Adding HexDisplay3to0 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HexDisplay3to0
Progress: Adding HexDisplay7to4 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HexDisplay7to4
Progress: Adding SliderSW [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module SliderSW
Progress: Adding MonitorISR [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module MonitorISR
Progress: Adding pio_encoder [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_encoder
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.pio_encoder: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 14 modules, 57 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 29 modules, 117 connections
Info: merlin_domain_transform: After transform: 59 modules, 319 connections
Info: merlin_router_transform: After transform: 74 modules, 379 connections
Info: merlin_burst_transform: After transform: 75 modules, 383 connections
Info: reset_adaptation_transform: After transform: 76 modules, 298 connections
Info: merlin_network_to_switch_transform: After transform: 105 modules, 358 connections
Info: merlin_width_transform: After transform: 107 modules, 364 connections
Info: merlin_mm_transform: After transform: 107 modules, 364 connections
Info: merlin_interrupt_mapper_transform: After transform: 108 modules, 367 connections
Info: nios2_qsys_0: Starting RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_qsys_0 --dir=C:/Users/mnie0001/AppData/Local/Temp/alt7288_331287679338063476.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mnie0001/AppData/Local/Temp/alt7288_331287679338063476.dir/0001_nios2_qsys_0_gen//nios_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2017.05.02 20:30:18 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.05.02 20:30:18 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.05.02 20:30:18 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.05.02 20:30:18 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2017.05.02 20:30:18 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.05.02 20:30:18 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.05.02 20:30:19 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.05.02 20:30:19 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2017.05.02 20:30:21 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0: "nios_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/mnie0001/AppData/Local/Temp/alt7288_331287679338063476.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mnie0001/AppData/Local/Temp/alt7288_331287679338063476.dir/0002_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=C:/Users/mnie0001/AppData/Local/Temp/alt7288_331287679338063476.dir/0003_timer_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mnie0001/AppData/Local/Temp/alt7288_331287679338063476.dir/0003_timer_0_gen//nios_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios_system_timer_0'
Info: timer_0: "nios_system" instantiated altera_avalon_timer "timer_0"
Info: sram_0: Starting Generation of SRAM or SSRAM Controller
Info: sram_0: "nios_system" instantiated altera_up_avalon_sram "sram_0"
Info: pio_useconds: Starting Generation of Parallel Port
Info: pio_useconds: "nios_system" instantiated altera_up_avalon_parallel_port "pio_useconds"
Info: KeyButtons: Starting Generation of Parallel Port
Info: KeyButtons: "nios_system" instantiated altera_up_avalon_parallel_port "KeyButtons"
Info: LEDRed: Starting Generation of Parallel Port
Info: LEDRed: "nios_system" instantiated altera_up_avalon_parallel_port "LEDRed"
Info: LEDGreen: Starting Generation of Parallel Port
Info: LEDGreen: "nios_system" instantiated altera_up_avalon_parallel_port "LEDGreen"
Info: HexDisplay3to0: Starting Generation of Parallel Port
Info: HexDisplay3to0: "nios_system" instantiated altera_up_avalon_parallel_port "HexDisplay3to0"
Info: HexDisplay7to4: Starting Generation of Parallel Port
Info: HexDisplay7to4: "nios_system" instantiated altera_up_avalon_parallel_port "HexDisplay7to4"
Info: SliderSW: Starting Generation of Parallel Port
Info: SliderSW: "nios_system" instantiated altera_up_avalon_parallel_port "SliderSW"
Info: MonitorISR: Starting Generation of Parallel Port
Info: MonitorISR: "nios_system" instantiated altera_up_avalon_parallel_port "MonitorISR"
Info: pio_encoder: Starting RTL generation for module 'nios_system_pio_encoder'
Info: pio_encoder:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_pio_encoder --dir=C:/Users/mnie0001/AppData/Local/Temp/alt7288_331287679338063476.dir/0013_pio_encoder_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/mnie0001/AppData/Local/Temp/alt7288_331287679338063476.dir/0013_pio_encoder_gen//nios_system_pio_encoder_component_configuration.pl  --do_build_sim=0  ]
Info: pio_encoder: Done RTL generation for module 'nios_system_pio_encoder'
Info: pio_encoder: "nios_system" instantiated altera_avalon_pio "pio_encoder"
Info: nios2_qsys_0_instruction_master_translator: "nios_system" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "nios_system" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "nios_system" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_system" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_system" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios_system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "nios_system" instantiated altera_merlin_router "id_router"
Info: id_router_001: "nios_system" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "nios_system" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "nios_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/mnie0001/Real_time/Pendulum/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/mnie0001/Real_time/Pendulum/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "nios_system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/mnie0001/Real_time/Pendulum/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/mnie0001/Real_time/Pendulum/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: nios_system: Done nios_system" with 34 modules, 126 files, 2686692 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
