{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616120703319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616120703320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 23:25:03 2021 " "Processing started: Thu Mar 18 23:25:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616120703320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616120703320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memoria_instrucao -c memoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off memoria_instrucao -c memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616120703320 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1616120704092 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memoria.v(17) " "Verilog HDL information at memoria.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1616120704198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616120704201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616120704201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file test_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_memoria " "Found entity 1: test_memoria" {  } { { "test_memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/test_memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616120704204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616120704204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoria " "Elaborating entity \"memoria\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616120704297 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Lendo o banco de memoria... memoria.v(11) " "Verilog HDL Display System Task info at memoria.v(11): Lendo o banco de memoria..." {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 11 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1616120704298 "|memoria"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memoria.v(12) " "Verilog HDL assignment warning at memoria.v(12): truncated value with size 32 to match size of target (8)" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616120704299 "|memoria"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memoria.v(14) " "Verilog HDL warning at memoria.v(14): ignoring unsupported system task" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 14 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1616120704301 "|memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memo.data_a 0 memoria.v(5) " "Net \"Memo.data_a\" at memoria.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616120704305 "|memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memo.waddr_a 0 memoria.v(5) " "Net \"Memo.waddr_a\" at memoria.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616120704305 "|memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memo.we_a 0 memoria.v(5) " "Net \"Memo.we_a\" at memoria.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1616120704305 "|memoria"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Memo " "RAM logic \"Memo\" is uninferred due to inappropriate RAM size" {  } { { "memoria.v" "Memo" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1616120704572 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1616120704572 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/marinaSD/PROCESSADOR/MEMORIA/db/memoria_instrucao.ram0_memoria_5f521753.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/marinaSD/PROCESSADOR/MEMORIA/db/memoria_instrucao.ram0_memoria_5f521753.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1616120704573 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/marinaSD/PROCESSADOR/MEMORIA/db/memoria_instrucao.ram0_memoria_5f521753.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/marinaSD/PROCESSADOR/MEMORIA/db/memoria_instrucao.ram0_memoria_5f521753.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1616120704573 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[5\] GND " "Pin \"instrucao\[5\]\" is stuck at GND" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616120704973 "|memoria|instrucao[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[6\] GND " "Pin \"instrucao\[6\]\" is stuck at GND" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616120704973 "|memoria|instrucao[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[7\] GND " "Pin \"instrucao\[7\]\" is stuck at GND" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616120704973 "|memoria|instrucao[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1616120704973 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/marinaSD/PROCESSADOR/MEMORIA/output_files/memoria.map.smsg " "Generated suppressed messages file C:/marinaSD/PROCESSADOR/MEMORIA/output_files/memoria.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1616120705095 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1616120705271 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616120705271 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "label\[5\] " "No output dependent on input pin \"label\[5\]\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616120705313 "|memoria|label[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "label\[6\] " "No output dependent on input pin \"label\[6\]\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616120705313 "|memoria|label[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "label\[7\] " "No output dependent on input pin \"label\[7\]\"" {  } { { "memoria.v" "" { Text "C:/marinaSD/PROCESSADOR/MEMORIA/memoria.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616120705313 "|memoria|label[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1616120705313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1616120705316 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1616120705316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1616120705316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1616120705316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616120705342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 23:25:05 2021 " "Processing ended: Thu Mar 18 23:25:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616120705342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616120705342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616120705342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616120705342 ""}
