Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /csehome/sjarelkral/Work/Microprocessor/Microprocessor/test_isim_beh.exe -prj /csehome/sjarelkral/Work/Microprocessor/Microprocessor/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/csehome/sjarelkral/Work/Microprocessor/Microprocessor/Console.v" into library work
Analyzing Verilog file "/csehome/sjarelkral/Work/Microprocessor/Microprocessor/Microprocessor.v" into library work
Analyzing Verilog file "/csehome/sjarelkral/Work/Microprocessor/Microprocessor/test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/csehome/sjarelkral/Work/Microprocessor/Microprocessor/Microprocessor.v" Line 93: Size mismatch in connection of port <hex>. Formal port size is 4-bit while actual signal size is 5-bit.
Completed static elaboration
Fuse Memory Usage: 82916 KB
Fuse CPU Usage: 800 ms
Compiling module Console
Compiling module Microprocessor
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /csehome/sjarelkral/Work/Microprocessor/Microprocessor/test_isim_beh.exe
Fuse Memory Usage: 1167656 KB
Fuse CPU Usage: 810 ms
GCC CPU Usage: 340 ms
