# Gate Logics Collection

This folder contains Verilog implementations and testbenches for various basic logic gates. Each logic gate is organized in its own subfolder, which includes:

- The Verilog design file
- The corresponding testbench
- The expected schematic design output
- A README file with the truth table and logic explanation
