Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 128abc6b88d34488b54876ece7d68f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_1khz
Compiling module xil_defaultlib.reg16
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.delay_1s
Compiling module xil_defaultlib.Moore
Compiling module xil_defaultlib.box_counter
Compiling module xil_defaultlib.allocate_box
Compiling module xil_defaultlib.box_ctrl
Compiling module xil_defaultlib.led_ctrl
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.allocate_code
Compiling module xil_defaultlib.cam
Compiling module xil_defaultlib.code_ctrl
Compiling module xil_defaultlib.dignt
Compiling module xil_defaultlib.hextodec
Compiling module xil_defaultlib.dignt_ctrl
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_sim_behav
