
BMSLV_2022.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000189c0  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001a7ac  08018b80  08018b80  00019b80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803332c  0803332c  00035570  2**0
                  CONTENTS
  4 .ARM          00000008  0803332c  0803332c  0003432c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08033334  08033334  00035570  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  08033334  08033334  00034334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08033344  08033344  00034344  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000570  20000000  08033348  00035000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008b20  20000570  080338b8  00035570  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20009090  080338b8  00036090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00035570  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004e325  00000000  00000000  000355a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008a8a  00000000  00000000  000838c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002d70  00000000  00000000  0008c350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000022a4  00000000  00000000  0008f0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b387  00000000  00000000  00091364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003765f  00000000  00000000  000cc6eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00153424  00000000  00000000  00103d4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0025716e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000d7e8  00000000  00000000  002571b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0026499c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000570 	.word	0x20000570
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08018b68 	.word	0x08018b68

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000574 	.word	0x20000574
 80001fc:	08018b68 	.word	0x08018b68

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <_Z20discharge_cells_taili>:
			the next cell to discharge has to be the first one.
			So generally it sets the array tail at the beginning.
 * Param:	index
 * Retval:	index
 */
int discharge_cells_tail(int i){
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	if(5 == i || 6 == i)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2b05      	cmp	r3, #5
 8000ef4:	d002      	beq.n	8000efc <_Z20discharge_cells_taili+0x14>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2b06      	cmp	r3, #6
 8000efa:	d102      	bne.n	8000f02 <_Z20discharge_cells_taili+0x1a>
		return -1;
 8000efc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f00:	e000      	b.n	8000f04 <_Z20discharge_cells_taili+0x1c>
	else
		return i;
 8000f02:	687b      	ldr	r3, [r7, #4]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <_Z18set_discharge_cellRhRi>:
/**
 * Brief:	It sets cell to be discharged
 * Param:	Index
 * Retval:	None
 */
void set_discharge_cell(uint8_t &discharge_at_once, int &i){
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
	if(discharge_at_once < MAX_CELLS_DISCHARGE_AT_ONCE)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d826      	bhi.n	8000f70 <_Z18set_discharge_cellRhRi+0x60>
	{
		data.charging.cell_discharge[i] = true;
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a14      	ldr	r2, [pc, #80]	@ (8000f78 <_Z18set_discharge_cellRhRi+0x68>)
 8000f28:	4413      	add	r3, r2
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
		discharge_at_once++;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	3301      	adds	r3, #1
 8000f36:	b2da      	uxtb	r2, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	701a      	strb	r2, [r3, #0]
		i++;	//impossible to discharge 2 cells next to each other
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	1c5a      	adds	r2, r3, #1
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	601a      	str	r2, [r3, #0]
		i=discharge_cells_tail(i);
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff ffcc 	bl	8000ee8 <_Z20discharge_cells_taili>
 8000f50:	4602      	mov	r2, r0
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	601a      	str	r2, [r3, #0]

		data.charging.discharge_activation = true;
 8000f56:	4b08      	ldr	r3, [pc, #32]	@ (8000f78 <_Z18set_discharge_cellRhRi+0x68>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
		data.charging.discharge_tick_end = HAL_GetTick() + BALANCE_TIME;
 8000f5e:	f005 fb03 	bl	8006568 <HAL_GetTick>
 8000f62:	4603      	mov	r3, r0
 8000f64:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8000f68:	3310      	adds	r3, #16
 8000f6a:	4a03      	ldr	r2, [pc, #12]	@ (8000f78 <_Z18set_discharge_cellRhRi+0x68>)
 8000f6c:	f8c2 32a0 	str.w	r3, [r2, #672]	@ 0x2a0
	}
}
 8000f70:	bf00      	nop
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	20000b84 	.word	0x20000b84

08000f7c <_Z22set_discharge_cell_maxRhRiRb>:
/**
 * Brief:	It sets cell having the highest voltage to be discharged
 * Param:	Index
 * Retval:	None
 */
void set_discharge_cell_max(uint8_t &discharge_at_once, int &i, bool &max_voltage_discharge_activation){
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]
	max_voltage_discharge_activation = false;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	701a      	strb	r2, [r3, #0]
	if(discharge_at_once < MAX_CELLS_DISCHARGE_AT_ONCE)
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d827      	bhi.n	8000fe6 <_Z22set_discharge_cell_maxRhRiRb+0x6a>
	{
		data.charging.cell_discharge[data.voltages.highest_cell_voltage_index] = true;
 8000f96:	4b16      	ldr	r3, [pc, #88]	@ (8000ff0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000f98:	7c9b      	ldrb	r3, [r3, #18]
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	4b14      	ldr	r3, [pc, #80]	@ (8000ff0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000f9e:	4413      	add	r3, r2
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
		discharge_at_once++;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	3301      	adds	r3, #1
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	701a      	strb	r2, [r3, #0]
		i = data.voltages.highest_cell_voltage_index + 1; //impossible to discharge 2 cells next to each other
 8000fb2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000fb4:	7c9b      	ldrb	r3, [r3, #18]
 8000fb6:	1c5a      	adds	r2, r3, #1
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	601a      	str	r2, [r3, #0]
		i=discharge_cells_tail(i);
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff ff91 	bl	8000ee8 <_Z20discharge_cells_taili>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	601a      	str	r2, [r3, #0]

		data.charging.discharge_activation = true;
 8000fcc:	4b08      	ldr	r3, [pc, #32]	@ (8000ff0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
		data.charging.discharge_tick_end = HAL_GetTick() + BALANCE_TIME;
 8000fd4:	f005 fac8 	bl	8006568 <HAL_GetTick>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8000fde:	3310      	adds	r3, #16
 8000fe0:	4a03      	ldr	r2, [pc, #12]	@ (8000ff0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000fe2:	f8c2 32a0 	str.w	r3, [r2, #672]	@ 0x2a0
	}
}
 8000fe6:	bf00      	nop
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	20000b84 	.word	0x20000b84

08000ff4 <_Z15balance_controlv>:
 * Brief:	Control of cell discharges
 * Param:	None
 * Retval:	None
 */
void balance_control()
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af00      	add	r7, sp, #0
	uint8_t charged_cells = 0, nearly_charged_cells = 0, cell_overcharged = 0, discharge_at_once = 0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	75fb      	strb	r3, [r7, #23]
 8000ffe:	2300      	movs	r3, #0
 8001000:	75bb      	strb	r3, [r7, #22]
 8001002:	2300      	movs	r3, #0
 8001004:	757b      	strb	r3, [r7, #21]
 8001006:	2300      	movs	r3, #0
 8001008:	73fb      	strb	r3, [r7, #15]
	bool max_voltage_discharge_activation= 0, max_voltage_discharge_activation_charging_off = 0;
 800100a:	2300      	movs	r3, #0
 800100c:	73bb      	strb	r3, [r7, #14]
 800100e:	2300      	movs	r3, #0
 8001010:	737b      	strb	r3, [r7, #13]

	for(unsigned int i = 0; i < NUMBER_OF_CELLS; i++)
 8001012:	2300      	movs	r3, #0
 8001014:	613b      	str	r3, [r7, #16]
 8001016:	e03c      	b.n	8001092 <_Z15balance_controlv+0x9e>
	{
		if(data.voltages.highest_cell_voltage > VOL_UP_OK || (data.voltages.highest_cell_voltage - data.voltages.lowest_cell_voltage) > BALANCE_VALUE)
 8001018:	4b9f      	ldr	r3, [pc, #636]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 800101a:	8b9b      	ldrh	r3, [r3, #28]
 800101c:	f24a 420b 	movw	r2, #41995	@ 0xa40b
 8001020:	4293      	cmp	r3, r2
 8001022:	d808      	bhi.n	8001036 <_Z15balance_controlv+0x42>
 8001024:	4b9c      	ldr	r3, [pc, #624]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 8001026:	8b9b      	ldrh	r3, [r3, #28]
 8001028:	461a      	mov	r2, r3
 800102a:	4b9b      	ldr	r3, [pc, #620]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 800102c:	8b5b      	ldrh	r3, [r3, #26]
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001034:	dd01      	ble.n	800103a <_Z15balance_controlv+0x46>
		{
			max_voltage_discharge_activation= true;
 8001036:	2301      	movs	r3, #1
 8001038:	73bb      	strb	r3, [r7, #14]
		}
		if(data.voltages.highest_cell_voltage > VOL_UP_OK)
 800103a:	4b97      	ldr	r3, [pc, #604]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 800103c:	8b9b      	ldrh	r3, [r3, #28]
 800103e:	f24a 420b 	movw	r2, #41995	@ 0xa40b
 8001042:	4293      	cmp	r3, r2
 8001044:	d901      	bls.n	800104a <_Z15balance_controlv+0x56>
		{
			max_voltage_discharge_activation_charging_off = true;
 8001046:	2301      	movs	r3, #1
 8001048:	737b      	strb	r3, [r7, #13]
		}
		if(data.voltages.cells[i] > VOL_UP_OK)
 800104a:	4a93      	ldr	r2, [pc, #588]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001052:	f24a 420b 	movw	r2, #41995	@ 0xa40b
 8001056:	4293      	cmp	r3, r2
 8001058:	d902      	bls.n	8001060 <_Z15balance_controlv+0x6c>
		{
			charged_cells++;
 800105a:	7dfb      	ldrb	r3, [r7, #23]
 800105c:	3301      	adds	r3, #1
 800105e:	75fb      	strb	r3, [r7, #23]
		}
		if(data.voltages.cells[i] > VOL_UP_NEARLY_OK)
 8001060:	4a8d      	ldr	r2, [pc, #564]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001068:	f24a 32c0 	movw	r2, #41920	@ 0xa3c0
 800106c:	4293      	cmp	r3, r2
 800106e:	d902      	bls.n	8001076 <_Z15balance_controlv+0x82>
		{
			nearly_charged_cells++;
 8001070:	7dbb      	ldrb	r3, [r7, #22]
 8001072:	3301      	adds	r3, #1
 8001074:	75bb      	strb	r3, [r7, #22]
		}
		if(data.voltages.cells[i] > VOL_UP_OVERCHARGE)
 8001076:	4a88      	ldr	r2, [pc, #544]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800107e:	f24a 4274 	movw	r2, #42100	@ 0xa474
 8001082:	4293      	cmp	r3, r2
 8001084:	d902      	bls.n	800108c <_Z15balance_controlv+0x98>
		{
			cell_overcharged++;
 8001086:	7d7b      	ldrb	r3, [r7, #21]
 8001088:	3301      	adds	r3, #1
 800108a:	757b      	strb	r3, [r7, #21]
	for(unsigned int i = 0; i < NUMBER_OF_CELLS; i++)
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	3301      	adds	r3, #1
 8001090:	613b      	str	r3, [r7, #16]
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	2b05      	cmp	r3, #5
 8001096:	d9bf      	bls.n	8001018 <_Z15balance_controlv+0x24>
		}
	}

	//EFUSE switch off - battery full
	if(charged_cells >= 4 && fabsf(data.current.value) < CHARGING_CUTOFF_CURRENT && nearly_charged_cells == 6)
 8001098:	7dfb      	ldrb	r3, [r7, #23]
 800109a:	2b03      	cmp	r3, #3
 800109c:	d926      	bls.n	80010ec <_Z15balance_controlv+0xf8>
 800109e:	4b7e      	ldr	r3, [pc, #504]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 80010a0:	edd3 7a73 	vldr	s15, [r3, #460]	@ 0x1cc
 80010a4:	eef0 7ae7 	vabs.f32	s15, s15
 80010a8:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 800129c <_Z15balance_controlv+0x2a8>
 80010ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010b4:	d51a      	bpl.n	80010ec <_Z15balance_controlv+0xf8>
 80010b6:	7dbb      	ldrb	r3, [r7, #22]
 80010b8:	2b06      	cmp	r3, #6
 80010ba:	d117      	bne.n	80010ec <_Z15balance_controlv+0xf8>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	2104      	movs	r1, #4
 80010c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c4:	f008 fb3e 	bl	8009744 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 80010c8:	2200      	movs	r2, #0
 80010ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010ce:	4874      	ldr	r0, [pc, #464]	@ (80012a0 <_Z15balance_controlv+0x2ac>)
 80010d0:	f008 fb38 	bl	8009744 <HAL_GPIO_WritePin>
		data.soc.main.set_full_battery();
 80010d4:	4873      	ldr	r0, [pc, #460]	@ (80012a4 <_Z15balance_controlv+0x2b0>)
 80010d6:	f004 fa4f 	bl	8005578 <_ZN7SoC_EKF16set_full_batteryEv>
		data.charging.charging_state = false;
 80010da:	4b6f      	ldr	r3, [pc, #444]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 229b 	strb.w	r2, [r3, #667]	@ 0x29b
		data.acu_state = 0;
 80010e2:	4b6d      	ldr	r3, [pc, #436]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	f883 22a4 	strb.w	r2, [r3, #676]	@ 0x2a4
 80010ea:	e043      	b.n	8001174 <_Z15balance_controlv+0x180>
	}
	//EFUSE switch off - cell overcharged
	else if(cell_overcharged > 1 && data.charging.discharge_activation == 0)
 80010ec:	7d7b      	ldrb	r3, [r7, #21]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d919      	bls.n	8001126 <_Z15balance_controlv+0x132>
 80010f2:	4b69      	ldr	r3, [pc, #420]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 80010f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d114      	bne.n	8001126 <_Z15balance_controlv+0x132>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2104      	movs	r1, #4
 8001100:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001104:	f008 fb1e 	bl	8009744 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8001108:	2200      	movs	r2, #0
 800110a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800110e:	4864      	ldr	r0, [pc, #400]	@ (80012a0 <_Z15balance_controlv+0x2ac>)
 8001110:	f008 fb18 	bl	8009744 <HAL_GPIO_WritePin>
		data.charging.charging_state = false;
 8001114:	4b60      	ldr	r3, [pc, #384]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 8001116:	2200      	movs	r2, #0
 8001118:	f883 229b 	strb.w	r2, [r3, #667]	@ 0x29b
		data.acu_state = 0;
 800111c:	4b5e      	ldr	r3, [pc, #376]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 800111e:	2200      	movs	r2, #0
 8001120:	f883 22a4 	strb.w	r2, [r3, #676]	@ 0x2a4
 8001124:	e026      	b.n	8001174 <_Z15balance_controlv+0x180>
	}
	//EFUSE switch on
	else if(!data.charging.charger_plugged && nearly_charged_cells < 6 && cell_overcharged == 0 && data.charging.discharge_activation == 0)// && acuState == 0
 8001126:	4b5c      	ldr	r3, [pc, #368]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 8001128:	f893 329a 	ldrb.w	r3, [r3, #666]	@ 0x29a
 800112c:	f083 0301 	eor.w	r3, r3, #1
 8001130:	b2db      	uxtb	r3, r3
 8001132:	2b00      	cmp	r3, #0
 8001134:	d01e      	beq.n	8001174 <_Z15balance_controlv+0x180>
 8001136:	7dbb      	ldrb	r3, [r7, #22]
 8001138:	2b05      	cmp	r3, #5
 800113a:	d81b      	bhi.n	8001174 <_Z15balance_controlv+0x180>
 800113c:	7d7b      	ldrb	r3, [r7, #21]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d118      	bne.n	8001174 <_Z15balance_controlv+0x180>
 8001142:	4b55      	ldr	r3, [pc, #340]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 8001144:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001148:	2b00      	cmp	r3, #0
 800114a:	d113      	bne.n	8001174 <_Z15balance_controlv+0x180>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_SET);
 800114c:	2201      	movs	r2, #1
 800114e:	2104      	movs	r1, #4
 8001150:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001154:	f008 faf6 	bl	8009744 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8001158:	2201      	movs	r2, #1
 800115a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800115e:	4850      	ldr	r0, [pc, #320]	@ (80012a0 <_Z15balance_controlv+0x2ac>)
 8001160:	f008 faf0 	bl	8009744 <HAL_GPIO_WritePin>
		data.charging.charging_state = true;
 8001164:	4b4c      	ldr	r3, [pc, #304]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 8001166:	2201      	movs	r2, #1
 8001168:	f883 229b 	strb.w	r2, [r3, #667]	@ 0x29b
		data.acu_state = 1;
 800116c:	4b4a      	ldr	r3, [pc, #296]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 800116e:	2201      	movs	r2, #1
 8001170:	f883 22a4 	strb.w	r2, [r3, #676]	@ 0x2a4
	}


	//cell choice algorithm when charger is connected
	if(true == data.charging.charging_state && fabsf(data.current.value) > CHARGING_CUTOFF_CURRENT ) //charging on
 8001174:	4b48      	ldr	r3, [pc, #288]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 8001176:	f893 329b 	ldrb.w	r3, [r3, #667]	@ 0x29b
 800117a:	2b01      	cmp	r3, #1
 800117c:	d152      	bne.n	8001224 <_Z15balance_controlv+0x230>
 800117e:	4b46      	ldr	r3, [pc, #280]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 8001180:	edd3 7a73 	vldr	s15, [r3, #460]	@ 0x1cc
 8001184:	eef0 7ae7 	vabs.f32	s15, s15
 8001188:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800129c <_Z15balance_controlv+0x2a8>
 800118c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001194:	dd46      	ble.n	8001224 <_Z15balance_controlv+0x230>
	{
		if(false == data.charging.discharge_activation)
 8001196:	4b40      	ldr	r3, [pc, #256]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 8001198:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800119c:	2b00      	cmp	r3, #0
 800119e:	d175      	bne.n	800128c <_Z15balance_controlv+0x298>
		{
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 80011a0:	2300      	movs	r3, #0
 80011a2:	60bb      	str	r3, [r7, #8]
 80011a4:	e03a      	b.n	800121c <_Z15balance_controlv+0x228>
			{
				//discharge activation for the cell with the highest voltage
				if(true == max_voltage_discharge_activation)
 80011a6:	7bbb      	ldrb	r3, [r7, #14]
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d109      	bne.n	80011c0 <_Z15balance_controlv+0x1cc>
				{
					set_discharge_cell_max(discharge_at_once, i, max_voltage_discharge_activation);
 80011ac:	f107 020e 	add.w	r2, r7, #14
 80011b0:	f107 0108 	add.w	r1, r7, #8
 80011b4:	f107 030f 	add.w	r3, r7, #15
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff fedf 	bl	8000f7c <_Z22set_discharge_cell_maxRhRiRb>
 80011be:	e02a      	b.n	8001216 <_Z15balance_controlv+0x222>
				}
				//discharge activation for the cells with maximum voltage level - 4.201V
				else if(data.voltages.cells[i] > VOL_DIS)
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	4a35      	ldr	r2, [pc, #212]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 80011c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011c8:	f24a 421a 	movw	r2, #42010	@ 0xa41a
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d908      	bls.n	80011e2 <_Z15balance_controlv+0x1ee>
				{
					set_discharge_cell(discharge_at_once, i);
 80011d0:	f107 0208 	add.w	r2, r7, #8
 80011d4:	f107 030f 	add.w	r3, r7, #15
 80011d8:	4611      	mov	r1, r2
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff fe98 	bl	8000f10 <_Z18set_discharge_cellRhRi>
 80011e0:	e019      	b.n	8001216 <_Z15balance_controlv+0x222>
				}
				//discharge activation for rest cells if needed
				else if((data.voltages.cells[i] - data.voltages.lowest_cell_voltage) > BALANCE_VALUE)
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	4a2c      	ldr	r2, [pc, #176]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 80011e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011ea:	461a      	mov	r2, r3
 80011ec:	4b2a      	ldr	r3, [pc, #168]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 80011ee:	8b5b      	ldrh	r3, [r3, #26]
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80011f6:	dd08      	ble.n	800120a <_Z15balance_controlv+0x216>
				{
					set_discharge_cell(discharge_at_once, i);
 80011f8:	f107 0208 	add.w	r2, r7, #8
 80011fc:	f107 030f 	add.w	r3, r7, #15
 8001200:	4611      	mov	r1, r2
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff fe84 	bl	8000f10 <_Z18set_discharge_cellRhRi>
 8001208:	e005      	b.n	8001216 <_Z15balance_controlv+0x222>
				}
				else
					data.charging.cell_discharge[i] = false;
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	4a22      	ldr	r2, [pc, #136]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 800120e:	4413      	add	r3, r2
 8001210:	2200      	movs	r2, #0
 8001212:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	3301      	adds	r3, #1
 800121a:	60bb      	str	r3, [r7, #8]
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	2b05      	cmp	r3, #5
 8001220:	ddc1      	ble.n	80011a6 <_Z15balance_controlv+0x1b2>
			}
		}
	}
 8001222:	e033      	b.n	800128c <_Z15balance_controlv+0x298>
	else //charging off
	{
		//balance if the cell voltages are overcharged
		if(not  data.charging.discharge_activation)
 8001224:	4b1c      	ldr	r3, [pc, #112]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 8001226:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800122a:	f083 0301 	eor.w	r3, r3, #1
 800122e:	b2db      	uxtb	r3, r3
 8001230:	2b00      	cmp	r3, #0
 8001232:	d02c      	beq.n	800128e <_Z15balance_controlv+0x29a>
		{
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8001234:	2300      	movs	r3, #0
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	e024      	b.n	8001284 <_Z15balance_controlv+0x290>
			{
				//discharge activation for the cell with the highest voltage
				if(true == max_voltage_discharge_activation_charging_off)
 800123a:	7b7b      	ldrb	r3, [r7, #13]
 800123c:	2b01      	cmp	r3, #1
 800123e:	d108      	bne.n	8001252 <_Z15balance_controlv+0x25e>
				{
					set_discharge_cell_max(discharge_at_once, i, max_voltage_discharge_activation_charging_off);
 8001240:	f107 020d 	add.w	r2, r7, #13
 8001244:	1d39      	adds	r1, r7, #4
 8001246:	f107 030f 	add.w	r3, r7, #15
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff fe96 	bl	8000f7c <_Z22set_discharge_cell_maxRhRiRb>
 8001250:	e015      	b.n	800127e <_Z15balance_controlv+0x28a>
				}
				//discharge activation for the cells with maximum voltage level - 4.201V
				else if(data.voltages.cells[i] > VOL_DIS)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a10      	ldr	r2, [pc, #64]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 8001256:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800125a:	f24a 421a 	movw	r2, #42010	@ 0xa41a
 800125e:	4293      	cmp	r3, r2
 8001260:	d907      	bls.n	8001272 <_Z15balance_controlv+0x27e>
				{
					set_discharge_cell(discharge_at_once, i);
 8001262:	1d3a      	adds	r2, r7, #4
 8001264:	f107 030f 	add.w	r3, r7, #15
 8001268:	4611      	mov	r1, r2
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff fe50 	bl	8000f10 <_Z18set_discharge_cellRhRi>
 8001270:	e005      	b.n	800127e <_Z15balance_controlv+0x28a>
				}
				else
					data.charging.cell_discharge[i] = false;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a08      	ldr	r2, [pc, #32]	@ (8001298 <_Z15balance_controlv+0x2a4>)
 8001276:	4413      	add	r3, r2
 8001278:	2200      	movs	r2, #0
 800127a:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	3301      	adds	r3, #1
 8001282:	607b      	str	r3, [r7, #4]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b05      	cmp	r3, #5
 8001288:	ddd7      	ble.n	800123a <_Z15balance_controlv+0x246>
			}
		}
	}
}
 800128a:	e000      	b.n	800128e <_Z15balance_controlv+0x29a>
	}
 800128c:	bf00      	nop
}
 800128e:	bf00      	nop
 8001290:	3718      	adds	r7, #24
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000b84 	.word	0x20000b84
 800129c:	3e99999a 	.word	0x3e99999a
 80012a0:	48000800 	.word	0x48000800
 80012a4:	20000d5c 	.word	0x20000d5c

080012a8 <_Z31balance_activation_deactivationv>:
 * Brief:	Activation or deactivation of balance
 * Param:	None
 * Retval:	None
 */
void balance_activation_deactivation()
{
 80012a8:	b590      	push	{r4, r7, lr}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
	if(true == data.charging.discharge_activation)
 80012ae:	4b27      	ldr	r3, [pc, #156]	@ (800134c <_Z31balance_activation_deactivationv+0xa4>)
 80012b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d117      	bne.n	80012e8 <_Z31balance_activation_deactivationv+0x40>
	{
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 80012b8:	2300      	movs	r3, #0
 80012ba:	607b      	str	r3, [r7, #4]
 80012bc:	e00e      	b.n	80012dc <_Z31balance_activation_deactivationv+0x34>
		{
			if(true == data.charging.cell_discharge[i])
 80012be:	4a23      	ldr	r2, [pc, #140]	@ (800134c <_Z31balance_activation_deactivationv+0xa4>)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4413      	add	r3, r2
 80012c4:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d103      	bne.n	80012d6 <_Z31balance_activation_deactivationv+0x2e>
			{
				LTC_turn_on_discharge(i, data.charging.cell_discharge);
 80012ce:	4920      	ldr	r1, [pc, #128]	@ (8001350 <_Z31balance_activation_deactivationv+0xa8>)
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f002 fd55 	bl	8003d80 <_Z21LTC_turn_on_dischargeiPb>
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	3301      	adds	r3, #1
 80012da:	607b      	str	r3, [r7, #4]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2b05      	cmp	r3, #5
 80012e0:	dded      	ble.n	80012be <_Z31balance_activation_deactivationv+0x16>
			}
		}
		balance_deactivation_flag = true;
 80012e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001354 <_Z31balance_activation_deactivationv+0xac>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	701a      	strb	r2, [r3, #0]
	}
	if(data.charging.discharge_tick_end <= HAL_GetTick() && balance_deactivation_flag)
 80012e8:	4b18      	ldr	r3, [pc, #96]	@ (800134c <_Z31balance_activation_deactivationv+0xa4>)
 80012ea:	f8d3 42a0 	ldr.w	r4, [r3, #672]	@ 0x2a0
 80012ee:	f005 f93b 	bl	8006568 <HAL_GetTick>
 80012f2:	4603      	mov	r3, r0
 80012f4:	429c      	cmp	r4, r3
 80012f6:	d805      	bhi.n	8001304 <_Z31balance_activation_deactivationv+0x5c>
 80012f8:	4b16      	ldr	r3, [pc, #88]	@ (8001354 <_Z31balance_activation_deactivationv+0xac>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <_Z31balance_activation_deactivationv+0x5c>
 8001300:	2301      	movs	r3, #1
 8001302:	e000      	b.n	8001306 <_Z31balance_activation_deactivationv+0x5e>
 8001304:	2300      	movs	r3, #0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d01b      	beq.n	8001342 <_Z31balance_activation_deactivationv+0x9a>
	{
		balance_deactivation_flag = false;
 800130a:	4b12      	ldr	r3, [pc, #72]	@ (8001354 <_Z31balance_activation_deactivationv+0xac>)
 800130c:	2200      	movs	r2, #0
 800130e:	701a      	strb	r2, [r3, #0]
		data.charging.discharge_activation = 0;
 8001310:	4b0e      	ldr	r3, [pc, #56]	@ (800134c <_Z31balance_activation_deactivationv+0xa4>)
 8001312:	2200      	movs	r2, #0
 8001314:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8001318:	2300      	movs	r3, #0
 800131a:	603b      	str	r3, [r7, #0]
 800131c:	e009      	b.n	8001332 <_Z31balance_activation_deactivationv+0x8a>
		{
			data.charging.cell_discharge[i] = false;
 800131e:	4a0b      	ldr	r2, [pc, #44]	@ (800134c <_Z31balance_activation_deactivationv+0xa4>)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	4413      	add	r3, r2
 8001324:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8001328:	2200      	movs	r2, #0
 800132a:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	3301      	adds	r3, #1
 8001330:	603b      	str	r3, [r7, #0]
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	2b05      	cmp	r3, #5
 8001336:	ddf2      	ble.n	800131e <_Z31balance_activation_deactivationv+0x76>
		}
		LTC_turn_off_discharge();
 8001338:	f002 fe12 	bl	8003f60 <_Z22LTC_turn_off_dischargev>
		tick_counter = 0; // time to wait for proper voltage values
 800133c:	4b06      	ldr	r3, [pc, #24]	@ (8001358 <_Z31balance_activation_deactivationv+0xb0>)
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
	}
}
 8001342:	bf00      	nop
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	bd90      	pop	{r4, r7, pc}
 800134a:	bf00      	nop
 800134c:	20000b84 	.word	0x20000b84
 8001350:	20000e18 	.word	0x20000e18
 8001354:	2000058c 	.word	0x2000058c
 8001358:	20000590 	.word	0x20000590

0800135c <_Z22start_balance_functionPv>:



void start_balance_function(void *argument){
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	data.charging.charger_plugged = HAL_GPIO_ReadPin(INTERLOCK_GPIO_Port, INTERLOCK_Pin);
 8001364:	2104      	movs	r1, #4
 8001366:	481e      	ldr	r0, [pc, #120]	@ (80013e0 <_Z22start_balance_functionPv+0x84>)
 8001368:	f008 f9d4 	bl	8009714 <HAL_GPIO_ReadPin>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	bf14      	ite	ne
 8001372:	2301      	movne	r3, #1
 8001374:	2300      	moveq	r3, #0
 8001376:	b2da      	uxtb	r2, r3
 8001378:	4b1a      	ldr	r3, [pc, #104]	@ (80013e4 <_Z22start_balance_functionPv+0x88>)
 800137a:	f883 229a 	strb.w	r2, [r3, #666]	@ 0x29a
	for(;;){
		osDelay(100);
 800137e:	2064      	movs	r0, #100	@ 0x64
 8001380:	f010 f9a8 	bl	80116d4 <osDelay>
		//calling the function that checks messages from USB
		CheckMessage(&USB_Receive_Buffer);
 8001384:	4818      	ldr	r0, [pc, #96]	@ (80013e8 <_Z22start_balance_functionPv+0x8c>)
 8001386:	f003 fda5 	bl	8004ed4 <_Z12CheckMessageP12RingBuffer_t>
		//balance test on cell 0
		//data.charging.cell_discharge[0]=true;
		//LTC_turn_on_discharge(0, data.charging.cell_discharge);
		tick_counter++;
 800138a:	4b18      	ldr	r3, [pc, #96]	@ (80013ec <_Z22start_balance_functionPv+0x90>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	3301      	adds	r3, #1
 8001390:	4a16      	ldr	r2, [pc, #88]	@ (80013ec <_Z22start_balance_functionPv+0x90>)
 8001392:	6013      	str	r3, [r2, #0]
		if(tick_counter > BALANCE_TICKS_AFTER_BALANCE){
 8001394:	4b15      	ldr	r3, [pc, #84]	@ (80013ec <_Z22start_balance_functionPv+0x90>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2b1e      	cmp	r3, #30
 800139a:	d9f0      	bls.n	800137e <_Z22start_balance_functionPv+0x22>
			if(!data.charging.charger_plugged) //charger is plugged
 800139c:	4b11      	ldr	r3, [pc, #68]	@ (80013e4 <_Z22start_balance_functionPv+0x88>)
 800139e:	f893 329a 	ldrb.w	r3, [r3, #666]	@ 0x29a
 80013a2:	f083 0301 	eor.w	r3, r3, #1
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d00f      	beq.n	80013cc <_Z22start_balance_functionPv+0x70>
			{
				HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013b2:	480f      	ldr	r0, [pc, #60]	@ (80013f0 <_Z22start_balance_functionPv+0x94>)
 80013b4:	f008 f9c6 	bl	8009744 <HAL_GPIO_WritePin>
				if(1 == data.charging.balance_on)
 80013b8:	4b0a      	ldr	r3, [pc, #40]	@ (80013e4 <_Z22start_balance_functionPv+0x88>)
 80013ba:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d1dd      	bne.n	800137e <_Z22start_balance_functionPv+0x22>
				{
				balance_control();
 80013c2:	f7ff fe17 	bl	8000ff4 <_Z15balance_controlv>
				balance_activation_deactivation();
 80013c6:	f7ff ff6f 	bl	80012a8 <_Z31balance_activation_deactivationv>
 80013ca:	e7d8      	b.n	800137e <_Z22start_balance_functionPv+0x22>
				}

			}
			else	//charger is unplugged
			{
				HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 80013cc:	2201      	movs	r2, #1
 80013ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013d2:	4807      	ldr	r0, [pc, #28]	@ (80013f0 <_Z22start_balance_functionPv+0x94>)
 80013d4:	f008 f9b6 	bl	8009744 <HAL_GPIO_WritePin>
				balance_activation_deactivation();
 80013d8:	f7ff ff66 	bl	80012a8 <_Z31balance_activation_deactivationv>
		osDelay(100);
 80013dc:	e7cf      	b.n	800137e <_Z22start_balance_functionPv+0x22>
 80013de:	bf00      	nop
 80013e0:	48000400 	.word	0x48000400
 80013e4:	20000b84 	.word	0x20000b84
 80013e8:	20000594 	.word	0x20000594
 80013ec:	20000590 	.word	0x20000590
 80013f0:	48000800 	.word	0x48000800

080013f4 <_ZSt23__is_constant_evaluatedv>:
  // This can be used without checking if the compiler supports the feature.
  // The macro _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED can be used to check if
  // the compiler support is present to make this function work as expected.
  _GLIBCXX_CONSTEXPR inline bool
  __is_constant_evaluated() _GLIBCXX_NOEXCEPT
  {
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    if consteval { return true; } else { return false; }
#elif __cplusplus >= 201103L && __has_builtin(__builtin_is_constant_evaluated)
# define _GLIBCXX_HAVE_IS_CONSTANT_EVALUATED 1
    return __builtin_is_constant_evaluated();
 80013f8:	2300      	movs	r3, #0
#else
    return false;
#endif
  }
 80013fa:	4618      	mov	r0, r3
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	4618      	mov	r0, r3
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <_ZNSt11char_traitsIcE6lengthEPKc>:
#endif
	return __builtin_memcmp(__s1, __s2, __n);
      }

      static _GLIBCXX17_CONSTEXPR size_t
      length(const char_type* __s)
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus >= 201703L
	if (std::__is_constant_evaluated())
 8001424:	f7ff ffe6 	bl	80013f4 <_ZSt23__is_constant_evaluatedv>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d004      	beq.n	8001438 <_ZNSt11char_traitsIcE6lengthEPKc+0x1c>
	  return __gnu_cxx::char_traits<char_type>::length(__s);
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f000 fcd8 	bl	8001de4 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc>
 8001434:	4603      	mov	r3, r0
 8001436:	e004      	b.n	8001442 <_ZNSt11char_traitsIcE6lengthEPKc+0x26>
#endif
	return __builtin_strlen(__s);
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7fe ff41 	bl	80002c0 <strlen>
 800143e:	4603      	mov	r3, r0
 8001440:	bf00      	nop
      }
 8001442:	4618      	mov	r0, r3
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <_ZN3etl11vector_baseC1Ej>:
  protected:

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector_base(size_t max_size_)
 800144a:	b480      	push	{r7}
 800144c:	b083      	sub	sp, #12
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
 8001452:	6039      	str	r1, [r7, #0]
      : CAPACITY(max_size_)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	683a      	ldr	r2, [r7, #0]
 8001458:	601a      	str	r2, [r3, #0]
    {
    }
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4618      	mov	r0, r3
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <_ZN3etl11vector_baseD1Ev>:
    virtual ~vector_base()
    {
    }
#else
  protected:
    ~vector_base()
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
    {
    }
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	4618      	mov	r0, r3
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr

0800147e <_ZN8PUTM_CAN14Can_rx_messageC1ER17CAN_HandleTypeDefm>:
static const std::size_t max_dlc_size = 8;

#ifndef PUTM_USE_CAN_FD

struct Can_rx_message {
  Can_rx_message(CAN_HandleTypeDef &hcan, uint32_t RxFifo) : header{}, data{0} {
 800147e:	b580      	push	{r7, lr}
 8001480:	b084      	sub	sp, #16
 8001482:	af00      	add	r7, sp, #0
 8001484:	60f8      	str	r0, [r7, #12]
 8001486:	60b9      	str	r1, [r7, #8]
 8001488:	607a      	str	r2, [r7, #4]
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	461a      	mov	r2, r3
 800148e:	2300      	movs	r3, #0
 8001490:	6013      	str	r3, [r2, #0]
 8001492:	6053      	str	r3, [r2, #4]
 8001494:	6093      	str	r3, [r2, #8]
 8001496:	60d3      	str	r3, [r2, #12]
 8001498:	6113      	str	r3, [r2, #16]
 800149a:	6153      	str	r3, [r2, #20]
 800149c:	6193      	str	r3, [r2, #24]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	331c      	adds	r3, #28
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
    this->status =
        HAL_CAN_GetRxMessage(&hcan, RxFifo, &this->header, this->data);
 80014a8:	68fa      	ldr	r2, [r7, #12]
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	331c      	adds	r3, #28
 80014ae:	6879      	ldr	r1, [r7, #4]
 80014b0:	68b8      	ldr	r0, [r7, #8]
 80014b2:	f007 f8d2 	bl	800865a <HAL_CAN_GetRxMessage>
 80014b6:	4603      	mov	r3, r0
 80014b8:	461a      	mov	r2, r3
    this->status =
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	4618      	mov	r0, r3
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <_ZNK8PUTM_CAN11Device_base6get_IDEv>:
  bool new_data;

 public:
  constexpr Device_base(uint32_t ide, uint8_t dlc)
      : IDE{ide}, DLC{dlc}, new_data{false} {}
  [[nodiscard]] constexpr uint32_t get_ID() const { return IDE; }
 80014ca:	b480      	push	{r7}
 80014cc:	b083      	sub	sp, #12
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	791a      	ldrb	r2, [r3, #4]
 80014d6:	795b      	ldrb	r3, [r3, #5]
 80014d8:	f003 030f 	and.w	r3, r3, #15
 80014dc:	021b      	lsls	r3, r3, #8
 80014de:	4313      	orrs	r3, r2
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	4618      	mov	r0, r3
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE>:

 public:
  Can_interface() = default;

#ifndef PUTM_USE_CAN_FD
  bool parse_message(const Can_rx_message &m) {
 80014ee:	b580      	push	{r7, lr}
 80014f0:	b086      	sub	sp, #24
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
 80014f6:	6039      	str	r1, [r7, #0]
    for (auto &device : device_array) {
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80014fe:	613b      	str	r3, [r7, #16]
 8001500:	6938      	ldr	r0, [r7, #16]
 8001502:	f000 fd25 	bl	8001f50 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj40EE5beginEv>
 8001506:	6178      	str	r0, [r7, #20]
 8001508:	6938      	ldr	r0, [r7, #16]
 800150a:	f000 fd2d 	bl	8001f68 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj40EE3endEv>
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	e01e      	b.n	8001550 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x62>
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	60bb      	str	r3, [r7, #8]
      if (device->get_ID() == m.header.StdId) {
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff ffd5 	bl	80014ca <_ZNK8PUTM_CAN11Device_base6get_IDEv>
 8001520:	4602      	mov	r2, r0
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	429a      	cmp	r2, r3
 8001528:	bf0c      	ite	eq
 800152a:	2301      	moveq	r3, #1
 800152c:	2300      	movne	r3, #0
 800152e:	b2db      	uxtb	r3, r3
 8001530:	2b00      	cmp	r3, #0
 8001532:	d00a      	beq.n	800154a <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x5c>
        device->set_data(m);
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	68ba      	ldr	r2, [r7, #8]
 800153e:	6812      	ldr	r2, [r2, #0]
 8001540:	6839      	ldr	r1, [r7, #0]
 8001542:	4610      	mov	r0, r2
 8001544:	4798      	blx	r3
        return true;
 8001546:	2301      	movs	r3, #1
 8001548:	e007      	b.n	800155a <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x6c>
    for (auto &device : device_array) {
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	3304      	adds	r3, #4
 800154e:	617b      	str	r3, [r7, #20]
 8001550:	697a      	ldr	r2, [r7, #20]
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	429a      	cmp	r2, r3
 8001556:	d1dc      	bne.n	8001512 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x24>
      }
    }
    return false;
 8001558:	2300      	movs	r3, #0
  }
 800155a:	4618      	mov	r0, r3
 800155c:	3718      	adds	r7, #24
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
	...

08001564 <HAL_CAN_RxFifo0MsgPendingCallback>:
Can_interface can;

}   // namespace PUTM_CAN

#ifndef PUTM_USE_CAN_FD
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001564:	b580      	push	{r7, lr}
 8001566:	b08c      	sub	sp, #48	@ 0x30
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  PUTM_CAN::Can_rx_message rx{*hcan, 0};
 800156c:	f107 0308 	add.w	r3, r7, #8
 8001570:	2200      	movs	r2, #0
 8001572:	6879      	ldr	r1, [r7, #4]
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff ff82 	bl	800147e <_ZN8PUTM_CAN14Can_rx_messageC1ER17CAN_HandleTypeDefm>
  if (rx.status == HAL_StatusTypeDef::HAL_OK) {
 800157a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800157e:	2b00      	cmp	r3, #0
 8001580:	d105      	bne.n	800158e <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
    if (not PUTM_CAN::can.parse_message(rx)) {
 8001582:	f107 0308 	add.w	r3, r7, #8
 8001586:	4619      	mov	r1, r3
 8001588:	4803      	ldr	r0, [pc, #12]	@ (8001598 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 800158a:	f7ff ffb0 	bl	80014ee <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE>
      // Unknown message
      // Error_Handler();
    }
  }
}
 800158e:	bf00      	nop
 8001590:	3730      	adds	r7, #48	@ 0x30
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20000000 	.word	0x20000000

0800159c <_ZSt8to_charsPcS_ii>:
_GLIBCXX_TO_CHARS(char)
_GLIBCXX_TO_CHARS(signed char)
_GLIBCXX_TO_CHARS(unsigned char)
_GLIBCXX_TO_CHARS(signed short)
_GLIBCXX_TO_CHARS(unsigned short)
_GLIBCXX_TO_CHARS(signed int)
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af02      	add	r7, sp, #8
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
 80015a8:	603b      	str	r3, [r7, #0]
 80015aa:	68f8      	ldr	r0, [r7, #12]
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	9300      	str	r3, [sp, #0]
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	687a      	ldr	r2, [r7, #4]
 80015b4:	68b9      	ldr	r1, [r7, #8]
 80015b6:	f000 fce5 	bl	8001f84 <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i>
 80015ba:	68f8      	ldr	r0, [r7, #12]
 80015bc:	3710      	adds	r7, #16
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <_Z8can_initv>:
		{Error_condition::CURRENT_HIGH,20,100,data.current.value,ERROR_TIME,7}

};

void can_init()
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b08a      	sub	sp, #40	@ 0x28
 80015c8:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef filter;
	filter.FilterActivation = ENABLE;
 80015ca:	2301      	movs	r3, #1
 80015cc:	623b      	str	r3, [r7, #32]
	filter.FilterBank = 10;
 80015ce:	230a      	movs	r3, #10
 80015d0:	617b      	str	r3, [r7, #20]
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	613b      	str	r3, [r7, #16]
	filter.FilterIdHigh = 0x00;
 80015d6:	2300      	movs	r3, #0
 80015d8:	603b      	str	r3, [r7, #0]
	filter.FilterIdLow = 0x00;
 80015da:	2300      	movs	r3, #0
 80015dc:	607b      	str	r3, [r7, #4]
	filter.FilterMaskIdHigh = 0x00;
 80015de:	2300      	movs	r3, #0
 80015e0:	60bb      	str	r3, [r7, #8]
	filter.FilterMaskIdLow = 0x00;
 80015e2:	2300      	movs	r3, #0
 80015e4:	60fb      	str	r3, [r7, #12]
	filter.FilterMode = CAN_FILTERMODE_IDMASK;
 80015e6:	2300      	movs	r3, #0
 80015e8:	61bb      	str	r3, [r7, #24]
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 80015ea:	2301      	movs	r3, #1
 80015ec:	61fb      	str	r3, [r7, #28]
	filter.SlaveStartFilterBank = 10;
 80015ee:	230a      	movs	r3, #10
 80015f0:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_CAN_ConfigFilter(&hcan1, &filter);
 80015f2:	463b      	mov	r3, r7
 80015f4:	4619      	mov	r1, r3
 80015f6:	4807      	ldr	r0, [pc, #28]	@ (8001614 <_Z8can_initv+0x50>)
 80015f8:	f006 fe51 	bl	800829e <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80015fc:	2102      	movs	r1, #2
 80015fe:	4805      	ldr	r0, [pc, #20]	@ (8001614 <_Z8can_initv+0x50>)
 8001600:	f007 f94d 	bl	800889e <HAL_CAN_ActivateNotification>
	HAL_CAN_Start(&hcan1);
 8001604:	4803      	ldr	r0, [pc, #12]	@ (8001614 <_Z8can_initv+0x50>)
 8001606:	f006 ff14 	bl	8008432 <HAL_CAN_Start>

}
 800160a:	bf00      	nop
 800160c:	3728      	adds	r7, #40	@ 0x28
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	200011bc 	.word	0x200011bc

08001618 <_Z11error_checkv>:

// error if value is in range <min, max>
void error_check(){
 8001618:	b580      	push	{r7, lr}
 800161a:	b090      	sub	sp, #64	@ 0x40
 800161c:	af00      	add	r7, sp, #0
	etl::vector<Error_condition, 8> errors_vector;
 800161e:	1d3b      	adds	r3, r7, #4
 8001620:	4618      	mov	r0, r3
 8001622:	f000 fd48 	bl	80020b6 <_ZN3etl6vectorI15Error_conditionLj8EEC1Ev>

	for(auto& error : error_conditions){
 8001626:	4b2f      	ldr	r3, [pc, #188]	@ (80016e4 <_Z11error_checkv+0xcc>)
 8001628:	63bb      	str	r3, [r7, #56]	@ 0x38
 800162a:	4b2e      	ldr	r3, [pc, #184]	@ (80016e4 <_Z11error_checkv+0xcc>)
 800162c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800162e:	4b2e      	ldr	r3, [pc, #184]	@ (80016e8 <_Z11error_checkv+0xd0>)
 8001630:	637b      	str	r3, [r7, #52]	@ 0x34
 8001632:	e040      	b.n	80016b6 <_Z11error_checkv+0x9e>
 8001634:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001636:	633b      	str	r3, [r7, #48]	@ 0x30
		if(error.min <= error.value && error.value <= error.max){
 8001638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800163a:	ed93 7a01 	vldr	s14, [r3, #4]
 800163e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001640:	edd3 7a03 	vldr	s15, [r3, #12]
 8001644:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164c:	d825      	bhi.n	800169a <_Z11error_checkv+0x82>
 800164e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001650:	ed93 7a03 	vldr	s14, [r3, #12]
 8001654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001656:	edd3 7a02 	vldr	s15, [r3, #8]
 800165a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800165e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001662:	d81a      	bhi.n	800169a <_Z11error_checkv+0x82>
			errors_vector.emplace_back(error.error);
 8001664:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001666:	1d3b      	adds	r3, r7, #4
 8001668:	4611      	mov	r1, r2
 800166a:	4618      	mov	r0, r3
 800166c:	f000 fd48 	bl	8002100 <_ZN3etl7ivectorI15Error_conditionE12emplace_backIJRS1_EEEvDpOT_>
			data.acu_state=error.acu_state_code;
 8001670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001672:	7d1a      	ldrb	r2, [r3, #20]
 8001674:	4b1d      	ldr	r3, [pc, #116]	@ (80016ec <_Z11error_checkv+0xd4>)
 8001676:	f883 22a4 	strb.w	r2, [r3, #676]	@ 0x2a4
			if(false == error.flag)
 800167a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800167c:	7f1b      	ldrb	r3, [r3, #28]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d116      	bne.n	80016b0 <_Z11error_checkv+0x98>
			{
				error.timer = HAL_GetTick() + error.error_time;
 8001682:	f004 ff71 	bl	8006568 <HAL_GetTick>
 8001686:	4602      	mov	r2, r0
 8001688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800168a:	691b      	ldr	r3, [r3, #16]
 800168c:	441a      	add	r2, r3
 800168e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001690:	619a      	str	r2, [r3, #24]
				error.flag = true;
 8001692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001694:	2201      	movs	r2, #1
 8001696:	771a      	strb	r2, [r3, #28]
			if(false == error.flag)
 8001698:	e00a      	b.n	80016b0 <_Z11error_checkv+0x98>
			}
		}
		else{
			error.timer = HAL_GetTick() + error.error_time;
 800169a:	f004 ff65 	bl	8006568 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016a2:	691b      	ldr	r3, [r3, #16]
 80016a4:	441a      	add	r2, r3
 80016a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016a8:	619a      	str	r2, [r3, #24]
			error.flag = false;
 80016aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016ac:	2200      	movs	r2, #0
 80016ae:	771a      	strb	r2, [r3, #28]
	for(auto& error : error_conditions){
 80016b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016b2:	3320      	adds	r3, #32
 80016b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80016b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80016b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016ba:	429a      	cmp	r2, r3
 80016bc:	d1ba      	bne.n	8001634 <_Z11error_checkv+0x1c>
		}
	}

	if(errors_vector.empty())
 80016be:	1d3b      	adds	r3, r7, #4
 80016c0:	4618      	mov	r0, r3
 80016c2:	f000 fd38 	bl	8002136 <_ZNK3etl7ivectorI15Error_conditionE5emptyEv>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d003      	beq.n	80016d4 <_Z11error_checkv+0xbc>
	{
		data.acu_state = NORMAL_STATE;
 80016cc:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <_Z11error_checkv+0xd4>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	f883 22a4 	strb.w	r2, [r3, #676]	@ 0x2a4
	}
}
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	4618      	mov	r0, r3
 80016d8:	f000 fd01 	bl	80020de <_ZN3etl6vectorI15Error_conditionLj8EED1Ev>
 80016dc:	3740      	adds	r7, #64	@ 0x40
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200005b4 	.word	0x200005b4
 80016e8:	200006b4 	.word	0x200006b4
 80016ec:	20000b84 	.word	0x20000b84

080016f0 <_Z13error_executev>:

void error_execute(){
 80016f0:	b590      	push	{r4, r7, lr}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
	uint32_t time = HAL_GetTick();
 80016f6:	f004 ff37 	bl	8006568 <HAL_GetTick>
 80016fa:	6038      	str	r0, [r7, #0]
//	if(error_conditions[0].timer <= HAL_GetTick()) //shut down and sleep
//	{
//		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
//		HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
//	}
	for(unsigned int i = 3; i < 8; i++){
 80016fc:	2303      	movs	r3, #3
 80016fe:	607b      	str	r3, [r7, #4]
 8001700:	e018      	b.n	8001734 <_Z13error_executev+0x44>
		{
			if(error_conditions[i].timer <= HAL_GetTick()) //shut down
 8001702:	4a17      	ldr	r2, [pc, #92]	@ (8001760 <_Z13error_executev+0x70>)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	015b      	lsls	r3, r3, #5
 8001708:	4413      	add	r3, r2
 800170a:	3318      	adds	r3, #24
 800170c:	681c      	ldr	r4, [r3, #0]
 800170e:	f004 ff2b 	bl	8006568 <HAL_GetTick>
 8001712:	4603      	mov	r3, r0
 8001714:	429c      	cmp	r4, r3
 8001716:	bf94      	ite	ls
 8001718:	2301      	movls	r3, #1
 800171a:	2300      	movhi	r3, #0
 800171c:	b2db      	uxtb	r3, r3
 800171e:	2b00      	cmp	r3, #0
 8001720:	d005      	beq.n	800172e <_Z13error_executev+0x3e>
			{

				HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 8001722:	2200      	movs	r2, #0
 8001724:	2104      	movs	r1, #4
 8001726:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800172a:	f008 f80b 	bl	8009744 <HAL_GPIO_WritePin>
	for(unsigned int i = 3; i < 8; i++){
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	3301      	adds	r3, #1
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2b07      	cmp	r3, #7
 8001738:	d9e3      	bls.n	8001702 <_Z13error_executev+0x12>
				}*/
			}
		}
	}

	data.EFUSE_state = HAL_GPIO_ReadPin(EFUSE_GPIO_Port, EFUSE_Pin);
 800173a:	2104      	movs	r1, #4
 800173c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001740:	f007 ffe8 	bl	8009714 <HAL_GPIO_ReadPin>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	bf14      	ite	ne
 800174a:	2301      	movne	r3, #1
 800174c:	2300      	moveq	r3, #0
 800174e:	b2da      	uxtb	r2, r3
 8001750:	4b04      	ldr	r3, [pc, #16]	@ (8001764 <_Z13error_executev+0x74>)
 8001752:	f883 22a5 	strb.w	r2, [r3, #677]	@ 0x2a5
}
 8001756:	bf00      	nop
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	bd90      	pop	{r4, r7, pc}
 800175e:	bf00      	nop
 8001760:	200005b4 	.word	0x200005b4
 8001764:	20000b84 	.word	0x20000b84

08001768 <_ZN12embeddedjson4JsonILj1024EEC1Ev>:

// Json
namespace embeddedjson {

template <std::size_t U>
inline constexpr Json<U>::Json() : json_empty{true} {
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	4618      	mov	r0, r3
 8001774:	f000 fcf2 	bl	800215c <_ZN12embeddedjson4JsonILj1024EE13static_vectorIcLj1024EEC1Ev>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2201      	movs	r2, #1
 800177c:	711a      	strb	r2, [r3, #4]
  append_char('{');
 800177e:	217b      	movs	r1, #123	@ 0x7b
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f000 fd04 	bl	800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>
}
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4618      	mov	r0, r3
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <_ZSt3getILj0EPKcjEONSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeEOS6_>:
    get(pair<_Tp1, _Tp2>& __in) noexcept
    { return __pair_get<_Int>::__get(__in); }

  template<size_t _Int, class _Tp1, class _Tp2>
    constexpr typename tuple_element<_Int, pair<_Tp1, _Tp2>>::type&&
    get(pair<_Tp1, _Tp2>&& __in) noexcept
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
    { return __pair_get<_Int>::__move_get(std::move(__in)); }
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f000 f809 	bl	80017b0 <_ZSt4moveIRSt4pairIPKcjEEONSt16remove_referenceIT_E4typeEOS6_>
 800179e:	4603      	mov	r3, r0
 80017a0:	4618      	mov	r0, r3
 80017a2:	f000 f810 	bl	80017c6 <_ZNSt10__pair_getILj0EE10__move_getIPKcjEEOT_OSt4pairIS4_T0_E>
 80017a6:	4603      	mov	r3, r0
 80017a8:	4618      	mov	r0, r3
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <_ZSt4moveIRSt4pairIPKcjEEONSt16remove_referenceIT_E4typeEOS6_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4618      	mov	r0, r3
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr

080017c6 <_ZNSt10__pair_getILj0EE10__move_getIPKcjEEOT_OSt4pairIS4_T0_E>:
	__move_get(pair<_Tp1, _Tp2>&& __pair) noexcept
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
	{ return std::forward<_Tp1>(__pair.first); }
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4618      	mov	r0, r3
 80017d2:	f000 f805 	bl	80017e0 <_ZSt7forwardIPKcEOT_RNSt16remove_referenceIS2_E4typeE>
 80017d6:	4603      	mov	r3, r0
 80017d8:	4618      	mov	r0, r3
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <_ZSt7forwardIPKcEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4618      	mov	r0, r3
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <_ZSt3getILj1EPKcjEONSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeEOS6_>:
    get(pair<_Tp1, _Tp2>&& __in) noexcept
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b082      	sub	sp, #8
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
    { return __pair_get<_Int>::__move_get(std::move(__in)); }
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f7ff ffd6 	bl	80017b0 <_ZSt4moveIRSt4pairIPKcjEEONSt16remove_referenceIT_E4typeEOS6_>
 8001804:	4603      	mov	r3, r0
 8001806:	4618      	mov	r0, r3
 8001808:	f000 f805 	bl	8001816 <_ZNSt10__pair_getILj1EE10__move_getIPKcjEEOT0_OSt4pairIT_S4_E>
 800180c:	4603      	mov	r3, r0
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <_ZNSt10__pair_getILj1EE10__move_getIPKcjEEOT0_OSt4pairIT_S4_E>:
	__move_get(pair<_Tp1, _Tp2>&& __pair) noexcept
 8001816:	b580      	push	{r7, lr}
 8001818:	b082      	sub	sp, #8
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
	{ return std::forward<_Tp2>(__pair.second); }
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	3304      	adds	r3, #4
 8001822:	4618      	mov	r0, r3
 8001824:	f000 f805 	bl	8001832 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 8001828:	4603      	mov	r3, r0
 800182a:	4618      	mov	r0, r3
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4618      	mov	r0, r3
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <_Z11serialPrintv>:

void serialPrint()
{
 8001848:	b580      	push	{r7, lr}
 800184a:	ed2d 8b02 	vpush	{d8}
 800184e:	b0ac      	sub	sp, #176	@ 0xb0
 8001850:	af00      	add	r7, sp, #0
	// Creating a JSON object with a buffer size of 1024 bytes
	    embeddedjson::Json<1024> json;
 8001852:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff ff86 	bl	8001768 <_ZN12embeddedjson4JsonILj1024EEC1Ev>

	    // Dodawanie danych do JSON
	    json.add("time", "TODO: Add time formatting");
 800185c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001860:	4997      	ldr	r1, [pc, #604]	@ (8001ac0 <_Z11serialPrintv+0x278>)
 8001862:	4618      	mov	r0, r3
 8001864:	f000 fcb0 	bl	80021c8 <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1EPKc>
 8001868:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 800186c:	4b95      	ldr	r3, [pc, #596]	@ (8001ac4 <_Z11serialPrintv+0x27c>)
 800186e:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8001872:	ca06      	ldmia	r2, {r1, r2}
 8001874:	f000 fcbb 	bl	80021ee <_ZN12embeddedjson4JsonILj1024EE3addIPKcEEvSt17basic_string_viewIcSt11char_traitsIcEET_>
	    json.add("battery_state", data.acu_state);
 8001878:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800187c:	4992      	ldr	r1, [pc, #584]	@ (8001ac8 <_Z11serialPrintv+0x280>)
 800187e:	4618      	mov	r0, r3
 8001880:	f000 fca2 	bl	80021c8 <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1EPKc>
 8001884:	4b91      	ldr	r3, [pc, #580]	@ (8001acc <_Z11serialPrintv+0x284>)
 8001886:	f893 32a4 	ldrb.w	r3, [r3, #676]	@ 0x2a4
 800188a:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 800188e:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8001892:	ca06      	ldmia	r2, {r1, r2}
 8001894:	f000 fcd0 	bl	8002238 <_ZN12embeddedjson4JsonILj1024EE3addIhEEvSt17basic_string_viewIcSt11char_traitsIcEET_>
	    json.add("stack_voltage", (float)data.voltages.total / 10'000.0);
 8001898:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800189c:	498c      	ldr	r1, [pc, #560]	@ (8001ad0 <_Z11serialPrintv+0x288>)
 800189e:	4618      	mov	r0, r3
 80018a0:	f000 fc92 	bl	80021c8 <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1EPKc>
 80018a4:	4b89      	ldr	r3, [pc, #548]	@ (8001acc <_Z11serialPrintv+0x284>)
 80018a6:	695b      	ldr	r3, [r3, #20]
 80018a8:	ee07 3a90 	vmov	s15, r3
 80018ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018b0:	eddf 6a88 	vldr	s13, [pc, #544]	@ 8001ad4 <_Z11serialPrintv+0x28c>
 80018b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80018b8:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80018bc:	eeb0 0a47 	vmov.f32	s0, s14
 80018c0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80018c4:	e893 0006 	ldmia.w	r3, {r1, r2}
 80018c8:	f000 fcd6 	bl	8002278 <_ZN12embeddedjson4JsonILj1024EE3addIfEEvSt17basic_string_viewIcSt11char_traitsIcEET_>
	    json.add("state_of_charge", data.soc.value * 100);
 80018cc:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80018d0:	4981      	ldr	r1, [pc, #516]	@ (8001ad8 <_Z11serialPrintv+0x290>)
 80018d2:	4618      	mov	r0, r3
 80018d4:	f000 fc78 	bl	80021c8 <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1EPKc>
 80018d8:	4b7c      	ldr	r3, [pc, #496]	@ (8001acc <_Z11serialPrintv+0x284>)
 80018da:	edd3 7aa3 	vldr	s15, [r3, #652]	@ 0x28c
 80018de:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 8001adc <_Z11serialPrintv+0x294>
 80018e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018e6:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80018ea:	eeb0 0a67 	vmov.f32	s0, s15
 80018ee:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80018f2:	e893 0006 	ldmia.w	r3, {r1, r2}
 80018f6:	f000 fcbf 	bl	8002278 <_ZN12embeddedjson4JsonILj1024EE3addIfEEvSt17basic_string_viewIcSt11char_traitsIcEET_>
	    json.add("output_current", data.current.value);
 80018fa:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80018fe:	4978      	ldr	r1, [pc, #480]	@ (8001ae0 <_Z11serialPrintv+0x298>)
 8001900:	4618      	mov	r0, r3
 8001902:	f000 fc61 	bl	80021c8 <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1EPKc>
 8001906:	4b71      	ldr	r3, [pc, #452]	@ (8001acc <_Z11serialPrintv+0x284>)
 8001908:	edd3 7a73 	vldr	s15, [r3, #460]	@ 0x1cc
 800190c:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8001910:	eeb0 0a67 	vmov.f32	s0, s15
 8001914:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001918:	e893 0006 	ldmia.w	r3, {r1, r2}
 800191c:	f000 fcac 	bl	8002278 <_ZN12embeddedjson4JsonILj1024EE3addIfEEvSt17basic_string_viewIcSt11char_traitsIcEET_>
	    json.add("efuse_state", HAL_GPIO_ReadPin(EFUSE_GPIO_Port, EFUSE_Pin));
 8001920:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001924:	496f      	ldr	r1, [pc, #444]	@ (8001ae4 <_Z11serialPrintv+0x29c>)
 8001926:	4618      	mov	r0, r3
 8001928:	f000 fc4e 	bl	80021c8 <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1EPKc>
 800192c:	2104      	movs	r1, #4
 800192e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001932:	f007 feef 	bl	8009714 <HAL_GPIO_ReadPin>
 8001936:	4603      	mov	r3, r0
 8001938:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 800193c:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 8001940:	ca06      	ldmia	r2, {r1, r2}
 8001942:	f000 fcbb 	bl	80022bc <_ZN12embeddedjson4JsonILj1024EE3addI13GPIO_PinStateEEvSt17basic_string_viewIcSt11char_traitsIcEET_>
	    json.add("balance_status", data.charging.balance_on);
 8001946:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800194a:	4967      	ldr	r1, [pc, #412]	@ (8001ae8 <_Z11serialPrintv+0x2a0>)
 800194c:	4618      	mov	r0, r3
 800194e:	f000 fc3b 	bl	80021c8 <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1EPKc>
 8001952:	4b5e      	ldr	r3, [pc, #376]	@ (8001acc <_Z11serialPrintv+0x284>)
 8001954:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8001958:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 800195c:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 8001960:	ca06      	ldmia	r2, {r1, r2}
 8001962:	f000 fccb 	bl	80022fc <_ZN12embeddedjson4JsonILj1024EE3addIbEEvSt17basic_string_viewIcSt11char_traitsIcEET_>
	    json.add("error_detection", data.ErrorDetection);
 8001966:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 800196a:	4960      	ldr	r1, [pc, #384]	@ (8001aec <_Z11serialPrintv+0x2a4>)
 800196c:	4618      	mov	r0, r3
 800196e:	f000 fc2b 	bl	80021c8 <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1EPKc>
 8001972:	4b56      	ldr	r3, [pc, #344]	@ (8001acc <_Z11serialPrintv+0x284>)
 8001974:	f893 32a6 	ldrb.w	r3, [r3, #678]	@ 0x2a6
 8001978:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 800197c:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8001980:	ca06      	ldmia	r2, {r1, r2}
 8001982:	f000 fcbb 	bl	80022fc <_ZN12embeddedjson4JsonILj1024EE3addIbEEvSt17basic_string_viewIcSt11char_traitsIcEET_>
	    json.add("can_error", data.CanError);
 8001986:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800198a:	4959      	ldr	r1, [pc, #356]	@ (8001af0 <_Z11serialPrintv+0x2a8>)
 800198c:	4618      	mov	r0, r3
 800198e:	f000 fc1b 	bl	80021c8 <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1EPKc>
 8001992:	4b4e      	ldr	r3, [pc, #312]	@ (8001acc <_Z11serialPrintv+0x284>)
 8001994:	f893 32a7 	ldrb.w	r3, [r3, #679]	@ 0x2a7
 8001998:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 800199c:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 80019a0:	ca06      	ldmia	r2, {r1, r2}
 80019a2:	f000 fcab 	bl	80022fc <_ZN12embeddedjson4JsonILj1024EE3addIbEEvSt17basic_string_viewIcSt11char_traitsIcEET_>

	    // Adding temperatures
	    std::array<float, 8> temperatures;
	    for (int i = 0; i < NUMBER_OF_TEMPERATURES; i++) {
 80019a6:	2300      	movs	r3, #0
 80019a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80019ac:	e019      	b.n	80019e2 <_Z11serialPrintv+0x19a>
	        temperatures[i] = data.temperatures.values[i];
 80019ae:	4a47      	ldr	r2, [pc, #284]	@ (8001acc <_Z11serialPrintv+0x284>)
 80019b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80019b4:	4413      	add	r3, r2
 80019b6:	3320      	adds	r3, #32
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	ee07 3a90 	vmov	s15, r3
 80019be:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80019c2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80019c6:	f107 0320 	add.w	r3, r7, #32
 80019ca:	4611      	mov	r1, r2
 80019cc:	4618      	mov	r0, r3
 80019ce:	f000 fcb5 	bl	800233c <_ZNSt5arrayIfLj8EEixEj>
 80019d2:	4603      	mov	r3, r0
 80019d4:	ed83 8a00 	vstr	s16, [r3]
	    for (int i = 0; i < NUMBER_OF_TEMPERATURES; i++) {
 80019d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80019dc:	3301      	adds	r3, #1
 80019de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80019e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80019e6:	2b07      	cmp	r3, #7
 80019e8:	dde1      	ble.n	80019ae <_Z11serialPrintv+0x166>
	    }
	    json.add("temperatures", temperatures);
 80019ea:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80019ee:	4941      	ldr	r1, [pc, #260]	@ (8001af4 <_Z11serialPrintv+0x2ac>)
 80019f0:	4618      	mov	r0, r3
 80019f2:	f000 fbe9 	bl	80021c8 <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1EPKc>
 80019f6:	f107 0320 	add.w	r3, r7, #32
 80019fa:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80019fe:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8001a02:	ca06      	ldmia	r2, {r1, r2}
 8001a04:	f000 fca9 	bl	800235a <_ZN12embeddedjson4JsonILj1024EE3addIfLj8EEEvSt17basic_string_viewIcSt11char_traitsIcEERKSt5arrayIT_XT0_EE>

	    // Adding tensions
	    std::array<float, NUMBER_OF_CELLS> voltages;
	    for (int i = 0; i < NUMBER_OF_CELLS; i++) {
 8001a08:	2300      	movs	r3, #0
 8001a0a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001a0e:	e01c      	b.n	8001a4a <_Z11serialPrintv+0x202>
	        voltages[i] = (float)data.voltages.cells[i] / 10'000.0;
 8001a10:	4a2e      	ldr	r2, [pc, #184]	@ (8001acc <_Z11serialPrintv+0x284>)
 8001a12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a1a:	ee07 3a90 	vmov	s15, r3
 8001a1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a22:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001ad4 <_Z11serialPrintv+0x28c>
 8001a26:	ee87 8a87 	vdiv.f32	s16, s15, s14
 8001a2a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001a2e:	f107 0308 	add.w	r3, r7, #8
 8001a32:	4611      	mov	r1, r2
 8001a34:	4618      	mov	r0, r3
 8001a36:	f000 fcdf 	bl	80023f8 <_ZNSt5arrayIfLj6EEixEj>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	ed83 8a00 	vstr	s16, [r3]
	    for (int i = 0; i < NUMBER_OF_CELLS; i++) {
 8001a40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a44:	3301      	adds	r3, #1
 8001a46:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001a4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a4e:	2b05      	cmp	r3, #5
 8001a50:	ddde      	ble.n	8001a10 <_Z11serialPrintv+0x1c8>
	    }
	    json.add("voltages", voltages);
 8001a52:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001a56:	4928      	ldr	r1, [pc, #160]	@ (8001af8 <_Z11serialPrintv+0x2b0>)
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f000 fbb5 	bl	80021c8 <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1EPKc>
 8001a5e:	f107 0308 	add.w	r3, r7, #8
 8001a62:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8001a66:	f107 0298 	add.w	r2, r7, #152	@ 0x98
 8001a6a:	ca06      	ldmia	r2, {r1, r2}
 8001a6c:	f000 fcd3 	bl	8002416 <_ZN12embeddedjson4JsonILj1024EE3addIfLj6EEEvSt17basic_string_viewIcSt11char_traitsIcEERKSt5arrayIT_XT0_EE>

	    // Downloading JSON as a string
	    auto [json_data, json_size] = json.get_as_c_array();
 8001a70:	463b      	mov	r3, r7
 8001a72:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8001a76:	4611      	mov	r1, r2
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f000 fd1b 	bl	80024b4 <_ZN12embeddedjson4JsonILj1024EE14get_as_c_arrayEv>
 8001a7e:	463b      	mov	r3, r7
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff fe85 	bl	8001790 <_ZSt3getILj0EPKcjEONSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeEOS6_>
 8001a86:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
 8001a8a:	463b      	mov	r3, r7
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff feb2 	bl	80017f6 <_ZSt3getILj1EPKcjEONSt13tuple_elementIXT_ESt4pairIT0_T1_EE4typeEOS6_>
 8001a92:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0

	    // Send JSON from USB
	    CDC_Transmit_FS((uint8_t*)json_data, json_size);
 8001a96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4610      	mov	r0, r2
 8001aa8:	f012 fbaa 	bl	8014200 <CDC_Transmit_FS>
}
 8001aac:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f000 fb7c 	bl	80021ae <_ZN12embeddedjson4JsonILj1024EED1Ev>
 8001ab6:	37b0      	adds	r7, #176	@ 0xb0
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	ecbd 8b02 	vpop	{d8}
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	08018b80 	.word	0x08018b80
 8001ac4:	08018b88 	.word	0x08018b88
 8001ac8:	08018ba4 	.word	0x08018ba4
 8001acc:	20000b84 	.word	0x20000b84
 8001ad0:	08018bb4 	.word	0x08018bb4
 8001ad4:	461c4000 	.word	0x461c4000
 8001ad8:	08018bc4 	.word	0x08018bc4
 8001adc:	42c80000 	.word	0x42c80000
 8001ae0:	08018bd4 	.word	0x08018bd4
 8001ae4:	08018be4 	.word	0x08018be4
 8001ae8:	08018bf0 	.word	0x08018bf0
 8001aec:	08018c00 	.word	0x08018c00
 8001af0:	08018c10 	.word	0x08018c10
 8001af4:	08018c1c 	.word	0x08018c1c
 8001af8:	08018c2c 	.word	0x08018c2c

08001afc <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 8001afc:	b5b0      	push	{r4, r5, r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	60b9      	str	r1, [r7, #8]
 8001b06:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8001b08:	68fa      	ldr	r2, [r7, #12]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4614      	mov	r4, r2
 8001b0e:	461d      	mov	r5, r3
 8001b10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b14:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001b18:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	3318      	adds	r3, #24
 8001b20:	2206      	movs	r2, #6
 8001b22:	68b9      	ldr	r1, [r7, #8]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f015 f9f6 	bl	8016f16 <memcpy>
  }
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3710      	adds	r7, #16
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bdb0      	pop	{r4, r5, r7, pc}

08001b34 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 8001b34:	b5b0      	push	{r4, r5, r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8001b40:	68fa      	ldr	r2, [r7, #12]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4614      	mov	r4, r2
 8001b46:	461d      	mov	r5, r3
 8001b48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b4c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001b50:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	3318      	adds	r3, #24
 8001b58:	2208      	movs	r2, #8
 8001b5a:	68b9      	ldr	r1, [r7, #8]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f015 f9da 	bl	8016f16 <memcpy>
  }
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	4618      	mov	r0, r3
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bdb0      	pop	{r4, r5, r7, pc}

08001b6c <_Z23start_comm_err_functionPv>:

void start_comm_err_function(void *argument){
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b096      	sub	sp, #88	@ 0x58
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]

	//default error detection enabled
	data.ErrorDetection = true;
 8001b74:	4b93      	ldr	r3, [pc, #588]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001b76:	2201      	movs	r2, #1
 8001b78:	f883 22a6 	strb.w	r2, [r3, #678]	@ 0x2a6

	can_init();
 8001b7c:	f7ff fd22 	bl	80015c4 <_Z8can_initv>
	for(;;){
		osDelay(20);
 8001b80:	2014      	movs	r0, #20
 8001b82:	f00f fda7 	bl	80116d4 <osDelay>

		error_conditions[0].value = data.current.value;
 8001b86:	4b8f      	ldr	r3, [pc, #572]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001b88:	f8d3 31cc 	ldr.w	r3, [r3, #460]	@ 0x1cc
 8001b8c:	4a8e      	ldr	r2, [pc, #568]	@ (8001dc8 <_Z23start_comm_err_functionPv+0x25c>)
 8001b8e:	60d3      	str	r3, [r2, #12]
		error_conditions[1].value = (float)(data.voltages.highest_cell_voltage-data.voltages.lowest_cell_voltage);
 8001b90:	4b8c      	ldr	r3, [pc, #560]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001b92:	8b9b      	ldrh	r3, [r3, #28]
 8001b94:	461a      	mov	r2, r3
 8001b96:	4b8b      	ldr	r3, [pc, #556]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001b98:	8b5b      	ldrh	r3, [r3, #26]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	ee07 3a90 	vmov	s15, r3
 8001ba0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ba4:	4b88      	ldr	r3, [pc, #544]	@ (8001dc8 <_Z23start_comm_err_functionPv+0x25c>)
 8001ba6:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		error_conditions[2].value = (float)data.temperatures.highest_temperature;
 8001baa:	4b86      	ldr	r3, [pc, #536]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001bac:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8001bb0:	ee07 3a90 	vmov	s15, r3
 8001bb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bb8:	4b83      	ldr	r3, [pc, #524]	@ (8001dc8 <_Z23start_comm_err_functionPv+0x25c>)
 8001bba:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
		error_conditions[3].value = (float)data.voltages.lowest_cell_voltage;
 8001bbe:	4b81      	ldr	r3, [pc, #516]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001bc0:	8b5b      	ldrh	r3, [r3, #26]
 8001bc2:	ee07 3a90 	vmov	s15, r3
 8001bc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bca:	4b7f      	ldr	r3, [pc, #508]	@ (8001dc8 <_Z23start_comm_err_functionPv+0x25c>)
 8001bcc:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
		error_conditions[4].value = (float)data.voltages.highest_cell_voltage;
 8001bd0:	4b7c      	ldr	r3, [pc, #496]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001bd2:	8b9b      	ldrh	r3, [r3, #28]
 8001bd4:	ee07 3a90 	vmov	s15, r3
 8001bd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bdc:	4b7a      	ldr	r3, [pc, #488]	@ (8001dc8 <_Z23start_comm_err_functionPv+0x25c>)
 8001bde:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c
		error_conditions[5].value = (float)data.temperatures.highest_temperature;
 8001be2:	4b78      	ldr	r3, [pc, #480]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001be4:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8001be8:	ee07 3a90 	vmov	s15, r3
 8001bec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bf0:	4b75      	ldr	r3, [pc, #468]	@ (8001dc8 <_Z23start_comm_err_functionPv+0x25c>)
 8001bf2:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac
		error_conditions[6].value = data.temperatures.lowest_temperature;
 8001bf6:	4b73      	ldr	r3, [pc, #460]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001bf8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001bfc:	ee07 3a90 	vmov	s15, r3
 8001c00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c04:	4b70      	ldr	r3, [pc, #448]	@ (8001dc8 <_Z23start_comm_err_functionPv+0x25c>)
 8001c06:	edc3 7a33 	vstr	s15, [r3, #204]	@ 0xcc
		error_conditions[7].value = data.current.value;
 8001c0a:	4b6e      	ldr	r3, [pc, #440]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001c0c:	f8d3 31cc 	ldr.w	r3, [r3, #460]	@ 0x1cc
 8001c10:	4a6d      	ldr	r2, [pc, #436]	@ (8001dc8 <_Z23start_comm_err_functionPv+0x25c>)
 8001c12:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec

		PUTM_CAN::BMS_LV_main can_message_main{
			.voltage_sum{data.voltages.total_can},
 8001c16:	4b6b      	ldr	r3, [pc, #428]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001c18:	8b1b      	ldrh	r3, [r3, #24]
			.soc{data.soc.value_can},
			.temp_avg{data.temperatures.average},
			.current{(uint8_t)data.current.value},
			.device_state{static_cast<PUTM_CAN::BMS_LV_states>(data.acu_state)}
		};
 8001c1a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
			.soc{data.soc.value_can},
 8001c1e:	4b69      	ldr	r3, [pc, #420]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001c20:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
		};
 8001c24:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
			.temp_avg{data.temperatures.average},
 8001c28:	4b66      	ldr	r3, [pc, #408]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001c2a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
		};
 8001c2e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
			.current{(uint8_t)data.current.value},
 8001c32:	4b64      	ldr	r3, [pc, #400]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001c34:	edd3 7a73 	vldr	s15, [r3, #460]	@ 0x1cc
 8001c38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c3c:	edc7 7a00 	vstr	s15, [r7]
 8001c40:	783b      	ldrb	r3, [r7, #0]
 8001c42:	b2db      	uxtb	r3, r3
		};
 8001c44:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
			.device_state{static_cast<PUTM_CAN::BMS_LV_states>(data.acu_state)}
 8001c48:	4b5e      	ldr	r3, [pc, #376]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001c4a:	f893 32a4 	ldrb.w	r3, [r3, #676]	@ 0x2a4
		};
 8001c4e:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

		PUTM_CAN::BMS_LV_temperature can_message_temp{
			data.temperatures.values[0],
 8001c52:	4b5c      	ldr	r3, [pc, #368]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001c54:	f893 3020 	ldrb.w	r3, [r3, #32]
			data.temperatures.values[3],
			data.temperatures.values[4],
			data.temperatures.values[5],
			data.temperatures.values[6],
			data.temperatures.values[7]
		};
 8001c58:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
			data.temperatures.values[1],
 8001c5c:	4b59      	ldr	r3, [pc, #356]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001c5e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
		};
 8001c62:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
			data.temperatures.values[2],
 8001c66:	4b57      	ldr	r3, [pc, #348]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001c68:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
		};
 8001c6c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
			data.temperatures.values[3],
 8001c70:	4b54      	ldr	r3, [pc, #336]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001c72:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
		};
 8001c76:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
			data.temperatures.values[4],
 8001c7a:	4b52      	ldr	r3, [pc, #328]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001c7c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
		};
 8001c80:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
			data.temperatures.values[5],
 8001c84:	4b4f      	ldr	r3, [pc, #316]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001c86:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
		};
 8001c8a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
			data.temperatures.values[6],
 8001c8e:	4b4d      	ldr	r3, [pc, #308]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001c90:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
		};
 8001c94:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
			data.temperatures.values[7]
 8001c98:	4b4a      	ldr	r3, [pc, #296]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001c9a:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
		};
 8001c9e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

		if(serial_tick < HAL_GetTick())
 8001ca2:	f004 fc61 	bl	8006568 <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	4b48      	ldr	r3, [pc, #288]	@ (8001dcc <_Z23start_comm_err_functionPv+0x260>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	bf8c      	ite	hi
 8001cb0:	2301      	movhi	r3, #1
 8001cb2:	2300      	movls	r3, #0
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d008      	beq.n	8001ccc <_Z23start_comm_err_functionPv+0x160>
		{
			serialPrint();
 8001cba:	f7ff fdc5 	bl	8001848 <_Z11serialPrintv>
			serial_tick = HAL_GetTick() + 500; //0.5s
 8001cbe:	f004 fc53 	bl	8006568 <HAL_GetTick>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001cc8:	4a40      	ldr	r2, [pc, #256]	@ (8001dcc <_Z23start_comm_err_functionPv+0x260>)
 8001cca:	6013      	str	r3, [r2, #0]
		}

		auto can_message_main_frame = PUTM_CAN::Can_tx_message<PUTM_CAN::BMS_LV_main>(can_message_main, PUTM_CAN::can_tx_header_BMS_LV_MAIN);
 8001ccc:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8001cd0:	f107 0308 	add.w	r3, r7, #8
 8001cd4:	4a3e      	ldr	r2, [pc, #248]	@ (8001dd0 <_Z23start_comm_err_functionPv+0x264>)
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff ff10 	bl	8001afc <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEEC1ERKS1_RK19CAN_TxHeaderTypeDef>
		auto can_message_temp_frame = PUTM_CAN::Can_tx_message<PUTM_CAN::BMS_LV_temperature>(can_message_temp, PUTM_CAN::can_tx_header_BMS_LV_TEMPERATURE);
 8001cdc:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001ce0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ce4:	4a3b      	ldr	r2, [pc, #236]	@ (8001dd4 <_Z23start_comm_err_functionPv+0x268>)
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff ff24 	bl	8001b34 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

		if(can_main_tick < HAL_GetTick())
 8001cec:	f004 fc3c 	bl	8006568 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	4b39      	ldr	r3, [pc, #228]	@ (8001dd8 <_Z23start_comm_err_functionPv+0x26c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	bf8c      	ite	hi
 8001cfa:	2301      	movhi	r3, #1
 8001cfc:	2300      	movls	r3, #0
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d018      	beq.n	8001d36 <_Z23start_comm_err_functionPv+0x1ca>
		{
			auto status_main = can_message_main_frame.send(hcan1);
 8001d04:	f107 0308 	add.w	r3, r7, #8
 8001d08:	4934      	ldr	r1, [pc, #208]	@ (8001ddc <_Z23start_comm_err_functionPv+0x270>)
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f000 fbf8 	bl	8002500 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER17CAN_HandleTypeDef>
 8001d10:	4603      	mov	r3, r0
 8001d12:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			can_main_tick = HAL_GetTick() + 40; //0.04s
 8001d16:	f004 fc27 	bl	8006568 <HAL_GetTick>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	3328      	adds	r3, #40	@ 0x28
 8001d1e:	4a2e      	ldr	r2, [pc, #184]	@ (8001dd8 <_Z23start_comm_err_functionPv+0x26c>)
 8001d20:	6013      	str	r3, [r2, #0]
			//If sending was successful -> CanError = 0, if sending failed -> CanError = 1
			data.CanError = (status_main == 0) ? 0 : 1;
 8001d22:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	bf14      	ite	ne
 8001d2a:	2301      	movne	r3, #1
 8001d2c:	2300      	moveq	r3, #0
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	4b24      	ldr	r3, [pc, #144]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001d32:	f883 22a7 	strb.w	r2, [r3, #679]	@ 0x2a7
		}


		if(can_temp_tick < HAL_GetTick())
 8001d36:	f004 fc17 	bl	8006568 <HAL_GetTick>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	4b28      	ldr	r3, [pc, #160]	@ (8001de0 <_Z23start_comm_err_functionPv+0x274>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	bf8c      	ite	hi
 8001d44:	2301      	movhi	r3, #1
 8001d46:	2300      	movls	r3, #0
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d018      	beq.n	8001d80 <_Z23start_comm_err_functionPv+0x214>
		{
			auto status_temp = can_message_temp_frame.send(hcan1);
 8001d4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d52:	4922      	ldr	r1, [pc, #136]	@ (8001ddc <_Z23start_comm_err_functionPv+0x270>)
 8001d54:	4618      	mov	r0, r3
 8001d56:	f000 fbe7 	bl	8002528 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER17CAN_HandleTypeDef>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
			can_temp_tick = HAL_GetTick() + 200; //0.2s
 8001d60:	f004 fc02 	bl	8006568 <HAL_GetTick>
 8001d64:	4603      	mov	r3, r0
 8001d66:	33c8      	adds	r3, #200	@ 0xc8
 8001d68:	4a1d      	ldr	r2, [pc, #116]	@ (8001de0 <_Z23start_comm_err_functionPv+0x274>)
 8001d6a:	6013      	str	r3, [r2, #0]
			//If sending was successful -> CanError = 0, if sending failed -> CanError = 1
			data.CanError = (status_temp == 0) ? 0 : 1;
 8001d6c:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	bf14      	ite	ne
 8001d74:	2301      	movne	r3, #1
 8001d76:	2300      	moveq	r3, #0
 8001d78:	b2da      	uxtb	r2, r3
 8001d7a:	4b12      	ldr	r3, [pc, #72]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001d7c:	f883 22a7 	strb.w	r2, [r3, #679]	@ 0x2a7
		}


		//if error check shouldn't always be on, use this code (charging wire overwrites error)
	    if(data.ErrorDetection) //error check is on
 8001d80:	4b10      	ldr	r3, [pc, #64]	@ (8001dc4 <_Z23start_comm_err_functionPv+0x258>)
 8001d82:	f893 32a6 	ldrb.w	r3, [r3, #678]	@ 0x2a6
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d004      	beq.n	8001d94 <_Z23start_comm_err_functionPv+0x228>
		{
			error_check();
 8001d8a:	f7ff fc45 	bl	8001618 <_Z11error_checkv>
			error_execute();
 8001d8e:	f7ff fcaf 	bl	80016f0 <_Z13error_executev>
 8001d92:	e012      	b.n	8001dba <_Z23start_comm_err_functionPv+0x24e>
		}
		else //error check is off
		{
			if(HAL_GPIO_ReadPin(EFUSE_GPIO_Port, EFUSE_Pin) == GPIO_PIN_RESET)
 8001d94:	2104      	movs	r1, #4
 8001d96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d9a:	f007 fcbb 	bl	8009714 <HAL_GPIO_ReadPin>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	bf0c      	ite	eq
 8001da4:	2301      	moveq	r3, #1
 8001da6:	2300      	movne	r3, #0
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d005      	beq.n	8001dba <_Z23start_comm_err_functionPv+0x24e>
			{
				HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_SET);
 8001dae:	2201      	movs	r2, #1
 8001db0:	2104      	movs	r1, #4
 8001db2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001db6:	f007 fcc5 	bl	8009744 <HAL_GPIO_WritePin>
			}
		}

		//if error check should always be on, use this code (charging wire doesn't overwrite error)
		error_check();
 8001dba:	f7ff fc2d 	bl	8001618 <_Z11error_checkv>
		error_execute();
 8001dbe:	f7ff fc97 	bl	80016f0 <_Z13error_executev>
	}
 8001dc2:	e6dd      	b.n	8001b80 <_Z23start_comm_err_functionPv+0x14>
 8001dc4:	20000b84 	.word	0x20000b84
 8001dc8:	200005b4 	.word	0x200005b4
 8001dcc:	200005a8 	.word	0x200005a8
 8001dd0:	08018d14 	.word	0x08018d14
 8001dd4:	08018d2c 	.word	0x08018d2c
 8001dd8:	200005ac 	.word	0x200005ac
 8001ddc:	200011bc 	.word	0x200011bc
 8001de0:	200005b0 	.word	0x200005b0

08001de4 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc>:
    char_traits<_CharT>::
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
      std::size_t __i = 0;
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
      while (!eq(__p[__i], char_type()))
 8001df0:	e002      	b.n	8001df8 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc+0x14>
        ++__i;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	3301      	adds	r3, #1
 8001df6:	60fb      	str	r3, [r7, #12]
      while (!eq(__p[__i], char_type()))
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	2200      	movs	r2, #0
 8001e00:	72fa      	strb	r2, [r7, #11]
 8001e02:	f107 020b 	add.w	r2, r7, #11
 8001e06:	4611      	mov	r1, r2
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f000 fba1 	bl	8002550 <_ZN9__gnu_cxx11char_traitsIcE2eqERKcS3_>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	f083 0301 	eor.w	r3, r3, #1
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d1eb      	bne.n	8001df2 <_ZN9__gnu_cxx11char_traitsIcE6lengthEPKc+0xe>
      return __i;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
    }
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3710      	adds	r7, #16
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>:
namespace __detail
{
  // Generic implementation for arbitrary bases.
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR unsigned
    __to_chars_len(_Tp __value, int __base = 10) noexcept
 8001e24:	b480      	push	{r7}
 8001e26:	b087      	sub	sp, #28
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	6039      	str	r1, [r7, #0]
    {
      static_assert(is_integral<_Tp>::value, "implementation bug");
      static_assert(is_unsigned<_Tp>::value, "implementation bug");

      unsigned __n = 1;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	617b      	str	r3, [r7, #20]
      const unsigned __b2 = __base  * __base;
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	fb03 f303 	mul.w	r3, r3, r3
 8001e38:	613b      	str	r3, [r7, #16]
      const unsigned __b3 = __b2 * __base;
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	fb02 f303 	mul.w	r3, r2, r3
 8001e42:	60fb      	str	r3, [r7, #12]
      const unsigned long __b4 = __b3 * __base;
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	fb02 f303 	mul.w	r3, r2, r3
 8001e4c:	60bb      	str	r3, [r7, #8]
      for (;;)
	{
	  if (__value < (unsigned)__base) return __n;
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d201      	bcs.n	8001e5a <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x36>
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	e01d      	b.n	8001e96 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b2) return __n + 1;
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d202      	bcs.n	8001e68 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x44>
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	3301      	adds	r3, #1
 8001e66:	e016      	b.n	8001e96 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b3) return __n + 2;
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d202      	bcs.n	8001e76 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x52>
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	3302      	adds	r3, #2
 8001e74:	e00f      	b.n	8001e96 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  if (__value < __b4) return __n + 3;
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d202      	bcs.n	8001e84 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x60>
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	3303      	adds	r3, #3
 8001e82:	e008      	b.n	8001e96 <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x72>
	  __value /= __b4;
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e8c:	607b      	str	r3, [r7, #4]
	  __n += 4;
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	3304      	adds	r3, #4
 8001e92:	617b      	str	r3, [r7, #20]
	  if (__value < (unsigned)__base) return __n;
 8001e94:	e7db      	b.n	8001e4e <_ZNSt8__detail14__to_chars_lenIjEEjT_i+0x2a>
	}
    }
 8001e96:	4618      	mov	r0, r3
 8001e98:	371c      	adds	r7, #28
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
	...

08001ea4 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>:
  // Write an unsigned integer value to the range [first,first+len).
  // The caller is required to provide a buffer of exactly the right size
  // (which can be determined by the __to_chars_len function).
  template<typename _Tp>
    void
    __to_chars_10_impl(char* __first, unsigned __len, _Tp __val) noexcept
 8001ea4:	b480      	push	{r7}
 8001ea6:	b089      	sub	sp, #36	@ 0x24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
	"0001020304050607080910111213141516171819"
	"2021222324252627282930313233343536373839"
	"4041424344454647484950515253545556575859"
	"6061626364656667686970717273747576777879"
	"8081828384858687888990919293949596979899";
      unsigned __pos = __len - 1;
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8001eb6:	e024      	b.n	8001f02 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x5e>
	{
	  auto const __num = (__val % 100) * 2;
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	4b23      	ldr	r3, [pc, #140]	@ (8001f48 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 8001ebc:	fba3 1302 	umull	r1, r3, r3, r2
 8001ec0:	095b      	lsrs	r3, r3, #5
 8001ec2:	2164      	movs	r1, #100	@ 0x64
 8001ec4:	fb01 f303 	mul.w	r3, r1, r3
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	617b      	str	r3, [r7, #20]
	  __val /= 100;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8001f48 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa4>)
 8001ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ed6:	095b      	lsrs	r3, r3, #5
 8001ed8:	607b      	str	r3, [r7, #4]
	  __first[__pos] = __digits[__num + 1];
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	1c5a      	adds	r2, r3, #1
 8001ede:	68f9      	ldr	r1, [r7, #12]
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	440b      	add	r3, r1
 8001ee4:	4919      	ldr	r1, [pc, #100]	@ (8001f4c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001ee6:	5c8a      	ldrb	r2, [r1, r2]
 8001ee8:	701a      	strb	r2, [r3, #0]
	  __first[__pos - 1] = __digits[__num];
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	3b01      	subs	r3, #1
 8001eee:	68fa      	ldr	r2, [r7, #12]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	4916      	ldr	r1, [pc, #88]	@ (8001f4c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001ef4:	697a      	ldr	r2, [r7, #20]
 8001ef6:	440a      	add	r2, r1
 8001ef8:	7812      	ldrb	r2, [r2, #0]
 8001efa:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	3b02      	subs	r3, #2
 8001f00:	61fb      	str	r3, [r7, #28]
      while (__val >= 100)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2b63      	cmp	r3, #99	@ 0x63
 8001f06:	d8d7      	bhi.n	8001eb8 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x14>
	}
      if (__val >= 10)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2b09      	cmp	r3, #9
 8001f0c:	d910      	bls.n	8001f30 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x8c>
	{
	  auto const __num = __val * 2;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	61bb      	str	r3, [r7, #24]
	  __first[1] = __digits[__num + 1];
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	1c5a      	adds	r2, r3, #1
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	490b      	ldr	r1, [pc, #44]	@ (8001f4c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001f1e:	5c8a      	ldrb	r2, [r1, r2]
 8001f20:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__num];
 8001f22:	4a0a      	ldr	r2, [pc, #40]	@ (8001f4c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0xa8>)
 8001f24:	69bb      	ldr	r3, [r7, #24]
 8001f26:	4413      	add	r3, r2
 8001f28:	781a      	ldrb	r2, [r3, #0]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	701a      	strb	r2, [r3, #0]
	}
      else
	__first[0] = '0' + __val;
    }
 8001f2e:	e005      	b.n	8001f3c <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_+0x98>
	__first[0] = '0' + __val;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	3330      	adds	r3, #48	@ 0x30
 8001f36:	b2da      	uxtb	r2, r3
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	701a      	strb	r2, [r3, #0]
    }
 8001f3c:	bf00      	nop
 8001f3e:	3724      	adds	r7, #36	@ 0x24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	51eb851f 	.word	0x51eb851f
 8001f4c:	08018d44 	.word	0x08018d44

08001f50 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj40EE5beginEv>:
      { std::swap_ranges(begin(), end(), __other.begin()); }

      // Iterators.
      [[__gnu__::__const__, __nodiscard__]]
      _GLIBCXX17_CONSTEXPR iterator
      begin() noexcept
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f000 fb0d 	bl	8002578 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj40EE4dataEv>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	4618      	mov	r0, r3
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj40EE3endEv>:
      begin() const noexcept
      { return const_iterator(data()); }

      [[__gnu__::__const__, __nodiscard__]]
      _GLIBCXX17_CONSTEXPR iterator
      end() noexcept
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f000 fb01 	bl	8002578 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj40EE4dataEv>
 8001f76:	4603      	mov	r3, r0
 8001f78:	33a0      	adds	r3, #160	@ 0xa0
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
	...

08001f84 <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i>:
    __to_chars_i(char* __first, char* __last, _Tp __value, int __base = 10)
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b088      	sub	sp, #32
 8001f88:	af02      	add	r7, sp, #8
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
 8001f90:	603b      	str	r3, [r7, #0]
      __glibcxx_assert(2 <= __base && __base <= 36);
 8001f92:	f7ff fa2f 	bl	80013f4 <_ZSt23__is_constant_evaluatedv>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d007      	beq.n	8001fac <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0x28>
 8001f9c:	6a3b      	ldr	r3, [r7, #32]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	dd02      	ble.n	8001fa8 <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0x24>
 8001fa2:	6a3b      	ldr	r3, [r7, #32]
 8001fa4:	2b24      	cmp	r3, #36	@ 0x24
 8001fa6:	dd01      	ble.n	8001fac <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0x28>
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e000      	b.n	8001fae <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0x2a>
 8001fac:	2300      	movs	r3, #0
 8001fae:	2b00      	cmp	r3, #0
      _Up __unsigned_val = __value;
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	617b      	str	r3, [r7, #20]
      if (__first == __last) [[__unlikely__]]
 8001fb4:	68ba      	ldr	r2, [r7, #8]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d106      	bne.n	8001fca <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0x46>
	return { __last, errc::value_too_large };
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	687a      	ldr	r2, [r7, #4]
 8001fc0:	601a      	str	r2, [r3, #0]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	228b      	movs	r2, #139	@ 0x8b
 8001fc6:	605a      	str	r2, [r3, #4]
 8001fc8:	e063      	b.n	8002092 <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0x10e>
      if (__value == 0)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d10a      	bne.n	8001fe6 <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0x62>
	  *__first = '0';
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	2230      	movs	r2, #48	@ 0x30
 8001fd4:	701a      	strb	r2, [r3, #0]
	  return { __first + 1, errc{} };
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	1c5a      	adds	r2, r3, #1
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	605a      	str	r2, [r3, #4]
 8001fe4:	e055      	b.n	8002092 <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0x10e>
	if (__value < 0)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	da07      	bge.n	8001ffc <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0x78>
	    *__first++ = '-';
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	1c5a      	adds	r2, r3, #1
 8001ff0:	60ba      	str	r2, [r7, #8]
 8001ff2:	222d      	movs	r2, #45	@ 0x2d
 8001ff4:	701a      	strb	r2, [r3, #0]
	    __unsigned_val = _Up(~__value) + _Up(1);
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	425b      	negs	r3, r3
 8001ffa:	617b      	str	r3, [r7, #20]
      switch (__base)
 8001ffc:	6a3b      	ldr	r3, [r7, #32]
 8001ffe:	3b02      	subs	r3, #2
 8002000:	2b0e      	cmp	r3, #14
 8002002:	d83d      	bhi.n	8002080 <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0xfc>
 8002004:	a201      	add	r2, pc, #4	@ (adr r2, 800200c <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0x88>)
 8002006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800200a:	bf00      	nop
 800200c:	08002073 	.word	0x08002073
 8002010:	08002081 	.word	0x08002081
 8002014:	08002081 	.word	0x08002081
 8002018:	08002081 	.word	0x08002081
 800201c:	08002081 	.word	0x08002081
 8002020:	08002081 	.word	0x08002081
 8002024:	08002065 	.word	0x08002065
 8002028:	08002081 	.word	0x08002081
 800202c:	08002057 	.word	0x08002057
 8002030:	08002081 	.word	0x08002081
 8002034:	08002081 	.word	0x08002081
 8002038:	08002081 	.word	0x08002081
 800203c:	08002081 	.word	0x08002081
 8002040:	08002081 	.word	0x08002081
 8002044:	08002049 	.word	0x08002049
	return __detail::__to_chars_16(__first, __last, __unsigned_val);
 8002048:	68f8      	ldr	r0, [r7, #12]
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	68b9      	ldr	r1, [r7, #8]
 8002050:	f000 faac 	bl	80025ac <_ZNSt8__detail13__to_chars_16IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_>
 8002054:	e01d      	b.n	8002092 <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0x10e>
	return __detail::__to_chars_10(__first, __last, __unsigned_val);
 8002056:	68f8      	ldr	r0, [r7, #12]
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	687a      	ldr	r2, [r7, #4]
 800205c:	68b9      	ldr	r1, [r7, #8]
 800205e:	f000 fb1d 	bl	800269c <_ZNSt8__detail13__to_chars_10IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_>
 8002062:	e016      	b.n	8002092 <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0x10e>
	return __detail::__to_chars_8(__first, __last, __unsigned_val);
 8002064:	68f8      	ldr	r0, [r7, #12]
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	68b9      	ldr	r1, [r7, #8]
 800206c:	f000 fb48 	bl	8002700 <_ZNSt8__detail12__to_chars_8IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_>
 8002070:	e00f      	b.n	8002092 <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0x10e>
	return __detail::__to_chars_2(__first, __last, __unsigned_val);
 8002072:	68f8      	ldr	r0, [r7, #12]
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	68b9      	ldr	r1, [r7, #8]
 800207a:	f000 fbbb 	bl	80027f4 <_ZNSt8__detail12__to_chars_2IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_>
 800207e:	e008      	b.n	8002092 <_ZSt12__to_chars_iIiENSt9enable_ifIXsrSt5__or_IJS1_IJSt7is_sameINSt9remove_cvIT_E4typeEaES2_IS6_sES2_IS6_iES2_IS6_lES2_IS6_xEEES1_IJS2_IS6_hES2_IS6_tES2_IS6_jES2_IS6_mES2_IS6_yEEES2_IcS6_EEE5valueESt15to_chars_resultE4typeEPcSO_S4_i+0x10e>
	return __detail::__to_chars(__first, __last, __unsigned_val, __base);
 8002080:	68f8      	ldr	r0, [r7, #12]
 8002082:	6a3b      	ldr	r3, [r7, #32]
 8002084:	9300      	str	r3, [sp, #0]
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	68b9      	ldr	r1, [r7, #8]
 800208c:	f000 fbf8 	bl	8002880 <_ZNSt8__detail10__to_charsIjEESt15to_chars_resultPcS2_T_i>
 8002090:	bf00      	nop
    }
 8002092:	68f8      	ldr	r0, [r7, #12]
 8002094:	3718      	adds	r7, #24
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop

0800209c <_ZN3etl7ivectorI15Error_conditionED1Ev>:
  /// The base class for specifically sized vectors.
  /// Can be used as a reference type for all vectors containing a specific type.
  ///\ingroup vector
  //***************************************************************************
  template <typename T>
  class ivector : public etl::vector_base
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff f9de 	bl	8001468 <_ZN3etl11vector_baseD1Ev>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4618      	mov	r0, r3
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <_ZN3etl6vectorI15Error_conditionLj8EEC1Ev>:
    static const size_t MAX_SIZE = MAX_SIZE_;

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector()
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b082      	sub	sp, #8
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
      : etl::ivector<T>(reinterpret_cast<T*>(&buffer), MAX_SIZE)
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	330c      	adds	r3, #12
 80020c4:	2208      	movs	r2, #8
 80020c6:	4619      	mov	r1, r3
 80020c8:	f000 fc30 	bl	800292c <_ZN3etl7ivectorI15Error_conditionEC1EPS1_j>
    {
      this->initialise();
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f000 fc42 	bl	8002958 <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>
    }
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4618      	mov	r0, r3
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <_ZN3etl6vectorI15Error_conditionLj8EED1Ev>:
#endif

    //*************************************************************************
    /// Destructor.
    //*************************************************************************
    ~vector()
 80020de:	b580      	push	{r7, lr}
 80020e0:	b082      	sub	sp, #8
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
    {
      this->clear();
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f000 fc49 	bl	8002980 <_ZN3etl7ivectorI15Error_conditionE5clearEv>
    }
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff ffd3 	bl	800209c <_ZN3etl7ivectorI15Error_conditionED1Ev>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4618      	mov	r0, r3
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <_ZN3etl7ivectorI15Error_conditionE12emplace_backIJRS1_EEEvDpOT_>:
    void emplace_back(Args && ... args)
 8002100:	b590      	push	{r4, r7, lr}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
      ::new (p_end) T(etl::forward<Args>(args)...);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	4619      	mov	r1, r3
 8002110:	2004      	movs	r0, #4
 8002112:	f7ff f977 	bl	8001404 <_ZnwjPv>
 8002116:	4604      	mov	r4, r0
 8002118:	6838      	ldr	r0, [r7, #0]
 800211a:	f000 fc3c 	bl	8002996 <_ZN3etl7forwardIR15Error_conditionEEOT_RNS_16remove_referenceIS3_E4typeE>
 800211e:	4603      	mov	r3, r0
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	6023      	str	r3, [r4, #0]
      ++p_end;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	1d1a      	adds	r2, r3, #4
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	609a      	str	r2, [r3, #8]
    }
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	bd90      	pop	{r4, r7, pc}

08002136 <_ZNK3etl7ivectorI15Error_conditionE5emptyEv>:
    bool empty() const
 8002136:	b480      	push	{r7}
 8002138:	b083      	sub	sp, #12
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
      return (p_end == p_buffer);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	689a      	ldr	r2, [r3, #8]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	429a      	cmp	r2, r3
 8002148:	bf0c      	ite	eq
 800214a:	2301      	moveq	r3, #1
 800214c:	2300      	movne	r3, #0
 800214e:	b2db      	uxtb	r3, r3
    }
 8002150:	4618      	mov	r0, r3
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <_ZN12embeddedjson4JsonILj1024EE13static_vectorIcLj1024EEC1Ev>:
  inline constexpr static_vector() : write_index{0} {}
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	601a      	str	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4618      	mov	r0, r3
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <_ZN12embeddedjson4JsonILj1024EE13static_vectorIcLj1024EED1Ev>:
  inline ~static_vector() {}
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4618      	mov	r0, r3
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr

0800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>:
  append_char('\n');
  return std::make_pair(json_str.data(), json_str.size());
}

template <std::size_t U>
inline void Json<U>::append_char(const char c) {
 800218e:	b580      	push	{r7, lr}
 8002190:	b082      	sub	sp, #8
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
 8002196:	460b      	mov	r3, r1
 8002198:	70fb      	strb	r3, [r7, #3]
  json_str.push_back(c);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	78fa      	ldrb	r2, [r7, #3]
 800219e:	4611      	mov	r1, r2
 80021a0:	4618      	mov	r0, r3
 80021a2:	f000 fc03 	bl	80029ac <_ZN12embeddedjson4JsonILj1024EE13static_vectorIcLj1024EE9push_backEc>
}
 80021a6:	bf00      	nop
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <_ZN12embeddedjson4JsonILj1024EED1Ev>:
inline Json<U>::~Json() {}
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b082      	sub	sp, #8
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f7ff ffdd 	bl	8002178 <_ZN12embeddedjson4JsonILj1024EE13static_vectorIcLj1024EED1Ev>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4618      	mov	r0, r3
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1EPKc>:
      { }

      constexpr basic_string_view(const basic_string_view&) noexcept = default;

      __attribute__((__nonnull__)) constexpr
      basic_string_view(const _CharT* __str) noexcept
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	6039      	str	r1, [r7, #0]
      : _M_len{traits_type::length(__str)},
 80021d2:	6838      	ldr	r0, [r7, #0]
 80021d4:	f7ff f922 	bl	800141c <_ZNSt11char_traitsIcE6lengthEPKc>
 80021d8:	4602      	mov	r2, r0
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	601a      	str	r2, [r3, #0]
	_M_str{__str}
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	683a      	ldr	r2, [r7, #0]
 80021e2:	605a      	str	r2, [r3, #4]
      { }
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4618      	mov	r0, r3
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <_ZN12embeddedjson4JsonILj1024EE3addIPKcEEvSt17basic_string_viewIcSt11char_traitsIcEET_>:
inline void Json<U>::add(const std::string_view key, const T value) {
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b086      	sub	sp, #24
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	60f8      	str	r0, [r7, #12]
 80021f6:	1d38      	adds	r0, r7, #4
 80021f8:	e880 0006 	stmia.w	r0, {r1, r2}
 80021fc:	603b      	str	r3, [r7, #0]
  append_key_prefix(key);
 80021fe:	1d3b      	adds	r3, r7, #4
 8002200:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002204:	68f8      	ldr	r0, [r7, #12]
 8002206:	f000 fbf3 	bl	80029f0 <_ZN12embeddedjson4JsonILj1024EE17append_key_prefixESt17basic_string_viewIcSt11char_traitsIcEE>
  append_string(convert_to_chars(value));
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	bf14      	ite	ne
 8002210:	2301      	movne	r3, #1
 8002212:	2300      	moveq	r3, #0
 8002214:	b2da      	uxtb	r2, r3
 8002216:	f107 0310 	add.w	r3, r7, #16
 800221a:	68f9      	ldr	r1, [r7, #12]
 800221c:	4618      	mov	r0, r3
 800221e:	f000 fc37 	bl	8002a90 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEb>
 8002222:	f107 0310 	add.w	r3, r7, #16
 8002226:	e893 0006 	ldmia.w	r3, {r1, r2}
 800222a:	68f8      	ldr	r0, [r7, #12]
 800222c:	f000 fc09 	bl	8002a42 <_ZN12embeddedjson4JsonILj1024EE13append_stringESt17basic_string_viewIcSt11char_traitsIcEE>
}
 8002230:	bf00      	nop
 8002232:	3718      	adds	r7, #24
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <_ZN12embeddedjson4JsonILj1024EE3addIhEEvSt17basic_string_viewIcSt11char_traitsIcEET_>:
inline void Json<U>::add(const std::string_view key, const T value) {
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	1d38      	adds	r0, r7, #4
 8002242:	e880 0006 	stmia.w	r0, {r1, r2}
 8002246:	70fb      	strb	r3, [r7, #3]
  append_key_prefix(key);
 8002248:	1d3b      	adds	r3, r7, #4
 800224a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800224e:	68f8      	ldr	r0, [r7, #12]
 8002250:	f000 fbce 	bl	80029f0 <_ZN12embeddedjson4JsonILj1024EE17append_key_prefixESt17basic_string_viewIcSt11char_traitsIcEE>
  append_string(convert_to_chars(value));
 8002254:	78fa      	ldrb	r2, [r7, #3]
 8002256:	f107 0310 	add.w	r3, r7, #16
 800225a:	68f9      	ldr	r1, [r7, #12]
 800225c:	4618      	mov	r0, r3
 800225e:	f000 fc31 	bl	8002ac4 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEi>
 8002262:	f107 0310 	add.w	r3, r7, #16
 8002266:	e893 0006 	ldmia.w	r3, {r1, r2}
 800226a:	68f8      	ldr	r0, [r7, #12]
 800226c:	f000 fbe9 	bl	8002a42 <_ZN12embeddedjson4JsonILj1024EE13append_stringESt17basic_string_viewIcSt11char_traitsIcEE>
}
 8002270:	bf00      	nop
 8002272:	3718      	adds	r7, #24
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <_ZN12embeddedjson4JsonILj1024EE3addIfEEvSt17basic_string_viewIcSt11char_traitsIcEET_>:
inline void Json<U>::add(const std::string_view key, const T value) {
 8002278:	b580      	push	{r7, lr}
 800227a:	b086      	sub	sp, #24
 800227c:	af00      	add	r7, sp, #0
 800227e:	60f8      	str	r0, [r7, #12]
 8002280:	1d3b      	adds	r3, r7, #4
 8002282:	e883 0006 	stmia.w	r3, {r1, r2}
 8002286:	ed87 0a00 	vstr	s0, [r7]
  append_key_prefix(key);
 800228a:	1d3b      	adds	r3, r7, #4
 800228c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002290:	68f8      	ldr	r0, [r7, #12]
 8002292:	f000 fbad 	bl	80029f0 <_ZN12embeddedjson4JsonILj1024EE17append_key_prefixESt17basic_string_viewIcSt11char_traitsIcEE>
  append_string(convert_to_chars(value));
 8002296:	f107 0310 	add.w	r3, r7, #16
 800229a:	ed97 0a00 	vldr	s0, [r7]
 800229e:	68f9      	ldr	r1, [r7, #12]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f000 fc39 	bl	8002b18 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEf>
 80022a6:	f107 0310 	add.w	r3, r7, #16
 80022aa:	e893 0006 	ldmia.w	r3, {r1, r2}
 80022ae:	68f8      	ldr	r0, [r7, #12]
 80022b0:	f000 fbc7 	bl	8002a42 <_ZN12embeddedjson4JsonILj1024EE13append_stringESt17basic_string_viewIcSt11char_traitsIcEE>
}
 80022b4:	bf00      	nop
 80022b6:	3718      	adds	r7, #24
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <_ZN12embeddedjson4JsonILj1024EE3addI13GPIO_PinStateEEvSt17basic_string_viewIcSt11char_traitsIcEET_>:
inline void Json<U>::add(const std::string_view key, const T value) {
 80022bc:	b580      	push	{r7, lr}
 80022be:	b086      	sub	sp, #24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	1d38      	adds	r0, r7, #4
 80022c6:	e880 0006 	stmia.w	r0, {r1, r2}
 80022ca:	70fb      	strb	r3, [r7, #3]
  append_key_prefix(key);
 80022cc:	1d3b      	adds	r3, r7, #4
 80022ce:	e893 0006 	ldmia.w	r3, {r1, r2}
 80022d2:	68f8      	ldr	r0, [r7, #12]
 80022d4:	f000 fb8c 	bl	80029f0 <_ZN12embeddedjson4JsonILj1024EE17append_key_prefixESt17basic_string_viewIcSt11char_traitsIcEE>
  append_string(convert_to_chars(value));
 80022d8:	78fa      	ldrb	r2, [r7, #3]
 80022da:	f107 0310 	add.w	r3, r7, #16
 80022de:	68f9      	ldr	r1, [r7, #12]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f000 fbef 	bl	8002ac4 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEi>
 80022e6:	f107 0310 	add.w	r3, r7, #16
 80022ea:	e893 0006 	ldmia.w	r3, {r1, r2}
 80022ee:	68f8      	ldr	r0, [r7, #12]
 80022f0:	f000 fba7 	bl	8002a42 <_ZN12embeddedjson4JsonILj1024EE13append_stringESt17basic_string_viewIcSt11char_traitsIcEE>
}
 80022f4:	bf00      	nop
 80022f6:	3718      	adds	r7, #24
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <_ZN12embeddedjson4JsonILj1024EE3addIbEEvSt17basic_string_viewIcSt11char_traitsIcEET_>:
inline void Json<U>::add(const std::string_view key, const T value) {
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	1d38      	adds	r0, r7, #4
 8002306:	e880 0006 	stmia.w	r0, {r1, r2}
 800230a:	70fb      	strb	r3, [r7, #3]
  append_key_prefix(key);
 800230c:	1d3b      	adds	r3, r7, #4
 800230e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002312:	68f8      	ldr	r0, [r7, #12]
 8002314:	f000 fb6c 	bl	80029f0 <_ZN12embeddedjson4JsonILj1024EE17append_key_prefixESt17basic_string_viewIcSt11char_traitsIcEE>
  append_string(convert_to_chars(value));
 8002318:	f107 0310 	add.w	r3, r7, #16
 800231c:	78fa      	ldrb	r2, [r7, #3]
 800231e:	68f9      	ldr	r1, [r7, #12]
 8002320:	4618      	mov	r0, r3
 8002322:	f000 fbb5 	bl	8002a90 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEb>
 8002326:	f107 0310 	add.w	r3, r7, #16
 800232a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800232e:	68f8      	ldr	r0, [r7, #12]
 8002330:	f000 fb87 	bl	8002a42 <_ZN12embeddedjson4JsonILj1024EE13append_stringESt17basic_string_viewIcSt11char_traitsIcEE>
}
 8002334:	bf00      	nop
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <_ZNSt5arrayIfLj8EEixEj>:
      empty() const noexcept { return size() == 0; }

      // Element access.
      [[__nodiscard__]]
      _GLIBCXX17_CONSTEXPR reference
      operator[](size_type __n) noexcept
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return _AT_Type::_S_ref(_M_elems, __n);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6839      	ldr	r1, [r7, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f000 fc12 	bl	8002b74 <_ZNSt14__array_traitsIfLj8EE6_S_refERA8_Kfj>
 8002350:	4603      	mov	r3, r0
      }
 8002352:	4618      	mov	r0, r3
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}

0800235a <_ZN12embeddedjson4JsonILj1024EE3addIfLj8EEEvSt17basic_string_viewIcSt11char_traitsIcEERKSt5arrayIT_XT0_EE>:
inline void Json<U>::add(const std::string_view key, const std::array<T, S>& values) {
 800235a:	b580      	push	{r7, lr}
 800235c:	b08c      	sub	sp, #48	@ 0x30
 800235e:	af00      	add	r7, sp, #0
 8002360:	60f8      	str	r0, [r7, #12]
 8002362:	1d38      	adds	r0, r7, #4
 8002364:	e880 0006 	stmia.w	r0, {r1, r2}
 8002368:	603b      	str	r3, [r7, #0]
  bool array_empty = true;
 800236a:	2301      	movs	r3, #1
 800236c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  append_key_prefix(key);
 8002370:	1d3b      	adds	r3, r7, #4
 8002372:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 fb3a 	bl	80029f0 <_ZN12embeddedjson4JsonILj1024EE17append_key_prefixESt17basic_string_viewIcSt11char_traitsIcEE>
  append_char('[');
 800237c:	215b      	movs	r1, #91	@ 0x5b
 800237e:	68f8      	ldr	r0, [r7, #12]
 8002380:	f7ff ff05 	bl	800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>
  for (const auto& v : values) {
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	627b      	str	r3, [r7, #36]	@ 0x24
 8002388:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800238a:	f000 fc02 	bl	8002b92 <_ZNKSt5arrayIfLj8EE5beginEv>
 800238e:	62b8      	str	r0, [r7, #40]	@ 0x28
 8002390:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002392:	f000 fc0a 	bl	8002baa <_ZNKSt5arrayIfLj8EE3endEv>
 8002396:	6238      	str	r0, [r7, #32]
 8002398:	e022      	b.n	80023e0 <_ZN12embeddedjson4JsonILj1024EE3addIfLj8EEEvSt17basic_string_viewIcSt11char_traitsIcEERKSt5arrayIT_XT0_EE+0x86>
 800239a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800239c:	61fb      	str	r3, [r7, #28]
    if (array_empty) {
 800239e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d003      	beq.n	80023ae <_ZN12embeddedjson4JsonILj1024EE3addIfLj8EEEvSt17basic_string_viewIcSt11char_traitsIcEERKSt5arrayIT_XT0_EE+0x54>
      array_empty = false;
 80023a6:	2300      	movs	r3, #0
 80023a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80023ac:	e003      	b.n	80023b6 <_ZN12embeddedjson4JsonILj1024EE3addIfLj8EEEvSt17basic_string_viewIcSt11char_traitsIcEERKSt5arrayIT_XT0_EE+0x5c>
      append_char(',');
 80023ae:	212c      	movs	r1, #44	@ 0x2c
 80023b0:	68f8      	ldr	r0, [r7, #12]
 80023b2:	f7ff feec 	bl	800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>
    append_string(convert_to_chars(v));
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	edd3 7a00 	vldr	s15, [r3]
 80023bc:	f107 0314 	add.w	r3, r7, #20
 80023c0:	eeb0 0a67 	vmov.f32	s0, s15
 80023c4:	68f9      	ldr	r1, [r7, #12]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f000 fba6 	bl	8002b18 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEf>
 80023cc:	f107 0314 	add.w	r3, r7, #20
 80023d0:	e893 0006 	ldmia.w	r3, {r1, r2}
 80023d4:	68f8      	ldr	r0, [r7, #12]
 80023d6:	f000 fb34 	bl	8002a42 <_ZN12embeddedjson4JsonILj1024EE13append_stringESt17basic_string_viewIcSt11char_traitsIcEE>
  for (const auto& v : values) {
 80023da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023dc:	3304      	adds	r3, #4
 80023de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80023e2:	6a3b      	ldr	r3, [r7, #32]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d1d8      	bne.n	800239a <_ZN12embeddedjson4JsonILj1024EE3addIfLj8EEEvSt17basic_string_viewIcSt11char_traitsIcEERKSt5arrayIT_XT0_EE+0x40>
  append_char(']');
 80023e8:	215d      	movs	r1, #93	@ 0x5d
 80023ea:	68f8      	ldr	r0, [r7, #12]
 80023ec:	f7ff fecf 	bl	800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>
}
 80023f0:	bf00      	nop
 80023f2:	3730      	adds	r7, #48	@ 0x30
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <_ZNSt5arrayIfLj6EEixEj>:
      operator[](size_type __n) noexcept
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
	return _AT_Type::_S_ref(_M_elems, __n);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6839      	ldr	r1, [r7, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f000 fbdc 	bl	8002bc4 <_ZNSt14__array_traitsIfLj6EE6_S_refERA6_Kfj>
 800240c:	4603      	mov	r3, r0
      }
 800240e:	4618      	mov	r0, r3
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <_ZN12embeddedjson4JsonILj1024EE3addIfLj6EEEvSt17basic_string_viewIcSt11char_traitsIcEERKSt5arrayIT_XT0_EE>:
inline void Json<U>::add(const std::string_view key, const std::array<T, S>& values) {
 8002416:	b580      	push	{r7, lr}
 8002418:	b08c      	sub	sp, #48	@ 0x30
 800241a:	af00      	add	r7, sp, #0
 800241c:	60f8      	str	r0, [r7, #12]
 800241e:	1d38      	adds	r0, r7, #4
 8002420:	e880 0006 	stmia.w	r0, {r1, r2}
 8002424:	603b      	str	r3, [r7, #0]
  bool array_empty = true;
 8002426:	2301      	movs	r3, #1
 8002428:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  append_key_prefix(key);
 800242c:	1d3b      	adds	r3, r7, #4
 800242e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f000 fadc 	bl	80029f0 <_ZN12embeddedjson4JsonILj1024EE17append_key_prefixESt17basic_string_viewIcSt11char_traitsIcEE>
  append_char('[');
 8002438:	215b      	movs	r1, #91	@ 0x5b
 800243a:	68f8      	ldr	r0, [r7, #12]
 800243c:	f7ff fea7 	bl	800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>
  for (const auto& v : values) {
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	627b      	str	r3, [r7, #36]	@ 0x24
 8002444:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002446:	f000 fbcc 	bl	8002be2 <_ZNKSt5arrayIfLj6EE5beginEv>
 800244a:	62b8      	str	r0, [r7, #40]	@ 0x28
 800244c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800244e:	f000 fbd4 	bl	8002bfa <_ZNKSt5arrayIfLj6EE3endEv>
 8002452:	6238      	str	r0, [r7, #32]
 8002454:	e022      	b.n	800249c <_ZN12embeddedjson4JsonILj1024EE3addIfLj6EEEvSt17basic_string_viewIcSt11char_traitsIcEERKSt5arrayIT_XT0_EE+0x86>
 8002456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002458:	61fb      	str	r3, [r7, #28]
    if (array_empty) {
 800245a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800245e:	2b00      	cmp	r3, #0
 8002460:	d003      	beq.n	800246a <_ZN12embeddedjson4JsonILj1024EE3addIfLj6EEEvSt17basic_string_viewIcSt11char_traitsIcEERKSt5arrayIT_XT0_EE+0x54>
      array_empty = false;
 8002462:	2300      	movs	r3, #0
 8002464:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002468:	e003      	b.n	8002472 <_ZN12embeddedjson4JsonILj1024EE3addIfLj6EEEvSt17basic_string_viewIcSt11char_traitsIcEERKSt5arrayIT_XT0_EE+0x5c>
      append_char(',');
 800246a:	212c      	movs	r1, #44	@ 0x2c
 800246c:	68f8      	ldr	r0, [r7, #12]
 800246e:	f7ff fe8e 	bl	800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>
    append_string(convert_to_chars(v));
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	edd3 7a00 	vldr	s15, [r3]
 8002478:	f107 0314 	add.w	r3, r7, #20
 800247c:	eeb0 0a67 	vmov.f32	s0, s15
 8002480:	68f9      	ldr	r1, [r7, #12]
 8002482:	4618      	mov	r0, r3
 8002484:	f000 fb48 	bl	8002b18 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEf>
 8002488:	f107 0314 	add.w	r3, r7, #20
 800248c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002490:	68f8      	ldr	r0, [r7, #12]
 8002492:	f000 fad6 	bl	8002a42 <_ZN12embeddedjson4JsonILj1024EE13append_stringESt17basic_string_viewIcSt11char_traitsIcEE>
  for (const auto& v : values) {
 8002496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002498:	3304      	adds	r3, #4
 800249a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800249c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800249e:	6a3b      	ldr	r3, [r7, #32]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d1d8      	bne.n	8002456 <_ZN12embeddedjson4JsonILj1024EE3addIfLj6EEEvSt17basic_string_viewIcSt11char_traitsIcEERKSt5arrayIT_XT0_EE+0x40>
  append_char(']');
 80024a4:	215d      	movs	r1, #93	@ 0x5d
 80024a6:	68f8      	ldr	r0, [r7, #12]
 80024a8:	f7ff fe71 	bl	800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>
}
 80024ac:	bf00      	nop
 80024ae:	3730      	adds	r7, #48	@ 0x30
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <_ZN12embeddedjson4JsonILj1024EE14get_as_c_arrayEv>:
inline std::pair<const char*, std::size_t> Json<U>::get_as_c_array() {
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  append_char('}');
 80024be:	217d      	movs	r1, #125	@ 0x7d
 80024c0:	6838      	ldr	r0, [r7, #0]
 80024c2:	f7ff fe64 	bl	800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>
  append_char('\n');
 80024c6:	210a      	movs	r1, #10
 80024c8:	6838      	ldr	r0, [r7, #0]
 80024ca:	f7ff fe60 	bl	800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>
  return std::make_pair(json_str.data(), json_str.size());
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f000 fbb7 	bl	8002c44 <_ZN12embeddedjson4JsonILj1024EE13static_vectorIcLj1024EE4dataEv>
 80024d6:	4603      	mov	r3, r0
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	4618      	mov	r0, r3
 80024de:	f000 fbbf 	bl	8002c60 <_ZN12embeddedjson4JsonILj1024EE13static_vectorIcLj1024EE4sizeEv>
 80024e2:	4603      	mov	r3, r0
 80024e4:	60fb      	str	r3, [r7, #12]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f107 020c 	add.w	r2, r7, #12
 80024ec:	f107 0108 	add.w	r1, r7, #8
 80024f0:	4618      	mov	r0, r3
 80024f2:	f000 fbc1 	bl	8002c78 <_ZSt9make_pairIPKcjESt4pairINSt25__strip_reference_wrapperINSt5decayIT_E4typeEE6__typeENS3_INS4_IT0_E4typeEE6__typeEEOS5_OSA_>
 80024f6:	bf00      	nop
}
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	3710      	adds	r7, #16
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER17CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 800250a:	6879      	ldr	r1, [r7, #4]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f103 0218 	add.w	r2, r3, #24
 8002512:	4b04      	ldr	r3, [pc, #16]	@ (8002524 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER17CAN_HandleTypeDef+0x24>)
 8002514:	6838      	ldr	r0, [r7, #0]
 8002516:	f005 ffd0 	bl	80084ba <HAL_CAN_AddTxMessage>
 800251a:	4603      	mov	r3, r0
  }
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000ab4 	.word	0x20000ab4

08002528 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER17CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8002532:	6879      	ldr	r1, [r7, #4]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f103 0218 	add.w	r2, r3, #24
 800253a:	4b04      	ldr	r3, [pc, #16]	@ (800254c <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER17CAN_HandleTypeDef+0x24>)
 800253c:	6838      	ldr	r0, [r7, #0]
 800253e:	f005 ffbc 	bl	80084ba <HAL_CAN_AddTxMessage>
 8002542:	4603      	mov	r3, r0
  }
 8002544:	4618      	mov	r0, r3
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	20000ab8 	.word	0x20000ab8

08002550 <_ZN9__gnu_cxx11char_traitsIcE2eqERKcS3_>:
      eq(const char_type& __c1, const char_type& __c2)
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
      { return __c1 == __c2; }
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	781a      	ldrb	r2, [r3, #0]
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	429a      	cmp	r2, r3
 8002564:	bf0c      	ite	eq
 8002566:	2301      	moveq	r3, #1
 8002568:	2300      	movne	r3, #0
 800256a:	b2db      	uxtb	r3, r3
 800256c:	4618      	mov	r0, r3
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj40EE4dataEv>:
 	           : _AT_Type::_S_ref(_M_elems, 0);
      }

      [[__gnu__::__const__, __nodiscard__]]
      _GLIBCXX17_CONSTEXPR pointer
      data() noexcept
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4618      	mov	r0, r3
 8002584:	f000 fb8f 	bl	8002ca6 <_ZNSt14__array_traitsIPN8PUTM_CAN11Device_baseELj40EE6_S_ptrERA40_KS2_>
 8002588:	4603      	mov	r3, r0
 800258a:	4618      	mov	r0, r3
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <_ZNSt8__detail16__to_chars_len_2IjEEjT_>:
    __to_chars_len_2(_Tp __value) noexcept
 8002592:	b580      	push	{r7, lr}
 8002594:	b082      	sub	sp, #8
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
    { return std::__bit_width(__value); }
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f000 fb8e 	bl	8002cbc <_ZSt11__bit_widthIjET_S0_>
 80025a0:	4603      	mov	r3, r0
 80025a2:	4618      	mov	r0, r3
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
	...

080025ac <_ZNSt8__detail13__to_chars_16IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_>:
    __to_chars_16(char* __first, char* __last, _Tp __val) noexcept
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b088      	sub	sp, #32
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
 80025b8:	603b      	str	r3, [r7, #0]
      const unsigned __len = (__to_chars_len_2(__val) + 3) / 4;
 80025ba:	6838      	ldr	r0, [r7, #0]
 80025bc:	f7ff ffe9 	bl	8002592 <_ZNSt8__detail16__to_chars_len_2IjEEjT_>
 80025c0:	4603      	mov	r3, r0
 80025c2:	3303      	adds	r3, #3
 80025c4:	089b      	lsrs	r3, r3, #2
 80025c6:	61bb      	str	r3, [r7, #24]
      if (__builtin_expect((__last - __first) < __len, 0))
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	461a      	mov	r2, r3
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	4293      	cmp	r3, r2
 80025d4:	bf8c      	ite	hi
 80025d6:	2301      	movhi	r3, #1
 80025d8:	2300      	movls	r3, #0
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d006      	beq.n	80025ee <_ZNSt8__detail13__to_chars_16IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0x42>
	  __res.ptr = __last;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	601a      	str	r2, [r3, #0]
	  __res.ec = errc::value_too_large;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	228b      	movs	r2, #139	@ 0x8b
 80025ea:	605a      	str	r2, [r3, #4]
	  return __res;
 80025ec:	e04f      	b.n	800268e <_ZNSt8__detail13__to_chars_16IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0xe2>
      unsigned __pos = __len - 1;
 80025ee:	69bb      	ldr	r3, [r7, #24]
 80025f0:	3b01      	subs	r3, #1
 80025f2:	61fb      	str	r3, [r7, #28]
      while (__val >= 0x100)
 80025f4:	e021      	b.n	800263a <_ZNSt8__detail13__to_chars_16IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0x8e>
	  auto __num = __val & 0xF;
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	f003 030f 	and.w	r3, r3, #15
 80025fc:	613b      	str	r3, [r7, #16]
	  __val >>= 4;
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	091b      	lsrs	r3, r3, #4
 8002602:	603b      	str	r3, [r7, #0]
	  __first[__pos] = __digits[__num];
 8002604:	68ba      	ldr	r2, [r7, #8]
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	4413      	add	r3, r2
 800260a:	4923      	ldr	r1, [pc, #140]	@ (8002698 <_ZNSt8__detail13__to_chars_16IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0xec>)
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	440a      	add	r2, r1
 8002610:	7812      	ldrb	r2, [r2, #0]
 8002612:	701a      	strb	r2, [r3, #0]
	  __num = __val & 0xF;
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	613b      	str	r3, [r7, #16]
	  __val >>= 4;
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	091b      	lsrs	r3, r3, #4
 8002620:	603b      	str	r3, [r7, #0]
	  __first[__pos - 1] = __digits[__num];
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	3b01      	subs	r3, #1
 8002626:	68ba      	ldr	r2, [r7, #8]
 8002628:	4413      	add	r3, r2
 800262a:	491b      	ldr	r1, [pc, #108]	@ (8002698 <_ZNSt8__detail13__to_chars_16IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0xec>)
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	440a      	add	r2, r1
 8002630:	7812      	ldrb	r2, [r2, #0]
 8002632:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	3b02      	subs	r3, #2
 8002638:	61fb      	str	r3, [r7, #28]
      while (__val >= 0x100)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	2bff      	cmp	r3, #255	@ 0xff
 800263e:	d8da      	bhi.n	80025f6 <_ZNSt8__detail13__to_chars_16IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0x4a>
      if (__val >= 0x10)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	2b0f      	cmp	r3, #15
 8002644:	d914      	bls.n	8002670 <_ZNSt8__detail13__to_chars_16IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0xc4>
	  const auto __num = __val & 0xF;
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	f003 030f 	and.w	r3, r3, #15
 800264c:	617b      	str	r3, [r7, #20]
	  __val >>= 4;
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	091b      	lsrs	r3, r3, #4
 8002652:	603b      	str	r3, [r7, #0]
	  __first[1] = __digits[__num];
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	3301      	adds	r3, #1
 8002658:	490f      	ldr	r1, [pc, #60]	@ (8002698 <_ZNSt8__detail13__to_chars_16IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0xec>)
 800265a:	697a      	ldr	r2, [r7, #20]
 800265c:	440a      	add	r2, r1
 800265e:	7812      	ldrb	r2, [r2, #0]
 8002660:	701a      	strb	r2, [r3, #0]
	  __first[0] = __digits[__val];
 8002662:	4a0d      	ldr	r2, [pc, #52]	@ (8002698 <_ZNSt8__detail13__to_chars_16IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0xec>)
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	4413      	add	r3, r2
 8002668:	781a      	ldrb	r2, [r3, #0]
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	701a      	strb	r2, [r3, #0]
 800266e:	e005      	b.n	800267c <_ZNSt8__detail13__to_chars_16IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0xd0>
	__first[0] = __digits[__val];
 8002670:	4a09      	ldr	r2, [pc, #36]	@ (8002698 <_ZNSt8__detail13__to_chars_16IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0xec>)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	4413      	add	r3, r2
 8002676:	781a      	ldrb	r2, [r3, #0]
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	701a      	strb	r2, [r3, #0]
      __res.ptr = __first + __len;
 800267c:	68ba      	ldr	r2, [r7, #8]
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	441a      	add	r2, r3
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	601a      	str	r2, [r3, #0]
      __res.ec = {};
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2200      	movs	r2, #0
 800268a:	605a      	str	r2, [r3, #4]
      return __res;
 800268c:	bf00      	nop
    }
 800268e:	68f8      	ldr	r0, [r7, #12]
 8002690:	3720      	adds	r7, #32
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	08018e10 	.word	0x08018e10

0800269c <_ZNSt8__detail13__to_chars_10IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_>:
    __to_chars_10(char* __first, char* __last, _Tp __val) noexcept
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
 80026a8:	603b      	str	r3, [r7, #0]
      const unsigned __len = __to_chars_len(__val, 10);
 80026aa:	210a      	movs	r1, #10
 80026ac:	6838      	ldr	r0, [r7, #0]
 80026ae:	f7ff fbb9 	bl	8001e24 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>
 80026b2:	6178      	str	r0, [r7, #20]
      if (__builtin_expect((__last - __first) < __len, 0))
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	1ad3      	subs	r3, r2, r3
 80026ba:	461a      	mov	r2, r3
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	4293      	cmp	r3, r2
 80026c0:	bf8c      	ite	hi
 80026c2:	2301      	movhi	r3, #1
 80026c4:	2300      	movls	r3, #0
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d006      	beq.n	80026da <_ZNSt8__detail13__to_chars_10IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0x3e>
	  __res.ptr = __last;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	601a      	str	r2, [r3, #0]
	  __res.ec = errc::value_too_large;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	228b      	movs	r2, #139	@ 0x8b
 80026d6:	605a      	str	r2, [r3, #4]
	  return __res;
 80026d8:	e00d      	b.n	80026f6 <_ZNSt8__detail13__to_chars_10IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0x5a>
      __detail::__to_chars_10_impl(__first, __len, __val);
 80026da:	683a      	ldr	r2, [r7, #0]
 80026dc:	6979      	ldr	r1, [r7, #20]
 80026de:	68b8      	ldr	r0, [r7, #8]
 80026e0:	f7ff fbe0 	bl	8001ea4 <_ZNSt8__detail18__to_chars_10_implIjEEvPcjT_>
      __res.ptr = __first + __len;
 80026e4:	68ba      	ldr	r2, [r7, #8]
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	441a      	add	r2, r3
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	601a      	str	r2, [r3, #0]
      __res.ec = {};
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2200      	movs	r2, #0
 80026f2:	605a      	str	r2, [r3, #4]
      return __res;
 80026f4:	bf00      	nop
    }
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	3718      	adds	r7, #24
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
	...

08002700 <_ZNSt8__detail12__to_chars_8IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_>:
    __to_chars_8(char* __first, char* __last, _Tp __val) noexcept
 8002700:	b580      	push	{r7, lr}
 8002702:	b088      	sub	sp, #32
 8002704:	af00      	add	r7, sp, #0
 8002706:	60f8      	str	r0, [r7, #12]
 8002708:	60b9      	str	r1, [r7, #8]
 800270a:	607a      	str	r2, [r7, #4]
 800270c:	603b      	str	r3, [r7, #0]
	__len = (__to_chars_len_2(__val) + 2) / 3;
 800270e:	6838      	ldr	r0, [r7, #0]
 8002710:	f7ff ff3f 	bl	8002592 <_ZNSt8__detail16__to_chars_len_2IjEEjT_>
 8002714:	4603      	mov	r3, r0
 8002716:	3302      	adds	r3, #2
 8002718:	4a35      	ldr	r2, [pc, #212]	@ (80027f0 <_ZNSt8__detail12__to_chars_8IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0xf0>)
 800271a:	fba2 2303 	umull	r2, r3, r2, r3
 800271e:	085b      	lsrs	r3, r3, #1
 8002720:	61bb      	str	r3, [r7, #24]
      if (__builtin_expect((__last - __first) < __len, 0))
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	461a      	mov	r2, r3
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	4293      	cmp	r3, r2
 800272e:	bf8c      	ite	hi
 8002730:	2301      	movhi	r3, #1
 8002732:	2300      	movls	r3, #0
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d006      	beq.n	8002748 <_ZNSt8__detail12__to_chars_8IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0x48>
	  __res.ptr = __last;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	687a      	ldr	r2, [r7, #4]
 800273e:	601a      	str	r2, [r3, #0]
	  __res.ec = errc::value_too_large;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	228b      	movs	r2, #139	@ 0x8b
 8002744:	605a      	str	r2, [r3, #4]
	  return __res;
 8002746:	e04f      	b.n	80027e8 <_ZNSt8__detail12__to_chars_8IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0xe8>
      unsigned __pos = __len - 1;
 8002748:	69bb      	ldr	r3, [r7, #24]
 800274a:	3b01      	subs	r3, #1
 800274c:	61fb      	str	r3, [r7, #28]
      while (__val >= 0100)
 800274e:	e021      	b.n	8002794 <_ZNSt8__detail12__to_chars_8IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0x94>
	  auto __num = __val & 7;
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	f003 0307 	and.w	r3, r3, #7
 8002756:	613b      	str	r3, [r7, #16]
	  __val >>= 3;
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	08db      	lsrs	r3, r3, #3
 800275c:	603b      	str	r3, [r7, #0]
	  __first[__pos] = '0' + __num;
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	b2da      	uxtb	r2, r3
 8002762:	68b9      	ldr	r1, [r7, #8]
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	440b      	add	r3, r1
 8002768:	3230      	adds	r2, #48	@ 0x30
 800276a:	b2d2      	uxtb	r2, r2
 800276c:	701a      	strb	r2, [r3, #0]
	  __num = __val & 7;
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	f003 0307 	and.w	r3, r3, #7
 8002774:	613b      	str	r3, [r7, #16]
	  __val >>= 3;
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	08db      	lsrs	r3, r3, #3
 800277a:	603b      	str	r3, [r7, #0]
	  __first[__pos - 1] = '0' + __num;
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	b2da      	uxtb	r2, r3
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	3b01      	subs	r3, #1
 8002784:	68b9      	ldr	r1, [r7, #8]
 8002786:	440b      	add	r3, r1
 8002788:	3230      	adds	r2, #48	@ 0x30
 800278a:	b2d2      	uxtb	r2, r2
 800278c:	701a      	strb	r2, [r3, #0]
	  __pos -= 2;
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	3b02      	subs	r3, #2
 8002792:	61fb      	str	r3, [r7, #28]
      while (__val >= 0100)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	2b3f      	cmp	r3, #63	@ 0x3f
 8002798:	d8da      	bhi.n	8002750 <_ZNSt8__detail12__to_chars_8IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0x50>
      if (__val >= 010)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	2b07      	cmp	r3, #7
 800279e:	d914      	bls.n	80027ca <_ZNSt8__detail12__to_chars_8IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0xca>
	  auto const __num = __val & 7;
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	f003 0307 	and.w	r3, r3, #7
 80027a6:	617b      	str	r3, [r7, #20]
	  __val >>= 3;
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	08db      	lsrs	r3, r3, #3
 80027ac:	603b      	str	r3, [r7, #0]
	  __first[1] = '0' + __num;
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	b2da      	uxtb	r2, r3
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	3301      	adds	r3, #1
 80027b6:	3230      	adds	r2, #48	@ 0x30
 80027b8:	b2d2      	uxtb	r2, r2
 80027ba:	701a      	strb	r2, [r3, #0]
	  __first[0] = '0' + __val;
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	3330      	adds	r3, #48	@ 0x30
 80027c2:	b2da      	uxtb	r2, r3
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	701a      	strb	r2, [r3, #0]
 80027c8:	e005      	b.n	80027d6 <_ZNSt8__detail12__to_chars_8IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0xd6>
	__first[0] = '0' + __val;
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	3330      	adds	r3, #48	@ 0x30
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	701a      	strb	r2, [r3, #0]
      __res.ptr = __first + __len;
 80027d6:	68ba      	ldr	r2, [r7, #8]
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	441a      	add	r2, r3
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	601a      	str	r2, [r3, #0]
      __res.ec = {};
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2200      	movs	r2, #0
 80027e4:	605a      	str	r2, [r3, #4]
      return __res;
 80027e6:	bf00      	nop
    }
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	3720      	adds	r7, #32
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	aaaaaaab 	.word	0xaaaaaaab

080027f4 <_ZNSt8__detail12__to_chars_2IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_>:
    __to_chars_2(char* __first, char* __last, _Tp __val) noexcept
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	60b9      	str	r1, [r7, #8]
 80027fe:	607a      	str	r2, [r7, #4]
 8002800:	603b      	str	r3, [r7, #0]
      const unsigned __len = __to_chars_len_2(__val);
 8002802:	6838      	ldr	r0, [r7, #0]
 8002804:	f7ff fec5 	bl	8002592 <_ZNSt8__detail16__to_chars_len_2IjEEjT_>
 8002808:	6138      	str	r0, [r7, #16]
      if (__builtin_expect((__last - __first) < __len, 0))
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	1ad3      	subs	r3, r2, r3
 8002810:	461a      	mov	r2, r3
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	4293      	cmp	r3, r2
 8002816:	bf8c      	ite	hi
 8002818:	2301      	movhi	r3, #1
 800281a:	2300      	movls	r3, #0
 800281c:	b2db      	uxtb	r3, r3
 800281e:	2b00      	cmp	r3, #0
 8002820:	d006      	beq.n	8002830 <_ZNSt8__detail12__to_chars_2IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0x3c>
	  __res.ptr = __last;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	601a      	str	r2, [r3, #0]
	  __res.ec = errc::value_too_large;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	228b      	movs	r2, #139	@ 0x8b
 800282c:	605a      	str	r2, [r3, #4]
	  return __res;
 800282e:	e023      	b.n	8002878 <_ZNSt8__detail12__to_chars_2IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0x84>
      unsigned __pos = __len - 1;
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	3b01      	subs	r3, #1
 8002834:	617b      	str	r3, [r7, #20]
      while (__pos)
 8002836:	e010      	b.n	800285a <_ZNSt8__detail12__to_chars_2IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0x66>
	  __first[__pos--] = '0' + (__val & 1);
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	b2db      	uxtb	r3, r3
 800283c:	f003 0301 	and.w	r3, r3, #1
 8002840:	b2db      	uxtb	r3, r3
 8002842:	3330      	adds	r3, #48	@ 0x30
 8002844:	b2d8      	uxtb	r0, r3
 8002846:	68ba      	ldr	r2, [r7, #8]
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	1e59      	subs	r1, r3, #1
 800284c:	6179      	str	r1, [r7, #20]
 800284e:	4413      	add	r3, r2
 8002850:	4602      	mov	r2, r0
 8002852:	701a      	strb	r2, [r3, #0]
	  __val >>= 1;
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	085b      	lsrs	r3, r3, #1
 8002858:	603b      	str	r3, [r7, #0]
      while (__pos)
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d1eb      	bne.n	8002838 <_ZNSt8__detail12__to_chars_2IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_+0x44>
      __first[0] = '1';
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	2231      	movs	r2, #49	@ 0x31
 8002864:	701a      	strb	r2, [r3, #0]
      __res.ptr = __first + __len;
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	441a      	add	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	601a      	str	r2, [r3, #0]
      __res.ec = {};
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	605a      	str	r2, [r3, #4]
      return __res;
 8002876:	bf00      	nop
    }
 8002878:	68f8      	ldr	r0, [r7, #12]
 800287a:	3718      	adds	r7, #24
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}

08002880 <_ZNSt8__detail10__to_charsIjEESt15to_chars_resultPcS2_T_i>:
    __to_chars(char* __first, char* __last, _Tp __val, int __base) noexcept
 8002880:	b580      	push	{r7, lr}
 8002882:	b088      	sub	sp, #32
 8002884:	af00      	add	r7, sp, #0
 8002886:	60f8      	str	r0, [r7, #12]
 8002888:	60b9      	str	r1, [r7, #8]
 800288a:	607a      	str	r2, [r7, #4]
 800288c:	603b      	str	r3, [r7, #0]
      const unsigned __len = __to_chars_len(__val, __base);
 800288e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002890:	6838      	ldr	r0, [r7, #0]
 8002892:	f7ff fac7 	bl	8001e24 <_ZNSt8__detail14__to_chars_lenIjEEjT_i>
 8002896:	61b8      	str	r0, [r7, #24]
      if (__builtin_expect((__last - __first) < __len, 0))
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	461a      	mov	r2, r3
 80028a0:	69bb      	ldr	r3, [r7, #24]
 80028a2:	4293      	cmp	r3, r2
 80028a4:	bf8c      	ite	hi
 80028a6:	2301      	movhi	r3, #1
 80028a8:	2300      	movls	r3, #0
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d006      	beq.n	80028be <_ZNSt8__detail10__to_charsIjEESt15to_chars_resultPcS2_T_i+0x3e>
	  __res.ptr = __last;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	601a      	str	r2, [r3, #0]
	  __res.ec = errc::value_too_large;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	228b      	movs	r2, #139	@ 0x8b
 80028ba:	605a      	str	r2, [r3, #4]
	  return __res;
 80028bc:	e030      	b.n	8002920 <_ZNSt8__detail10__to_charsIjEESt15to_chars_resultPcS2_T_i+0xa0>
      unsigned __pos = __len - 1;
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	3b01      	subs	r3, #1
 80028c2:	61fb      	str	r3, [r7, #28]
      while (__val >= (unsigned)__base)
 80028c4:	e019      	b.n	80028fa <_ZNSt8__detail10__to_charsIjEESt15to_chars_resultPcS2_T_i+0x7a>
	  auto const __quo = __val / __base;
 80028c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028c8:	683a      	ldr	r2, [r7, #0]
 80028ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ce:	617b      	str	r3, [r7, #20]
	  auto const __rem = __val % __base;
 80028d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	fbb3 f1f2 	udiv	r1, r3, r2
 80028d8:	fb01 f202 	mul.w	r2, r1, r2
 80028dc:	1a9b      	subs	r3, r3, r2
 80028de:	613b      	str	r3, [r7, #16]
	  __first[__pos--] = __digits[__rem];
 80028e0:	4a11      	ldr	r2, [pc, #68]	@ (8002928 <_ZNSt8__detail10__to_charsIjEESt15to_chars_resultPcS2_T_i+0xa8>)
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	4413      	add	r3, r2
 80028e6:	7818      	ldrb	r0, [r3, #0]
 80028e8:	68ba      	ldr	r2, [r7, #8]
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	1e59      	subs	r1, r3, #1
 80028ee:	61f9      	str	r1, [r7, #28]
 80028f0:	4413      	add	r3, r2
 80028f2:	4602      	mov	r2, r0
 80028f4:	701a      	strb	r2, [r3, #0]
	  __val = __quo;
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	603b      	str	r3, [r7, #0]
      while (__val >= (unsigned)__base)
 80028fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d2e1      	bcs.n	80028c6 <_ZNSt8__detail10__to_charsIjEESt15to_chars_resultPcS2_T_i+0x46>
      *__first = __digits[__val];
 8002902:	4a09      	ldr	r2, [pc, #36]	@ (8002928 <_ZNSt8__detail10__to_charsIjEESt15to_chars_resultPcS2_T_i+0xa8>)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	4413      	add	r3, r2
 8002908:	781a      	ldrb	r2, [r3, #0]
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	701a      	strb	r2, [r3, #0]
      __res.ptr = __first + __len;
 800290e:	68ba      	ldr	r2, [r7, #8]
 8002910:	69bb      	ldr	r3, [r7, #24]
 8002912:	441a      	add	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	601a      	str	r2, [r3, #0]
      __res.ec = {};
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2200      	movs	r2, #0
 800291c:	605a      	str	r2, [r3, #4]
      return __res;
 800291e:	bf00      	nop
    }
 8002920:	68f8      	ldr	r0, [r7, #12]
 8002922:	3720      	adds	r7, #32
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	08018e20 	.word	0x08018e20

0800292c <_ZN3etl7ivectorI15Error_conditionEC1EPS1_j>:
    ivector(T* p_buffer_, size_t MAX_SIZE)
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
      , p_end(p_buffer_)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	6879      	ldr	r1, [r7, #4]
 800293c:	4618      	mov	r0, r3
 800293e:	f7fe fd84 	bl	800144a <_ZN3etl11vector_baseC1Ej>
      , p_buffer(p_buffer_)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	68ba      	ldr	r2, [r7, #8]
 8002946:	605a      	str	r2, [r3, #4]
      , p_end(p_buffer_)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	68ba      	ldr	r2, [r7, #8]
 800294c:	609a      	str	r2, [r3, #8]
    }
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	4618      	mov	r0, r3
 8002952:	3710      	adds	r7, #16
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}

08002958 <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>:
    void initialise()
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
      etl::destroy(p_buffer, p_end);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685a      	ldr	r2, [r3, #4]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	4619      	mov	r1, r3
 800296a:	4610      	mov	r0, r2
 800296c:	f000 f9b6 	bl	8002cdc <_ZN3etl7destroyIP15Error_conditionEEvT_S3_>
      p_end = p_buffer;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	609a      	str	r2, [r3, #8]
    }
 8002978:	bf00      	nop
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <_ZN3etl7ivectorI15Error_conditionE5clearEv>:
    void clear()
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
      initialise();
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f7ff ffe5 	bl	8002958 <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>
    }
 800298e:	bf00      	nop
 8002990:	3708      	adds	r7, #8
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <_ZN3etl7forwardIR15Error_conditionEEOT_RNS_16remove_referenceIS3_E4typeE>:
    return static_cast<typename etl::remove_reference<T>::type&&>(t);
  }

  //******************************************************************************
  template <typename T>
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  {
    return static_cast<T&&>(t);
 800299e:	687b      	ldr	r3, [r7, #4]
  }
 80029a0:	4618      	mov	r0, r3
 80029a2:	370c      	adds	r7, #12
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr

080029ac <_ZN12embeddedjson4JsonILj1024EE13static_vectorIcLj1024EE9push_backEc>:
// Json::static_vector
namespace embeddedjson {

template <std::size_t U>
template <typename T, std::size_t S>
inline void Json<U>::static_vector<T, S>::push_back(const T val) {
 80029ac:	b590      	push	{r4, r7, lr}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	460b      	mov	r3, r1
 80029b6:	70fb      	strb	r3, [r7, #3]
  if (write_index > (S - 1)) {
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029c0:	d20f      	bcs.n	80029e2 <_ZN12embeddedjson4JsonILj1024EE13static_vectorIcLj1024EE9push_backEc+0x36>
    return; // TODO: Return error code
  }
  buffer[write_index] = val;
 80029c2:	78fc      	ldrb	r4, [r7, #3]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4619      	mov	r1, r3
 80029ca:	4808      	ldr	r0, [pc, #32]	@ (80029ec <_ZN12embeddedjson4JsonILj1024EE13static_vectorIcLj1024EE9push_backEc+0x40>)
 80029cc:	f000 f993 	bl	8002cf6 <_ZNSt5arrayIcLj1024EEixEj>
 80029d0:	4603      	mov	r3, r0
 80029d2:	4622      	mov	r2, r4
 80029d4:	701a      	strb	r2, [r3, #0]
  write_index++;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	1c5a      	adds	r2, r3, #1
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	601a      	str	r2, [r3, #0]
 80029e0:	e000      	b.n	80029e4 <_ZN12embeddedjson4JsonILj1024EE13static_vectorIcLj1024EE9push_backEc+0x38>
    return; // TODO: Return error code
 80029e2:	bf00      	nop
}
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd90      	pop	{r4, r7, pc}
 80029ea:	bf00      	nop
 80029ec:	200006b4 	.word	0x200006b4

080029f0 <_ZN12embeddedjson4JsonILj1024EE17append_key_prefixESt17basic_string_viewIcSt11char_traitsIcEE>:
inline void Json<U>::append_key_prefix(const std::string_view key) {
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	1d3b      	adds	r3, r7, #4
 80029fa:	e883 0006 	stmia.w	r3, {r1, r2}
  if (json_empty) {
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	791b      	ldrb	r3, [r3, #4]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d003      	beq.n	8002a0e <_ZN12embeddedjson4JsonILj1024EE17append_key_prefixESt17basic_string_viewIcSt11char_traitsIcEE+0x1e>
    json_empty = false;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	711a      	strb	r2, [r3, #4]
 8002a0c:	e003      	b.n	8002a16 <_ZN12embeddedjson4JsonILj1024EE17append_key_prefixESt17basic_string_viewIcSt11char_traitsIcEE+0x26>
    append_char(',');
 8002a0e:	212c      	movs	r1, #44	@ 0x2c
 8002a10:	68f8      	ldr	r0, [r7, #12]
 8002a12:	f7ff fbbc 	bl	800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>
  append_char('"');
 8002a16:	2122      	movs	r1, #34	@ 0x22
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f7ff fbb8 	bl	800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>
  append_string(key);
 8002a1e:	1d3b      	adds	r3, r7, #4
 8002a20:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002a24:	68f8      	ldr	r0, [r7, #12]
 8002a26:	f000 f80c 	bl	8002a42 <_ZN12embeddedjson4JsonILj1024EE13append_stringESt17basic_string_viewIcSt11char_traitsIcEE>
  append_char('"');
 8002a2a:	2122      	movs	r1, #34	@ 0x22
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f7ff fbae 	bl	800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>
  append_char(':');
 8002a32:	213a      	movs	r1, #58	@ 0x3a
 8002a34:	68f8      	ldr	r0, [r7, #12]
 8002a36:	f7ff fbaa 	bl	800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>
}
 8002a3a:	bf00      	nop
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <_ZN12embeddedjson4JsonILj1024EE13append_stringESt17basic_string_viewIcSt11char_traitsIcEE>:
inline void Json<U>::append_string(const std::string_view str) {
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b088      	sub	sp, #32
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	60f8      	str	r0, [r7, #12]
 8002a4a:	1d3b      	adds	r3, r7, #4
 8002a4c:	e883 0006 	stmia.w	r3, {r1, r2}
  for (auto c : str) {
 8002a50:	1d3b      	adds	r3, r7, #4
 8002a52:	61bb      	str	r3, [r7, #24]
 8002a54:	69b8      	ldr	r0, [r7, #24]
 8002a56:	f000 f95d 	bl	8002d14 <_ZNKSt17basic_string_viewIcSt11char_traitsIcEE5beginEv>
 8002a5a:	61f8      	str	r0, [r7, #28]
 8002a5c:	69b8      	ldr	r0, [r7, #24]
 8002a5e:	f000 f965 	bl	8002d2c <_ZNKSt17basic_string_viewIcSt11char_traitsIcEE3endEv>
 8002a62:	6178      	str	r0, [r7, #20]
 8002a64:	e00a      	b.n	8002a7c <_ZN12embeddedjson4JsonILj1024EE13append_stringESt17basic_string_viewIcSt11char_traitsIcEE+0x3a>
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	74fb      	strb	r3, [r7, #19]
    append_char(c);
 8002a6c:	7cfb      	ldrb	r3, [r7, #19]
 8002a6e:	4619      	mov	r1, r3
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f7ff fb8c 	bl	800218e <_ZN12embeddedjson4JsonILj1024EE11append_charEc>
  for (auto c : str) {
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	3301      	adds	r3, #1
 8002a7a:	61fb      	str	r3, [r7, #28]
 8002a7c:	69fa      	ldr	r2, [r7, #28]
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d1f0      	bne.n	8002a66 <_ZN12embeddedjson4JsonILj1024EE13append_stringESt17basic_string_viewIcSt11char_traitsIcEE+0x24>
}
 8002a84:	bf00      	nop
 8002a86:	bf00      	nop
 8002a88:	3720      	adds	r7, #32
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
	...

08002a90 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEb>:
inline std::string_view Json<U>::convert_to_chars(const bool value){
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	71fb      	strb	r3, [r7, #7]
  return value == true ? "true" : "false";
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d101      	bne.n	8002aa8 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEb+0x18>
 8002aa4:	4b05      	ldr	r3, [pc, #20]	@ (8002abc <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEb+0x2c>)
 8002aa6:	e000      	b.n	8002aaa <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEb+0x1a>
 8002aa8:	4b05      	ldr	r3, [pc, #20]	@ (8002ac0 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEb+0x30>)
 8002aaa:	4619      	mov	r1, r3
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f7ff fb8b 	bl	80021c8 <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1EPKc>
}
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	08018c38 	.word	0x08018c38
 8002ac0:	08018c40 	.word	0x08018c40

08002ac4 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEi>:
inline std::string_view Json<U>::convert_to_chars(const int value){
 8002ac4:	b5b0      	push	{r4, r5, r7, lr}
 8002ac6:	b088      	sub	sp, #32
 8002ac8:	af02      	add	r7, sp, #8
 8002aca:	60f8      	str	r0, [r7, #12]
 8002acc:	60b9      	str	r1, [r7, #8]
 8002ace:	607a      	str	r2, [r7, #4]
  auto [ptr, ec] = std::to_chars(str.data(), str.data() + str.size(), value);
 8002ad0:	4810      	ldr	r0, [pc, #64]	@ (8002b14 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEi+0x50>)
 8002ad2:	f000 f93a 	bl	8002d4a <_ZNSt5arrayIcLj100EE4dataEv>
 8002ad6:	4605      	mov	r5, r0
 8002ad8:	480e      	ldr	r0, [pc, #56]	@ (8002b14 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEi+0x50>)
 8002ada:	f000 f936 	bl	8002d4a <_ZNSt5arrayIcLj100EE4dataEv>
 8002ade:	4604      	mov	r4, r0
 8002ae0:	480c      	ldr	r0, [pc, #48]	@ (8002b14 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEi+0x50>)
 8002ae2:	f000 f93f 	bl	8002d64 <_ZNKSt5arrayIcLj100EE4sizeEv>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	18e2      	adds	r2, r4, r3
 8002aea:	f107 0010 	add.w	r0, r7, #16
 8002aee:	230a      	movs	r3, #10
 8002af0:	9300      	str	r3, [sp, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4629      	mov	r1, r5
 8002af6:	f7fe fd51 	bl	800159c <_ZSt8to_charsPcS_ii>
  return std::string_view{str.data(), ptr};
 8002afa:	4806      	ldr	r0, [pc, #24]	@ (8002b14 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEi+0x50>)
 8002afc:	f000 f925 	bl	8002d4a <_ZNSt5arrayIcLj100EE4dataEv>
 8002b00:	4601      	mov	r1, r0
  auto [ptr, ec] = std::to_chars(str.data(), str.data() + str.size(), value);
 8002b02:	693b      	ldr	r3, [r7, #16]
  return std::string_view{str.data(), ptr};
 8002b04:	461a      	mov	r2, r3
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f000 f937 	bl	8002d7a <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1IPcS4_EET_T0_>
}
 8002b0c:	68f8      	ldr	r0, [r7, #12]
 8002b0e:	3718      	adds	r7, #24
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bdb0      	pop	{r4, r5, r7, pc}
 8002b14:	20000abc 	.word	0x20000abc

08002b18 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEf>:
inline std::string_view Json<U>::convert_to_chars(const float value){
 8002b18:	b5b0      	push	{r4, r5, r7, lr}
 8002b1a:	b088      	sub	sp, #32
 8002b1c:	af02      	add	r7, sp, #8
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	60b9      	str	r1, [r7, #8]
 8002b22:	ed87 0a01 	vstr	s0, [r7, #4]
  auto [ptr, ec] = std::to_chars(str.data(), str.data() + str.size(), value,std::chars_format::fixed, 3);
 8002b26:	4812      	ldr	r0, [pc, #72]	@ (8002b70 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEf+0x58>)
 8002b28:	f000 f90f 	bl	8002d4a <_ZNSt5arrayIcLj100EE4dataEv>
 8002b2c:	4605      	mov	r5, r0
 8002b2e:	4810      	ldr	r0, [pc, #64]	@ (8002b70 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEf+0x58>)
 8002b30:	f000 f90b 	bl	8002d4a <_ZNSt5arrayIcLj100EE4dataEv>
 8002b34:	4604      	mov	r4, r0
 8002b36:	480e      	ldr	r0, [pc, #56]	@ (8002b70 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEf+0x58>)
 8002b38:	f000 f914 	bl	8002d64 <_ZNKSt5arrayIcLj100EE4sizeEv>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	18e2      	adds	r2, r4, r3
 8002b40:	f107 0010 	add.w	r0, r7, #16
 8002b44:	2303      	movs	r3, #3
 8002b46:	9300      	str	r3, [sp, #0]
 8002b48:	2302      	movs	r3, #2
 8002b4a:	ed97 0a01 	vldr	s0, [r7, #4]
 8002b4e:	4629      	mov	r1, r5
 8002b50:	f013 f9db 	bl	8015f0a <_ZSt8to_charsPcS_fSt12chars_formati>
  return std::string_view{str.data(), ptr};
 8002b54:	4806      	ldr	r0, [pc, #24]	@ (8002b70 <_ZN12embeddedjson4JsonILj1024EE16convert_to_charsEf+0x58>)
 8002b56:	f000 f8f8 	bl	8002d4a <_ZNSt5arrayIcLj100EE4dataEv>
 8002b5a:	4601      	mov	r1, r0
  auto [ptr, ec] = std::to_chars(str.data(), str.data() + str.size(), value,std::chars_format::fixed, 3);
 8002b5c:	693b      	ldr	r3, [r7, #16]
  return std::string_view{str.data(), ptr};
 8002b5e:	461a      	mov	r2, r3
 8002b60:	68f8      	ldr	r0, [r7, #12]
 8002b62:	f000 f90a 	bl	8002d7a <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1IPcS4_EET_T0_>
}
 8002b66:	68f8      	ldr	r0, [r7, #12]
 8002b68:	3718      	adds	r7, #24
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bdb0      	pop	{r4, r5, r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	20000b20 	.word	0x20000b20

08002b74 <_ZNSt14__array_traitsIfLj8EE6_S_refERA8_Kfj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	4413      	add	r3, r2
 8002b86:	4618      	mov	r0, r3
 8002b88:	370c      	adds	r7, #12
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr

08002b92 <_ZNKSt5arrayIfLj8EE5beginEv>:
      begin() const noexcept
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b082      	sub	sp, #8
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
      { return const_iterator(data()); }
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f000 f904 	bl	8002da8 <_ZNKSt5arrayIfLj8EE4dataEv>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <_ZNKSt5arrayIfLj8EE3endEv>:
      end() const noexcept
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b082      	sub	sp, #8
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
      { return const_iterator(data() + _Nm); }
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 f8f8 	bl	8002da8 <_ZNKSt5arrayIfLj8EE4dataEv>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	3320      	adds	r3, #32
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <_ZNSt14__array_traitsIfLj6EE6_S_refERA6_Kfj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	687a      	ldr	r2, [r7, #4]
 8002bd4:	4413      	add	r3, r2
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr

08002be2 <_ZNKSt5arrayIfLj6EE5beginEv>:
      begin() const noexcept
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b082      	sub	sp, #8
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
      { return const_iterator(data()); }
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 f8e9 	bl	8002dc2 <_ZNKSt5arrayIfLj6EE4dataEv>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3708      	adds	r7, #8
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <_ZNKSt5arrayIfLj6EE3endEv>:
      end() const noexcept
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b082      	sub	sp, #8
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
      { return const_iterator(data() + _Nm); }
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f000 f8dd 	bl	8002dc2 <_ZNKSt5arrayIfLj6EE4dataEv>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	3318      	adds	r3, #24
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3708      	adds	r7, #8
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <_ZNSt5arrayIcLj1024EE4dataEv>:
      data() noexcept
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f000 f805 	bl	8002c2e <_ZNSt14__array_traitsIcLj1024EE6_S_ptrERA1024_Kc>
 8002c24:	4603      	mov	r3, r0
 8002c26:	4618      	mov	r0, r3
 8002c28:	3708      	adds	r7, #8
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <_ZNSt14__array_traitsIcLj1024EE6_S_ptrERA1024_Kc>:
      _S_ptr(const _Type& __t) noexcept
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <_ZN12embeddedjson4JsonILj1024EE13static_vectorIcLj1024EE4dataEv>:
  write_index = 0;
}

template <std::size_t U>
template <typename T, std::size_t S>
inline const T* Json<U>::static_vector<T, S>::data() {
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  return buffer.data();
 8002c4c:	4803      	ldr	r0, [pc, #12]	@ (8002c5c <_ZN12embeddedjson4JsonILj1024EE13static_vectorIcLj1024EE4dataEv+0x18>)
 8002c4e:	f7ff ffe1 	bl	8002c14 <_ZNSt5arrayIcLj1024EE4dataEv>
 8002c52:	4603      	mov	r3, r0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	200006b4 	.word	0x200006b4

08002c60 <_ZN12embeddedjson4JsonILj1024EE13static_vectorIcLj1024EE4sizeEv>:

template <std::size_t U>
template <typename T, std::size_t S>
inline std::size_t Json<U>::static_vector<T, S>::size() {
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  return write_index;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <_ZSt9make_pairIPKcjESt4pairINSt25__strip_reference_wrapperINSt5decayIT_E4typeEE6__typeENS3_INS4_IT0_E4typeEE6__typeEEOS5_OSA_>:
    make_pair(_T1&& __x, _T2&& __y)
 8002c78:	b590      	push	{r4, r7, lr}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	60b9      	str	r1, [r7, #8]
 8002c82:	607a      	str	r2, [r7, #4]
      return __pair_type(std::forward<_T1>(__x), std::forward<_T2>(__y));
 8002c84:	68b8      	ldr	r0, [r7, #8]
 8002c86:	f7fe fdab 	bl	80017e0 <_ZSt7forwardIPKcEOT_RNSt16remove_referenceIS2_E4typeE>
 8002c8a:	4604      	mov	r4, r0
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f7fe fdd0 	bl	8001832 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 8002c92:	4603      	mov	r3, r0
 8002c94:	461a      	mov	r2, r3
 8002c96:	4621      	mov	r1, r4
 8002c98:	68f8      	ldr	r0, [r7, #12]
 8002c9a:	f000 f89f 	bl	8002ddc <_ZNSt4pairIPKcjEC1IS1_jEEOT_OT0_>
    }
 8002c9e:	68f8      	ldr	r0, [r7, #12]
 8002ca0:	3714      	adds	r7, #20
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd90      	pop	{r4, r7, pc}

08002ca6 <_ZNSt14__array_traitsIPN8PUTM_CAN11Device_baseELj40EE6_S_ptrERA40_KS2_>:
      _S_ptr(const _Type& __t) noexcept
 8002ca6:	b480      	push	{r7}
 8002ca8:	b083      	sub	sp, #12
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <_ZSt11__bit_widthIjET_S0_>:
      return (_Tp)1u << (_Nd - std::__countl_zero((_Tp)(__x >> 1)));
    }

  template<typename _Tp>
    constexpr _Tp
    __bit_width(_Tp __x) noexcept
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
    {
      constexpr auto _Nd = __gnu_cxx::__int_traits<_Tp>::__digits;
 8002cc4:	2320      	movs	r3, #32
 8002cc6:	60fb      	str	r3, [r7, #12]
      return _Nd - std::__countl_zero(__x);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f000 f8a0 	bl	8002e0e <_ZSt13__countl_zeroIjEiT_>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	f1c3 0320 	rsb	r3, r3, #32
    }
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <_ZN3etl7destroyIP15Error_conditionEEvT_S3_>:
  /// Destroys a range of items.
  /// https://en.cppreference.com/w/cpp/memory/destroy
  ///\ingroup memory
  //*****************************************************************************
  template <typename TIterator>
  void destroy(TIterator i_begin, TIterator i_end)
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  {
    std::destroy(i_begin, i_end);
 8002ce6:	6839      	ldr	r1, [r7, #0]
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f000 f8ad 	bl	8002e48 <_ZSt7destroyIP15Error_conditionEvT_S2_>
  }
 8002cee:	bf00      	nop
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <_ZNSt5arrayIcLj1024EEixEj>:
      operator[](size_type __n) noexcept
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b082      	sub	sp, #8
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
 8002cfe:	6039      	str	r1, [r7, #0]
	return _AT_Type::_S_ref(_M_elems, __n);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6839      	ldr	r1, [r7, #0]
 8002d04:	4618      	mov	r0, r3
 8002d06:	f000 f8ac 	bl	8002e62 <_ZNSt14__array_traitsIcLj1024EE6_S_refERA1024_Kcj>
 8002d0a:	4603      	mov	r3, r0
      }
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3708      	adds	r7, #8
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <_ZNKSt17basic_string_viewIcSt11char_traitsIcEE5beginEv>:
      operator=(const basic_string_view&) noexcept = default;

      // [string.view.iterators], iterator support

      constexpr const_iterator
      begin() const noexcept
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
      { return this->_M_str; }
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	4618      	mov	r0, r3
 8002d22:	370c      	adds	r7, #12
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <_ZNKSt17basic_string_viewIcSt11char_traitsIcEE3endEv>:

      constexpr const_iterator
      end() const noexcept
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
      { return this->_M_str + this->_M_len; }
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	4618      	mov	r0, r3
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <_ZNSt5arrayIcLj100EE4dataEv>:
      data() noexcept
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b082      	sub	sp, #8
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f000 f892 	bl	8002e7e <_ZNSt14__array_traitsIcLj100EE6_S_ptrERA100_Kc>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3708      	adds	r7, #8
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <_ZNKSt5arrayIcLj100EE4sizeEv>:
      size() const noexcept { return _Nm; }
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	2364      	movs	r3, #100	@ 0x64
 8002d6e:	4618      	mov	r0, r3
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr

08002d7a <_ZNSt17basic_string_viewIcSt11char_traitsIcEEC1IPcS4_EET_T0_>:
	basic_string_view(_It __first, _End __last)
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b084      	sub	sp, #16
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	60f8      	str	r0, [r7, #12]
 8002d82:	60b9      	str	r1, [r7, #8]
 8002d84:	607a      	str	r2, [r7, #4]
	: _M_len(__last - __first), _M_str(std::to_address(__first))
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	601a      	str	r2, [r3, #0]
 8002d92:	68b8      	ldr	r0, [r7, #8]
 8002d94:	f000 f87e 	bl	8002e94 <_ZSt10to_addressIcEPT_S1_>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	605a      	str	r2, [r3, #4]
	{ }
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	4618      	mov	r0, r3
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <_ZNKSt5arrayIfLj8EE4dataEv>:

      [[__nodiscard__]]
      _GLIBCXX17_CONSTEXPR const_pointer
      data() const noexcept
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	4618      	mov	r0, r3
 8002db4:	f000 f87a 	bl	8002eac <_ZNSt14__array_traitsIfLj8EE6_S_ptrERA8_Kf>
 8002db8:	4603      	mov	r3, r0
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3708      	adds	r7, #8
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <_ZNKSt5arrayIfLj6EE4dataEv>:
      data() const noexcept
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b082      	sub	sp, #8
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f000 f878 	bl	8002ec2 <_ZNSt14__array_traitsIfLj6EE6_S_ptrERA6_Kf>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3708      	adds	r7, #8
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <_ZNSt4pairIPKcjEC1IS1_jEEOT_OT0_>:
	pair(_U1&& __x, _U2&& __y)
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
	: first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y))
 8002de8:	68b8      	ldr	r0, [r7, #8]
 8002dea:	f7fe fcf9 	bl	80017e0 <_ZSt7forwardIPKcEOT_RNSt16remove_referenceIS2_E4typeE>
 8002dee:	4603      	mov	r3, r0
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	601a      	str	r2, [r3, #0]
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f7fe fd1b 	bl	8001832 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	605a      	str	r2, [r3, #4]
	{ }
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	4618      	mov	r0, r3
 8002e08:	3710      	adds	r7, #16
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <_ZSt13__countl_zeroIjEiT_>:
    __countl_zero(_Tp __x) noexcept
 8002e0e:	b480      	push	{r7}
 8002e10:	b089      	sub	sp, #36	@ 0x24
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
      constexpr auto _Nd = __int_traits<_Tp>::__digits;
 8002e16:	2320      	movs	r3, #32
 8002e18:	61fb      	str	r3, [r7, #28]
      if (__x == 0)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d101      	bne.n	8002e24 <_ZSt13__countl_zeroIjEiT_+0x16>
        return _Nd;
 8002e20:	2320      	movs	r3, #32
 8002e22:	e00b      	b.n	8002e3c <_ZSt13__countl_zeroIjEiT_+0x2e>
      constexpr auto _Nd_ull = __int_traits<unsigned long long>::__digits;
 8002e24:	2340      	movs	r3, #64	@ 0x40
 8002e26:	61bb      	str	r3, [r7, #24]
      constexpr auto _Nd_ul = __int_traits<unsigned long>::__digits;
 8002e28:	2320      	movs	r3, #32
 8002e2a:	617b      	str	r3, [r7, #20]
      constexpr auto _Nd_u = __int_traits<unsigned>::__digits;
 8002e2c:	2320      	movs	r3, #32
 8002e2e:	613b      	str	r3, [r7, #16]
	  constexpr int __diff = _Nd_u - _Nd;
 8002e30:	2300      	movs	r3, #0
 8002e32:	60fb      	str	r3, [r7, #12]
	  return __builtin_clz(__x) - __diff;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	fab3 f383 	clz	r3, r3
 8002e3a:	bf00      	nop
    }
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3724      	adds	r7, #36	@ 0x24
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <_ZSt7destroyIP15Error_conditionEvT_S2_>:
    }

#if __cplusplus >= 201703L
  template <typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
    {
      std::_Destroy(__first, __last);
 8002e52:	6839      	ldr	r1, [r7, #0]
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f000 f83f 	bl	8002ed8 <_ZSt8_DestroyIP15Error_conditionEvT_S2_>
    }
 8002e5a:	bf00      	nop
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <_ZNSt14__array_traitsIcLj1024EE6_S_refERA1024_Kcj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8002e62:	b480      	push	{r7}
 8002e64:	b083      	sub	sp, #12
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
 8002e6a:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	4413      	add	r3, r2
 8002e72:	4618      	mov	r0, r3
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr

08002e7e <_ZNSt14__array_traitsIcLj100EE6_S_ptrERA100_Kc>:
      _S_ptr(const _Type& __t) noexcept
 8002e7e:	b480      	push	{r7}
 8002e80:	b083      	sub	sp, #12
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4618      	mov	r0, r3
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <_ZSt10to_addressIcEPT_S1_>:
   * @return @c __ptr
   * @ingroup pointer_abstractions
  */
  template<typename _Tp>
    constexpr _Tp*
    to_address(_Tp* __ptr) noexcept
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
    { return std::__to_address(__ptr); }
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f000 f831 	bl	8002f04 <_ZSt12__to_addressIcEPT_S1_>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3708      	adds	r7, #8
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <_ZNSt14__array_traitsIfLj8EE6_S_ptrERA8_Kf>:
      _S_ptr(const _Type& __t) noexcept
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr

08002ec2 <_ZNSt14__array_traitsIfLj6EE6_S_ptrERA6_Kf>:
      _S_ptr(const _Type& __t) noexcept
 8002ec2:	b480      	push	{r7}
 8002ec4:	b083      	sub	sp, #12
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4618      	mov	r0, r3
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <_ZSt8_DestroyIP15Error_conditionEvT_S2_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
      if (std::__is_constant_evaluated())
 8002ee2:	f7fe fa87 	bl	80013f4 <_ZSt23__is_constant_evaluatedv>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d004      	beq.n	8002ef6 <_ZSt8_DestroyIP15Error_conditionEvT_S2_+0x1e>
	return _Destroy_aux<false>::__destroy(__first, __last);
 8002eec:	6839      	ldr	r1, [r7, #0]
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f000 f813 	bl	8002f1a <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_>
 8002ef4:	e003      	b.n	8002efe <_ZSt8_DestroyIP15Error_conditionEvT_S2_+0x26>
	__destroy(__first, __last);
 8002ef6:	6839      	ldr	r1, [r7, #0]
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f000 f827 	bl	8002f4c <_ZNSt12_Destroy_auxILb1EE9__destroyIP15Error_conditionEEvT_S4_>
    }
 8002efe:	3708      	adds	r7, #8
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <_ZSt12__to_addressIcEPT_S1_>:
    __to_address(_Tp* __ptr) noexcept
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
      return __ptr;
 8002f0c:	687b      	ldr	r3, [r7, #4]
    }
 8002f0e:	4618      	mov	r0, r3
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr

08002f1a <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_>:
	__destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b082      	sub	sp, #8
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
 8002f22:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 8002f24:	e009      	b.n	8002f3a <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_+0x20>
	    std::_Destroy(std::__addressof(*__first));
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f000 f81b 	bl	8002f62 <_ZSt11__addressofI15Error_conditionEPT_RS1_>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f000 f822 	bl	8002f78 <_ZSt8_DestroyI15Error_conditionEvPT_>
	  for (; __first != __last; ++__first)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	3304      	adds	r3, #4
 8002f38:	607b      	str	r3, [r7, #4]
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d1f1      	bne.n	8002f26 <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_+0xc>
	}
 8002f42:	bf00      	nop
 8002f44:	bf00      	nop
 8002f46:	3708      	adds	r7, #8
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <_ZNSt12_Destroy_auxILb1EE9__destroyIP15Error_conditionEEvT_S4_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
 8002f56:	bf00      	nop
 8002f58:	370c      	adds	r7, #12
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr

08002f62 <_ZSt11__addressofI15Error_conditionEPT_RS1_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8002f62:	b480      	push	{r7}
 8002f64:	b083      	sub	sp, #12
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <_ZSt8_DestroyI15Error_conditionEvPT_>:
    _Destroy(_Tp* __pointer)
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
      std::destroy_at(__pointer);
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f000 f804 	bl	8002f8e <_ZSt10destroy_atI15Error_conditionEvPT_>
    }
 8002f86:	bf00      	nop
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <_ZSt10destroy_atI15Error_conditionEvPT_>:
    destroy_at(_Tp* __location)
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
    }
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
	...

08002fa4 <_Z41__static_initialization_and_destruction_0ii>:
}
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	6039      	str	r1, [r7, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	f040 80c6 	bne.w	8003142 <_Z41__static_initialization_and_destruction_0ii+0x19e>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	f040 80c0 	bne.w	8003142 <_Z41__static_initialization_and_destruction_0ii+0x19e>
};
 8002fc2:	4b63      	ldr	r3, [pc, #396]	@ (8003150 <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 8002fc4:	2207      	movs	r2, #7
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	4a62      	ldr	r2, [pc, #392]	@ (8003154 <_Z41__static_initialization_and_destruction_0ii+0x1b0>)
 8002fca:	605a      	str	r2, [r3, #4]
 8002fcc:	4a62      	ldr	r2, [pc, #392]	@ (8003158 <_Z41__static_initialization_and_destruction_0ii+0x1b4>)
 8002fce:	609a      	str	r2, [r3, #8]
		{Error_condition::NEUTRAL_CURRENT_CAR,-0.3,0.3,data.current.value,TIME_TO_SLEEP,0}, //to check //acu_state 0 or 8?
 8002fd0:	4a62      	ldr	r2, [pc, #392]	@ (800315c <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8002fd2:	f8d2 21cc 	ldr.w	r2, [r2, #460]	@ 0x1cc
};
 8002fd6:	60da      	str	r2, [r3, #12]
 8002fd8:	4a61      	ldr	r2, [pc, #388]	@ (8003160 <_Z41__static_initialization_and_destruction_0ii+0x1bc>)
 8002fda:	611a      	str	r2, [r3, #16]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	751a      	strb	r2, [r3, #20]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	619a      	str	r2, [r3, #24]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	771a      	strb	r2, [r3, #28]
 8002fe8:	3320      	adds	r3, #32
 8002fea:	2200      	movs	r2, #0
 8002fec:	601a      	str	r2, [r3, #0]
 8002fee:	4a5d      	ldr	r2, [pc, #372]	@ (8003164 <_Z41__static_initialization_and_destruction_0ii+0x1c0>)
 8002ff0:	605a      	str	r2, [r3, #4]
 8002ff2:	4a5d      	ldr	r2, [pc, #372]	@ (8003168 <_Z41__static_initialization_and_destruction_0ii+0x1c4>)
 8002ff4:	609a      	str	r2, [r3, #8]
		{Error_condition::UNBALANCE,2000,50000,(float)(data.voltages.highest_cell_voltage-data.voltages.lowest_cell_voltage),ERROR_TIME,2},
 8002ff6:	4a59      	ldr	r2, [pc, #356]	@ (800315c <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8002ff8:	8b92      	ldrh	r2, [r2, #28]
 8002ffa:	4611      	mov	r1, r2
 8002ffc:	4a57      	ldr	r2, [pc, #348]	@ (800315c <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8002ffe:	8b52      	ldrh	r2, [r2, #26]
 8003000:	1a8a      	subs	r2, r1, r2
 8003002:	ee07 2a90 	vmov	s15, r2
 8003006:	eef8 7ae7 	vcvt.f32.s32	s15, s15
};
 800300a:	edc3 7a03 	vstr	s15, [r3, #12]
 800300e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003012:	611a      	str	r2, [r3, #16]
 8003014:	2202      	movs	r2, #2
 8003016:	751a      	strb	r2, [r3, #20]
 8003018:	2200      	movs	r2, #0
 800301a:	619a      	str	r2, [r3, #24]
 800301c:	2200      	movs	r2, #0
 800301e:	771a      	strb	r2, [r3, #28]
 8003020:	3320      	adds	r3, #32
 8003022:	2203      	movs	r2, #3
 8003024:	601a      	str	r2, [r3, #0]
 8003026:	4a51      	ldr	r2, [pc, #324]	@ (800316c <_Z41__static_initialization_and_destruction_0ii+0x1c8>)
 8003028:	605a      	str	r2, [r3, #4]
 800302a:	4a51      	ldr	r2, [pc, #324]	@ (8003170 <_Z41__static_initialization_and_destruction_0ii+0x1cc>)
 800302c:	609a      	str	r2, [r3, #8]
		{Error_condition::TEMPERATURE_WARNING,48,55,(float)data.temperatures.highest_temperature,ERROR_TIME_TEMPERATURES,3},
 800302e:	4a4b      	ldr	r2, [pc, #300]	@ (800315c <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8003030:	f892 2029 	ldrb.w	r2, [r2, #41]	@ 0x29
 8003034:	ee07 2a90 	vmov	s15, r2
 8003038:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 800303c:	edc3 7a03 	vstr	s15, [r3, #12]
 8003040:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003044:	611a      	str	r2, [r3, #16]
 8003046:	2203      	movs	r2, #3
 8003048:	751a      	strb	r2, [r3, #20]
 800304a:	2200      	movs	r2, #0
 800304c:	619a      	str	r2, [r3, #24]
 800304e:	2200      	movs	r2, #0
 8003050:	771a      	strb	r2, [r3, #28]
 8003052:	3320      	adds	r3, #32
 8003054:	2201      	movs	r2, #1
 8003056:	601a      	str	r2, [r3, #0]
 8003058:	f04f 0200 	mov.w	r2, #0
 800305c:	605a      	str	r2, [r3, #4]
 800305e:	4a45      	ldr	r2, [pc, #276]	@ (8003174 <_Z41__static_initialization_and_destruction_0ii+0x1d0>)
 8003060:	609a      	str	r2, [r3, #8]
		{Error_condition::VOLTAGE_LOW,0,30000,(float)data.voltages.lowest_cell_voltage,ERROR_TIME,4},
 8003062:	4a3e      	ldr	r2, [pc, #248]	@ (800315c <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8003064:	8b52      	ldrh	r2, [r2, #26]
 8003066:	ee07 2a90 	vmov	s15, r2
 800306a:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 800306e:	edc3 7a03 	vstr	s15, [r3, #12]
 8003072:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003076:	611a      	str	r2, [r3, #16]
 8003078:	2204      	movs	r2, #4
 800307a:	751a      	strb	r2, [r3, #20]
 800307c:	2200      	movs	r2, #0
 800307e:	619a      	str	r2, [r3, #24]
 8003080:	2200      	movs	r2, #0
 8003082:	771a      	strb	r2, [r3, #28]
 8003084:	3320      	adds	r3, #32
 8003086:	2202      	movs	r2, #2
 8003088:	601a      	str	r2, [r3, #0]
 800308a:	4a3b      	ldr	r2, [pc, #236]	@ (8003178 <_Z41__static_initialization_and_destruction_0ii+0x1d4>)
 800308c:	605a      	str	r2, [r3, #4]
 800308e:	4a3b      	ldr	r2, [pc, #236]	@ (800317c <_Z41__static_initialization_and_destruction_0ii+0x1d8>)
 8003090:	609a      	str	r2, [r3, #8]
		{Error_condition::VOLTAGE_HIGH,42200,500000,(float)data.voltages.highest_cell_voltage,ERROR_TIME,5},
 8003092:	4a32      	ldr	r2, [pc, #200]	@ (800315c <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8003094:	8b92      	ldrh	r2, [r2, #28]
 8003096:	ee07 2a90 	vmov	s15, r2
 800309a:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 800309e:	edc3 7a03 	vstr	s15, [r3, #12]
 80030a2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80030a6:	611a      	str	r2, [r3, #16]
 80030a8:	2205      	movs	r2, #5
 80030aa:	751a      	strb	r2, [r3, #20]
 80030ac:	2200      	movs	r2, #0
 80030ae:	619a      	str	r2, [r3, #24]
 80030b0:	2200      	movs	r2, #0
 80030b2:	771a      	strb	r2, [r3, #28]
 80030b4:	3320      	adds	r3, #32
 80030b6:	2204      	movs	r2, #4
 80030b8:	601a      	str	r2, [r3, #0]
 80030ba:	4a2d      	ldr	r2, [pc, #180]	@ (8003170 <_Z41__static_initialization_and_destruction_0ii+0x1cc>)
 80030bc:	605a      	str	r2, [r3, #4]
 80030be:	4a30      	ldr	r2, [pc, #192]	@ (8003180 <_Z41__static_initialization_and_destruction_0ii+0x1dc>)
 80030c0:	609a      	str	r2, [r3, #8]
		{Error_condition::TEMPERATURE_HIGH,55,120,(float)data.temperatures.highest_temperature,ERROR_TIME_TEMPERATURES,6},
 80030c2:	4a26      	ldr	r2, [pc, #152]	@ (800315c <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 80030c4:	f892 2029 	ldrb.w	r2, [r2, #41]	@ 0x29
 80030c8:	ee07 2a90 	vmov	s15, r2
 80030cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 80030d0:	edc3 7a03 	vstr	s15, [r3, #12]
 80030d4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80030d8:	611a      	str	r2, [r3, #16]
 80030da:	2206      	movs	r2, #6
 80030dc:	751a      	strb	r2, [r3, #20]
 80030de:	2200      	movs	r2, #0
 80030e0:	619a      	str	r2, [r3, #24]
 80030e2:	2200      	movs	r2, #0
 80030e4:	771a      	strb	r2, [r3, #28]
 80030e6:	3320      	adds	r3, #32
 80030e8:	2205      	movs	r2, #5
 80030ea:	601a      	str	r2, [r3, #0]
 80030ec:	4a25      	ldr	r2, [pc, #148]	@ (8003184 <_Z41__static_initialization_and_destruction_0ii+0x1e0>)
 80030ee:	605a      	str	r2, [r3, #4]
 80030f0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80030f4:	609a      	str	r2, [r3, #8]
		{Error_condition::TEMPERATURE_LOST,-1,1,data.temperatures.lowest_temperature,ERROR_TIME_TEMPERATURES,6},
 80030f6:	4a19      	ldr	r2, [pc, #100]	@ (800315c <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 80030f8:	f892 2028 	ldrb.w	r2, [r2, #40]	@ 0x28
};
 80030fc:	ee07 2a90 	vmov	s15, r2
 8003100:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003104:	edc3 7a03 	vstr	s15, [r3, #12]
 8003108:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800310c:	611a      	str	r2, [r3, #16]
 800310e:	2206      	movs	r2, #6
 8003110:	751a      	strb	r2, [r3, #20]
 8003112:	2200      	movs	r2, #0
 8003114:	619a      	str	r2, [r3, #24]
 8003116:	2200      	movs	r2, #0
 8003118:	771a      	strb	r2, [r3, #28]
 800311a:	3320      	adds	r3, #32
 800311c:	2206      	movs	r2, #6
 800311e:	601a      	str	r2, [r3, #0]
 8003120:	4a19      	ldr	r2, [pc, #100]	@ (8003188 <_Z41__static_initialization_and_destruction_0ii+0x1e4>)
 8003122:	605a      	str	r2, [r3, #4]
 8003124:	4a19      	ldr	r2, [pc, #100]	@ (800318c <_Z41__static_initialization_and_destruction_0ii+0x1e8>)
 8003126:	609a      	str	r2, [r3, #8]
		{Error_condition::CURRENT_HIGH,20,100,data.current.value,ERROR_TIME,7}
 8003128:	4a0c      	ldr	r2, [pc, #48]	@ (800315c <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 800312a:	f8d2 21cc 	ldr.w	r2, [r2, #460]	@ 0x1cc
};
 800312e:	60da      	str	r2, [r3, #12]
 8003130:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003134:	611a      	str	r2, [r3, #16]
 8003136:	2207      	movs	r2, #7
 8003138:	751a      	strb	r2, [r3, #20]
 800313a:	2200      	movs	r2, #0
 800313c:	619a      	str	r2, [r3, #24]
 800313e:	2200      	movs	r2, #0
 8003140:	771a      	strb	r2, [r3, #28]
}
 8003142:	bf00      	nop
 8003144:	370c      	adds	r7, #12
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	200005b4 	.word	0x200005b4
 8003154:	be99999a 	.word	0xbe99999a
 8003158:	3e99999a 	.word	0x3e99999a
 800315c:	20000b84 	.word	0x20000b84
 8003160:	00124f80 	.word	0x00124f80
 8003164:	44fa0000 	.word	0x44fa0000
 8003168:	47435000 	.word	0x47435000
 800316c:	42400000 	.word	0x42400000
 8003170:	425c0000 	.word	0x425c0000
 8003174:	46ea6000 	.word	0x46ea6000
 8003178:	4724d800 	.word	0x4724d800
 800317c:	48f42400 	.word	0x48f42400
 8003180:	42f00000 	.word	0x42f00000
 8003184:	bf800000 	.word	0xbf800000
 8003188:	41a00000 	.word	0x41a00000
 800318c:	42c80000 	.word	0x42c80000

08003190 <_ZN8PUTM_CAN6DeviceINS_8ASB_mainEE8set_dataERKNS_14Can_rx_messageE>:
    static_assert(sizeof(Device_data_type) <= 8);
  };

  Device_data_type data{};

  void set_data(const Can_rx_message &m) override {
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
    new_data = true;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2201      	movs	r2, #1
 800319e:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	1dd8      	adds	r0, r3, #7
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	331c      	adds	r3, #28
 80031a8:	2205      	movs	r2, #5
 80031aa:	4619      	mov	r1, r3
 80031ac:	f013 feb3 	bl	8016f16 <memcpy>
  }
 80031b0:	bf00      	nop
 80031b2:	3708      	adds	r7, #8
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <_ZN8PUTM_CAN6DeviceINS_17YawProbe_air_flowEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
    new_data = true;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2201      	movs	r2, #1
 80031c6:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	1dd8      	adds	r0, r3, #7
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	331c      	adds	r3, #28
 80031d0:	2203      	movs	r2, #3
 80031d2:	4619      	mov	r1, r3
 80031d4:	f013 fe9f 	bl	8016f16 <memcpy>
  }
 80031d8:	bf00      	nop
 80031da:	3708      	adds	r7, #8
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <_ZN8PUTM_CAN6DeviceINS_14WheelTemp_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
    new_data = true;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	1dd8      	adds	r0, r3, #7
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	331c      	adds	r3, #28
 80031f8:	2208      	movs	r2, #8
 80031fa:	4619      	mov	r1, r3
 80031fc:	f013 fe8b 	bl	8016f16 <memcpy>
  }
 8003200:	bf00      	nop
 8003202:	3708      	adds	r7, #8
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <_ZN8PUTM_CAN6DeviceINS_14Telemetry_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2201      	movs	r2, #1
 8003216:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	3307      	adds	r3, #7
 800321c:	683a      	ldr	r2, [r7, #0]
 800321e:	321c      	adds	r2, #28
 8003220:	6812      	ldr	r2, [r2, #0]
 8003222:	601a      	str	r2, [r3, #0]
  }
 8003224:	bf00      	nop
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <_ZN8PUTM_CAN6DeviceINS_11TC_imu_gyroEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	6039      	str	r1, [r7, #0]
    new_data = true;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2201      	movs	r2, #1
 800323e:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	1dd8      	adds	r0, r3, #7
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	331c      	adds	r3, #28
 8003248:	2206      	movs	r2, #6
 800324a:	4619      	mov	r1, r3
 800324c:	f013 fe63 	bl	8016f16 <memcpy>
  }
 8003250:	bf00      	nop
 8003252:	3708      	adds	r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <_ZN8PUTM_CAN6DeviceINS_10TC_imu_accEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	1dd8      	adds	r0, r3, #7
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	331c      	adds	r3, #28
 8003270:	2206      	movs	r2, #6
 8003272:	4619      	mov	r1, r3
 8003274:	f013 fe4f 	bl	8016f16 <memcpy>
  }
 8003278:	bf00      	nop
 800327a:	3708      	adds	r7, #8
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <_ZN8PUTM_CAN6DeviceINS_15TC_temperaturesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
    new_data = true;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2201      	movs	r2, #1
 800328e:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	1dd8      	adds	r0, r3, #7
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	331c      	adds	r3, #28
 8003298:	2206      	movs	r2, #6
 800329a:	4619      	mov	r1, r3
 800329c:	f013 fe3b 	bl	8016f16 <memcpy>
  }
 80032a0:	bf00      	nop
 80032a2:	3708      	adds	r7, #8
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <_ZN8PUTM_CAN6DeviceINS_19TC_wheel_velocitiesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
    new_data = true;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	1dd8      	adds	r0, r3, #7
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	331c      	adds	r3, #28
 80032c0:	2208      	movs	r2, #8
 80032c2:	4619      	mov	r1, r3
 80032c4:	f013 fe27 	bl	8016f16 <memcpy>
  }
 80032c8:	bf00      	nop
 80032ca:	3708      	adds	r7, #8
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <_ZN8PUTM_CAN6DeviceINS_18TC_rear_suspensionEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
    new_data = true;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2201      	movs	r2, #1
 80032de:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	3307      	adds	r3, #7
 80032e4:	683a      	ldr	r2, [r7, #0]
 80032e6:	321c      	adds	r2, #28
 80032e8:	6812      	ldr	r2, [r2, #0]
 80032ea:	601a      	str	r2, [r3, #0]
  }
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <_ZN8PUTM_CAN6DeviceINS_7TC_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2201      	movs	r2, #1
 8003306:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	1dd8      	adds	r0, r3, #7
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	331c      	adds	r3, #28
 8003310:	2208      	movs	r2, #8
 8003312:	4619      	mov	r1, r3
 8003314:	f013 fdff 	bl	8016f16 <memcpy>
  }
 8003318:	bf00      	nop
 800331a:	3708      	adds	r7, #8
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <_ZN8PUTM_CAN6DeviceINS_9SWPS_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
    new_data = true;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2201      	movs	r2, #1
 800332e:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	3307      	adds	r3, #7
 8003334:	683a      	ldr	r2, [r7, #0]
 8003336:	321c      	adds	r2, #28
 8003338:	8812      	ldrh	r2, [r2, #0]
 800333a:	b292      	uxth	r2, r2
 800333c:	801a      	strh	r2, [r3, #0]
  }
 800333e:	bf00      	nop
 8003340:	370c      	adds	r7, #12
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr

0800334a <_ZN8PUTM_CAN6DeviceINS_20Steering_Wheel_eventEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800334a:	b580      	push	{r7, lr}
 800334c:	b082      	sub	sp, #8
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
 8003352:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	1dd8      	adds	r0, r3, #7
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	331c      	adds	r3, #28
 8003362:	2203      	movs	r2, #3
 8003364:	4619      	mov	r1, r3
 8003366:	f013 fdd6 	bl	8016f16 <memcpy>
  }
 800336a:	bf00      	nop
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <_ZN8PUTM_CAN6DeviceINS_19Steering_Wheel_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003372:	b580      	push	{r7, lr}
 8003374:	b082      	sub	sp, #8
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
 800337a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	1dd8      	adds	r0, r3, #7
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	331c      	adds	r3, #28
 800338a:	2203      	movs	r2, #3
 800338c:	4619      	mov	r1, r3
 800338e:	f013 fdc2 	bl	8016f16 <memcpy>
  }
 8003392:	bf00      	nop
 8003394:	3708      	adds	r7, #8
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <_ZN8PUTM_CAN6DeviceINS_9SF_safetyEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800339a:	b580      	push	{r7, lr}
 800339c:	b082      	sub	sp, #8
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
 80033a2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	1dd8      	adds	r0, r3, #7
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	331c      	adds	r3, #28
 80033b2:	2205      	movs	r2, #5
 80033b4:	4619      	mov	r1, r3
 80033b6:	f013 fdae 	bl	8016f16 <memcpy>
  }
 80033ba:	bf00      	nop
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <_ZN8PUTM_CAN6DeviceINS_18SF_PassiveElementsEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b082      	sub	sp, #8
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
 80033ca:	6039      	str	r1, [r7, #0]
    new_data = true;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	1dd8      	adds	r0, r3, #7
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	331c      	adds	r3, #28
 80033da:	2208      	movs	r2, #8
 80033dc:	4619      	mov	r1, r3
 80033de:	f013 fd9a 	bl	8016f16 <memcpy>
  }
 80033e2:	bf00      	nop
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <_ZN8PUTM_CAN6DeviceINS_9SF_SupplyEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b082      	sub	sp, #8
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
 80033f2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2201      	movs	r2, #1
 80033f8:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	1dd8      	adds	r0, r3, #7
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	331c      	adds	r3, #28
 8003402:	2208      	movs	r2, #8
 8003404:	4619      	mov	r1, r3
 8003406:	f013 fd86 	bl	8016f16 <memcpy>
  }
 800340a:	bf00      	nop
 800340c:	3708      	adds	r7, #8
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <_ZN8PUTM_CAN6DeviceINS_23SF_LegendaryDVAndSupplyEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003412:	b580      	push	{r7, lr}
 8003414:	b082      	sub	sp, #8
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
 800341a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	1dd8      	adds	r0, r3, #7
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	331c      	adds	r3, #28
 800342a:	2208      	movs	r2, #8
 800342c:	4619      	mov	r1, r3
 800342e:	f013 fd72 	bl	8016f16 <memcpy>
  }
 8003432:	bf00      	nop
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <_ZN8PUTM_CAN6DeviceINS_7SF_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800343a:	b580      	push	{r7, lr}
 800343c:	b082      	sub	sp, #8
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
 8003442:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	1dd8      	adds	r0, r3, #7
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	331c      	adds	r3, #28
 8003452:	2205      	movs	r2, #5
 8003454:	4619      	mov	r1, r3
 8003456:	f013 fd5e 	bl	8016f16 <memcpy>
  }
 800345a:	bf00      	nop
 800345c:	3708      	adds	r7, #8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}

08003462 <_ZN8PUTM_CAN6DeviceINS_22Lap_timer_Skidpad_timeEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003462:	b580      	push	{r7, lr}
 8003464:	b082      	sub	sp, #8
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
 800346a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2201      	movs	r2, #1
 8003470:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	1dd8      	adds	r0, r3, #7
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	331c      	adds	r3, #28
 800347a:	2205      	movs	r2, #5
 800347c:	4619      	mov	r1, r3
 800347e:	f013 fd4a 	bl	8016f16 <memcpy>
  }
 8003482:	bf00      	nop
 8003484:	3708      	adds	r7, #8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <_ZN8PUTM_CAN6DeviceINS_18Lap_timer_Lap_timeEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800348a:	b580      	push	{r7, lr}
 800348c:	b082      	sub	sp, #8
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
 8003492:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	1dd8      	adds	r0, r3, #7
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	331c      	adds	r3, #28
 80034a2:	2205      	movs	r2, #5
 80034a4:	4619      	mov	r1, r3
 80034a6:	f013 fd36 	bl	8016f16 <memcpy>
  }
 80034aa:	bf00      	nop
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <_ZN8PUTM_CAN6DeviceINS_18Lap_timer_Acc_timeEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b082      	sub	sp, #8
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
 80034ba:	6039      	str	r1, [r7, #0]
    new_data = true;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2201      	movs	r2, #1
 80034c0:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	1dd8      	adds	r0, r3, #7
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	331c      	adds	r3, #28
 80034ca:	2205      	movs	r2, #5
 80034cc:	4619      	mov	r1, r3
 80034ce:	f013 fd22 	bl	8016f16 <memcpy>
  }
 80034d2:	bf00      	nop
 80034d4:	3708      	adds	r7, #8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}

080034da <_ZN8PUTM_CAN6DeviceINS_16Lap_timer_SectorEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80034da:	b580      	push	{r7, lr}
 80034dc:	b082      	sub	sp, #8
 80034de:	af00      	add	r7, sp, #0
 80034e0:	6078      	str	r0, [r7, #4]
 80034e2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	1dd8      	adds	r0, r3, #7
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	331c      	adds	r3, #28
 80034f2:	2206      	movs	r2, #6
 80034f4:	4619      	mov	r1, r3
 80034f6:	f013 fd0e 	bl	8016f16 <memcpy>
  }
 80034fa:	bf00      	nop
 80034fc:	3708      	adds	r7, #8
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}

08003502 <_ZN8PUTM_CAN6DeviceINS_14Lap_timer_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003502:	b480      	push	{r7}
 8003504:	b083      	sub	sp, #12
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
 800350a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	3307      	adds	r3, #7
 8003516:	683a      	ldr	r2, [r7, #0]
 8003518:	321c      	adds	r2, #28
 800351a:	7812      	ldrb	r2, [r2, #0]
 800351c:	701a      	strb	r2, [r3, #0]
  }
 800351e:	bf00      	nop
 8003520:	370c      	adds	r7, #12
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr

0800352a <_ZN8PUTM_CAN6DeviceINS_13DV_TC_controlEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800352a:	b580      	push	{r7, lr}
 800352c:	b082      	sub	sp, #8
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
 8003532:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2201      	movs	r2, #1
 8003538:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	1dd8      	adds	r0, r3, #7
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	331c      	adds	r3, #28
 8003542:	2205      	movs	r2, #5
 8003544:	4619      	mov	r1, r3
 8003546:	f013 fce6 	bl	8016f16 <memcpy>
  }
 800354a:	bf00      	nop
 800354c:	3708      	adds	r7, #8
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <_ZN8PUTM_CAN6DeviceINS_6DV_AssEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003552:	b480      	push	{r7}
 8003554:	b083      	sub	sp, #12
 8003556:	af00      	add	r7, sp, #0
 8003558:	6078      	str	r0, [r7, #4]
 800355a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	3307      	adds	r3, #7
 8003566:	683a      	ldr	r2, [r7, #0]
 8003568:	321c      	adds	r2, #28
 800356a:	7812      	ldrb	r2, [r2, #0]
 800356c:	701a      	strb	r2, [r3, #0]
  }
 800356e:	bf00      	nop
 8003570:	370c      	adds	r7, #12
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr

0800357a <_ZN8PUTM_CAN6DeviceINS_25Dash_steering_wheel_angleEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800357a:	b480      	push	{r7}
 800357c:	b083      	sub	sp, #12
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
 8003582:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	3307      	adds	r3, #7
 800358e:	683a      	ldr	r2, [r7, #0]
 8003590:	321c      	adds	r2, #28
 8003592:	8812      	ldrh	r2, [r2, #0]
 8003594:	b292      	uxth	r2, r2
 8003596:	801a      	strh	r2, [r3, #0]
  }
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <_ZN8PUTM_CAN6DeviceINS_17Dash_lap_finishedEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
    new_data = true;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	3307      	adds	r3, #7
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	321c      	adds	r2, #28
 80035bc:	6812      	ldr	r2, [r2, #0]
 80035be:	601a      	str	r2, [r3, #0]
  }
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <_ZN8PUTM_CAN6DeviceINS_27Dash_steering_wheel_requestEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
    new_data = true;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2201      	movs	r2, #1
 80035da:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3307      	adds	r3, #7
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	321c      	adds	r2, #28
 80035e4:	7812      	ldrb	r2, [r2, #0]
 80035e6:	701a      	strb	r2, [r3, #0]
  }
 80035e8:	bf00      	nop
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <_ZN8PUTM_CAN6DeviceINS_26Dash_Smart_Fuses_FAN_speedEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
    new_data = true;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	3307      	adds	r3, #7
 8003608:	683a      	ldr	r2, [r7, #0]
 800360a:	321c      	adds	r2, #28
 800360c:	8812      	ldrh	r2, [r2, #0]
 800360e:	b292      	uxth	r2, r2
 8003610:	801a      	strh	r2, [r3, #0]
  }
 8003612:	bf00      	nop
 8003614:	370c      	adds	r7, #12
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr

0800361e <_ZN8PUTM_CAN6DeviceINS_8Dash_TCSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800361e:	b580      	push	{r7, lr}
 8003620:	b082      	sub	sp, #8
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
 8003626:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	1dd8      	adds	r0, r3, #7
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	331c      	adds	r3, #28
 8003636:	2208      	movs	r2, #8
 8003638:	4619      	mov	r1, r3
 800363a:	f013 fc6c 	bl	8016f16 <memcpy>
  }
 800363e:	bf00      	nop
 8003640:	3708      	adds	r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <_ZN8PUTM_CAN6DeviceINS_9Dash_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003646:	b480      	push	{r7}
 8003648:	b083      	sub	sp, #12
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
 800364e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	3307      	adds	r3, #7
 800365a:	683a      	ldr	r2, [r7, #0]
 800365c:	321c      	adds	r2, #28
 800365e:	7812      	ldrb	r2, [r2, #0]
 8003660:	701a      	strb	r2, [r3, #0]
  }
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr

0800366e <_ZN8PUTM_CAN6DeviceINS_18BMS_LV_temperatureEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800366e:	b580      	push	{r7, lr}
 8003670:	b082      	sub	sp, #8
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
 8003676:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2201      	movs	r2, #1
 800367c:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	1dd8      	adds	r0, r3, #7
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	331c      	adds	r3, #28
 8003686:	2208      	movs	r2, #8
 8003688:	4619      	mov	r1, r3
 800368a:	f013 fc44 	bl	8016f16 <memcpy>
  }
 800368e:	bf00      	nop
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <_ZN8PUTM_CAN6DeviceINS_11BMS_LV_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003696:	b580      	push	{r7, lr}
 8003698:	b082      	sub	sp, #8
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
 800369e:	6039      	str	r1, [r7, #0]
    new_data = true;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	1dd8      	adds	r0, r3, #7
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	331c      	adds	r3, #28
 80036ae:	2206      	movs	r2, #6
 80036b0:	4619      	mov	r1, r3
 80036b2:	f013 fc30 	bl	8016f16 <memcpy>
  }
 80036b6:	bf00      	nop
 80036b8:	3708      	adds	r7, #8
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <_ZN8PUTM_CAN6DeviceINS_20BMS_HV_cell_voltagesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80036be:	b580      	push	{r7, lr}
 80036c0:	b082      	sub	sp, #8
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
 80036c6:	6039      	str	r1, [r7, #0]
    new_data = true;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	1dd8      	adds	r0, r3, #7
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	331c      	adds	r3, #28
 80036d6:	2208      	movs	r2, #8
 80036d8:	4619      	mov	r1, r3
 80036da:	f013 fc1c 	bl	8016f16 <memcpy>
  }
 80036de:	bf00      	nop
 80036e0:	3708      	adds	r7, #8
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}

080036e6 <_ZN8PUTM_CAN6DeviceINS_11BMS_HV_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80036e6:	b580      	push	{r7, lr}
 80036e8:	b082      	sub	sp, #8
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]
 80036ee:	6039      	str	r1, [r7, #0]
    new_data = true;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	1dd8      	adds	r0, r3, #7
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	331c      	adds	r3, #28
 80036fe:	2208      	movs	r2, #8
 8003700:	4619      	mov	r1, r3
 8003702:	f013 fc08 	bl	8016f16 <memcpy>
  }
 8003706:	bf00      	nop
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <_ZN8PUTM_CAN6DeviceINS_12AQ_ts_buttonEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800370e:	b480      	push	{r7}
 8003710:	b083      	sub	sp, #12
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
 8003716:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	3307      	adds	r3, #7
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	321c      	adds	r2, #28
 8003726:	7812      	ldrb	r2, [r2, #0]
 8003728:	701a      	strb	r2, [r3, #0]
  }
 800372a:	bf00      	nop
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr

08003736 <_ZN8PUTM_CAN6DeviceINS_12AQ_gyroscopeEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003736:	b580      	push	{r7, lr}
 8003738:	b082      	sub	sp, #8
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
 800373e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	1dd8      	adds	r0, r3, #7
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	331c      	adds	r3, #28
 800374e:	2206      	movs	r2, #6
 8003750:	4619      	mov	r1, r3
 8003752:	f013 fbe0 	bl	8016f16 <memcpy>
  }
 8003756:	bf00      	nop
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}

0800375e <_ZN8PUTM_CAN6DeviceINS_15AQ_accelerationEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800375e:	b580      	push	{r7, lr}
 8003760:	b082      	sub	sp, #8
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
 8003766:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	1dd8      	adds	r0, r3, #7
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	331c      	adds	r3, #28
 8003776:	2206      	movs	r2, #6
 8003778:	4619      	mov	r1, r3
 800377a:	f013 fbcc 	bl	8016f16 <memcpy>
  }
 800377e:	bf00      	nop
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <_ZN8PUTM_CAN6DeviceINS_7AQ_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8003786:	b580      	push	{r7, lr}
 8003788:	b082      	sub	sp, #8
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
 800378e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	1dd8      	adds	r0, r3, #7
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	331c      	adds	r3, #28
 800379e:	2208      	movs	r2, #8
 80037a0:	4619      	mov	r1, r3
 80037a2:	f013 fbb8 	bl	8016f16 <memcpy>
  }
 80037a6:	bf00      	nop
 80037a8:	3708      	adds	r7, #8
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <_ZN8PUTM_CAN6DeviceINS_9Apps_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b082      	sub	sp, #8
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
 80037b6:	6039      	str	r1, [r7, #0]
    new_data = true;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	719a      	strb	r2, [r3, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	1dd8      	adds	r0, r3, #7
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	331c      	adds	r3, #28
 80037c6:	2205      	movs	r2, #5
 80037c8:	4619      	mov	r1, r3
 80037ca:	f013 fba4 	bl	8016f16 <memcpy>
  }
 80037ce:	bf00      	nop
 80037d0:	3708      	adds	r7, #8
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <_GLOBAL__sub_I__ZN8PUTM_CAN3canE>:
 80037d6:	b580      	push	{r7, lr}
 80037d8:	af00      	add	r7, sp, #0
 80037da:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80037de:	2001      	movs	r0, #1
 80037e0:	f7ff fbe0 	bl	8002fa4 <_Z41__static_initialization_and_destruction_0ii>
 80037e4:	bd80      	pop	{r7, pc}

080037e6 <_ZN22Battery_characteristicC1Ev>:
    Vttc2
};

float horner(const float *arry,unsigned int n, const float *x);

struct Battery_characteristic{
 80037e6:	b480      	push	{r7}
 80037e8:	b083      	sub	sp, #12
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	601a      	str	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	605a      	str	r2, [r3, #4]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4618      	mov	r0, r3
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <_ZN7SoC_EKFC1Ev>:
    float _Q_matrix[3];
    float _State_vector[3];
    

public:
    SoC_EKF() = default;
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4618      	mov	r0, r3
 8003814:	f7ff ffe7 	bl	80037e6 <_ZN22Battery_characteristicC1Ev>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	4618      	mov	r0, r3
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}

08003822 <_ZN15State_of_ChargeC1Ev>:
	float value_max;
	float value_min;

};

struct State_of_Charge{
 8003822:	b580      	push	{r7, lr}
 8003824:	b082      	sub	sp, #8
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4618      	mov	r0, r3
 800382e:	f7ff ffeb 	bl	8003808 <_ZN7SoC_EKFC1Ev>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4618      	mov	r0, r3
 8003836:	3708      	adds	r7, #8
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}

0800383c <_ZN4DataC1Ev>:
	bool discharge_activation;
	bool balance_on;
	uint32_t discharge_tick_end;
};

struct Data{
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f503 73ec 	add.w	r3, r3, #472	@ 0x1d8
 800384a:	4618      	mov	r0, r3
 800384c:	f7ff ffe9 	bl	8003822 <_ZN15State_of_ChargeC1Ev>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4618      	mov	r0, r3
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <_Z41__static_initialization_and_destruction_0ii>:
 *  Created on: May 22, 2022
 *      Author: Maks
 */
#include <global_variables.hpp>

Data data;
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2b01      	cmp	r3, #1
 800386a:	d107      	bne.n	800387c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003872:	4293      	cmp	r3, r2
 8003874:	d102      	bne.n	800387c <_Z41__static_initialization_and_destruction_0ii+0x20>
 8003876:	4803      	ldr	r0, [pc, #12]	@ (8003884 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8003878:	f7ff ffe0 	bl	800383c <_ZN4DataC1Ev>
 800387c:	bf00      	nop
 800387e:	3708      	adds	r7, #8
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	20000b84 	.word	0x20000b84

08003888 <_GLOBAL__sub_I_data>:
 8003888:	b580      	push	{r7, lr}
 800388a:	af00      	add	r7, sp, #0
 800388c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003890:	2001      	movs	r0, #1
 8003892:	f7ff ffe3 	bl	800385c <_Z41__static_initialization_and_destruction_0ii>
 8003896:	bd80      	pop	{r7, pc}

08003898 <_Z16init_PEC15_Tablev>:
uint16_t pec15Table[256];
uint16_t CRC15_POLY = 0x4599;
uint8_t ltcConfig[6] = {0xFC, (uint8_t)(1874 & 0xff), (uint8_t)((1874>>4)|(2625<<4)), (uint8_t)(2625>>4), 0, 0};

void init_PEC15_Table()
{
 8003898:	b480      	push	{r7}
 800389a:	b085      	sub	sp, #20
 800389c:	af00      	add	r7, sp, #0
	uint16_t remainder;
	for (int i = 0; i < 256; i++)
 800389e:	2300      	movs	r3, #0
 80038a0:	60bb      	str	r3, [r7, #8]
 80038a2:	e025      	b.n	80038f0 <_Z16init_PEC15_Tablev+0x58>
	{
		remainder = i << 7;
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	01db      	lsls	r3, r3, #7
 80038aa:	81fb      	strh	r3, [r7, #14]
		for (int bit = 8; bit > 0; --bit)
 80038ac:	2308      	movs	r3, #8
 80038ae:	607b      	str	r3, [r7, #4]
 80038b0:	e013      	b.n	80038da <_Z16init_PEC15_Tablev+0x42>
		{
			if (remainder & 0x4000)
 80038b2:	89fb      	ldrh	r3, [r7, #14]
 80038b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d008      	beq.n	80038ce <_Z16init_PEC15_Tablev+0x36>
			{
				remainder = ((remainder << 1));
 80038bc:	89fb      	ldrh	r3, [r7, #14]
 80038be:	005b      	lsls	r3, r3, #1
 80038c0:	81fb      	strh	r3, [r7, #14]
				remainder = (remainder ^ CRC15_POLY);
 80038c2:	4b10      	ldr	r3, [pc, #64]	@ (8003904 <_Z16init_PEC15_Tablev+0x6c>)
 80038c4:	881a      	ldrh	r2, [r3, #0]
 80038c6:	89fb      	ldrh	r3, [r7, #14]
 80038c8:	4053      	eors	r3, r2
 80038ca:	81fb      	strh	r3, [r7, #14]
 80038cc:	e002      	b.n	80038d4 <_Z16init_PEC15_Tablev+0x3c>
			}
			else
			{
				remainder = ((remainder << 1));
 80038ce:	89fb      	ldrh	r3, [r7, #14]
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	81fb      	strh	r3, [r7, #14]
		for (int bit = 8; bit > 0; --bit)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	3b01      	subs	r3, #1
 80038d8:	607b      	str	r3, [r7, #4]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	dce8      	bgt.n	80038b2 <_Z16init_PEC15_Tablev+0x1a>
			}
		}
		pec15Table[i] = remainder&0xFFFF;
 80038e0:	4909      	ldr	r1, [pc, #36]	@ (8003908 <_Z16init_PEC15_Tablev+0x70>)
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	89fa      	ldrh	r2, [r7, #14]
 80038e6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (int i = 0; i < 256; i++)
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	3301      	adds	r3, #1
 80038ee:	60bb      	str	r3, [r7, #8]
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	2bff      	cmp	r3, #255	@ 0xff
 80038f4:	ddd6      	ble.n	80038a4 <_Z16init_PEC15_Tablev+0xc>
	}
}
 80038f6:	bf00      	nop
 80038f8:	bf00      	nop
 80038fa:	3714      	adds	r7, #20
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr
 8003904:	20000284 	.word	0x20000284
 8003908:	20000e2c 	.word	0x20000e2c

0800390c <_Z5pec15Pci>:

uint16_t pec15(char *data , int len)
{
 800390c:	b480      	push	{r7}
 800390e:	b087      	sub	sp, #28
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	6039      	str	r1, [r7, #0]
	uint16_t remainder,address;
	remainder = 16;//PEC seed
 8003916:	2310      	movs	r3, #16
 8003918:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < len; i++)
 800391a:	2300      	movs	r3, #0
 800391c:	613b      	str	r3, [r7, #16]
 800391e:	e018      	b.n	8003952 <_Z5pec15Pci+0x46>
	{
		address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 8003920:	8afb      	ldrh	r3, [r7, #22]
 8003922:	09db      	lsrs	r3, r3, #7
 8003924:	b29b      	uxth	r3, r3
 8003926:	693a      	ldr	r2, [r7, #16]
 8003928:	6879      	ldr	r1, [r7, #4]
 800392a:	440a      	add	r2, r1
 800392c:	7812      	ldrb	r2, [r2, #0]
 800392e:	4053      	eors	r3, r2
 8003930:	b29b      	uxth	r3, r3
 8003932:	b2db      	uxtb	r3, r3
 8003934:	81fb      	strh	r3, [r7, #14]
		remainder = (remainder << 8 ) ^ pec15Table[address];
 8003936:	8afb      	ldrh	r3, [r7, #22]
 8003938:	021b      	lsls	r3, r3, #8
 800393a:	b21a      	sxth	r2, r3
 800393c:	89fb      	ldrh	r3, [r7, #14]
 800393e:	490b      	ldr	r1, [pc, #44]	@ (800396c <_Z5pec15Pci+0x60>)
 8003940:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003944:	b21b      	sxth	r3, r3
 8003946:	4053      	eors	r3, r2
 8003948:	b21b      	sxth	r3, r3
 800394a:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < len; i++)
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	3301      	adds	r3, #1
 8003950:	613b      	str	r3, [r7, #16]
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	429a      	cmp	r2, r3
 8003958:	dbe2      	blt.n	8003920 <_Z5pec15Pci+0x14>
	}
	return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 800395a:	8afb      	ldrh	r3, [r7, #22]
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	b29b      	uxth	r3, r3
}
 8003960:	4618      	mov	r0, r3
 8003962:	371c      	adds	r7, #28
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr
 800396c:	20000e2c 	.word	0x20000e2c

08003970 <_Z11LTC_wake_upv>:
 * Brief:	Send wakeup for LTC, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_wake_up()
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
	uint8_t tab[2] = {0xFF};
 8003976:	23ff      	movs	r3, #255	@ 0xff
 8003978:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 800397a:	2200      	movs	r2, #0
 800397c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003980:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003984:	f005 fede 	bl	8009744 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 2, 1);
 8003988:	1d39      	adds	r1, r7, #4
 800398a:	2301      	movs	r3, #1
 800398c:	2202      	movs	r2, #2
 800398e:	4807      	ldr	r0, [pc, #28]	@ (80039ac <_Z11LTC_wake_upv+0x3c>)
 8003990:	f009 f935 	bl	800cbfe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8003994:	2201      	movs	r2, #1
 8003996:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800399a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800399e:	f005 fed1 	bl	8009744 <HAL_GPIO_WritePin>
}
 80039a2:	bf00      	nop
 80039a4:	3708      	adds	r7, #8
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	20001218 	.word	0x20001218

080039b0 <_Z18LTC_start_cell_adcv>:
 * Brief:	Send adc config for ltc and start conversion, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_start_cell_adc()
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
	uint8_t tab[12];
	uint16_t pec;

	uint16_t cmd = (1<<15) | 0x01;
 80039b6:	f248 0301 	movw	r3, #32769	@ 0x8001
 80039ba:	81fb      	strh	r3, [r7, #14]
	// configuration
	tab[0] = (cmd>>8);
 80039bc:	89fb      	ldrh	r3, [r7, #14]
 80039be:	0a1b      	lsrs	r3, r3, #8
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 80039c6:	89fb      	ldrh	r3, [r7, #14]
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 80039cc:	463b      	mov	r3, r7
 80039ce:	2102      	movs	r1, #2
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7ff ff9b 	bl	800390c <_Z5pec15Pci>
 80039d6:	4603      	mov	r3, r0
 80039d8:	81bb      	strh	r3, [r7, #12]
	tab[2] = pec >> 8;
 80039da:	89bb      	ldrh	r3, [r7, #12]
 80039dc:	0a1b      	lsrs	r3, r3, #8
 80039de:	b29b      	uxth	r3, r3
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 80039e4:	89bb      	ldrh	r3, [r7, #12]
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	70fb      	strb	r3, [r7, #3]

	tab[4] = ltcConfig[0];
 80039ea:	4b38      	ldr	r3, [pc, #224]	@ (8003acc <_Z18LTC_start_cell_adcv+0x11c>)
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	713b      	strb	r3, [r7, #4]
	tab[5] = ltcConfig[1];
 80039f0:	4b36      	ldr	r3, [pc, #216]	@ (8003acc <_Z18LTC_start_cell_adcv+0x11c>)
 80039f2:	785b      	ldrb	r3, [r3, #1]
 80039f4:	717b      	strb	r3, [r7, #5]
	tab[6] = ltcConfig[2];
 80039f6:	4b35      	ldr	r3, [pc, #212]	@ (8003acc <_Z18LTC_start_cell_adcv+0x11c>)
 80039f8:	789b      	ldrb	r3, [r3, #2]
 80039fa:	71bb      	strb	r3, [r7, #6]
	tab[7] = ltcConfig[3];
 80039fc:	4b33      	ldr	r3, [pc, #204]	@ (8003acc <_Z18LTC_start_cell_adcv+0x11c>)
 80039fe:	78db      	ldrb	r3, [r3, #3]
 8003a00:	71fb      	strb	r3, [r7, #7]
	tab[8] = ltcConfig[4];
 8003a02:	4b32      	ldr	r3, [pc, #200]	@ (8003acc <_Z18LTC_start_cell_adcv+0x11c>)
 8003a04:	791b      	ldrb	r3, [r3, #4]
 8003a06:	723b      	strb	r3, [r7, #8]
	tab[9] = ltcConfig[5];
 8003a08:	4b30      	ldr	r3, [pc, #192]	@ (8003acc <_Z18LTC_start_cell_adcv+0x11c>)
 8003a0a:	795b      	ldrb	r3, [r3, #5]
 8003a0c:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 8003a0e:	463b      	mov	r3, r7
 8003a10:	3304      	adds	r3, #4
 8003a12:	2106      	movs	r1, #6
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7ff ff79 	bl	800390c <_Z5pec15Pci>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	81bb      	strh	r3, [r7, #12]
	tab[10] = pec >> 8;
 8003a1e:	89bb      	ldrh	r3, [r7, #12]
 8003a20:	0a1b      	lsrs	r3, r3, #8
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 8003a28:	89bb      	ldrh	r3, [r7, #12]
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	72fb      	strb	r3, [r7, #11]

	LTC_wake_up();
 8003a2e:	f7ff ff9f 	bl	8003970 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8003a32:	2200      	movs	r2, #0
 8003a34:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003a38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a3c:	f005 fe82 	bl	8009744 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 20);
 8003a40:	4639      	mov	r1, r7
 8003a42:	2314      	movs	r3, #20
 8003a44:	220c      	movs	r2, #12
 8003a46:	4822      	ldr	r0, [pc, #136]	@ (8003ad0 <_Z18LTC_start_cell_adcv+0x120>)
 8003a48:	f009 f8d9 	bl	800cbfe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003a52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a56:	f005 fe75 	bl	8009744 <HAL_GPIO_WritePin>


	// adc conversion

	memset(tab, 0, 12);
 8003a5a:	463b      	mov	r3, r7
 8003a5c:	220c      	movs	r2, #12
 8003a5e:	2100      	movs	r1, #0
 8003a60:	4618      	mov	r0, r3
 8003a62:	f013 f93e 	bl	8016ce2 <memset>

	//cmd = 0b1001100000 | (0b00 << 7); // discharge not permitted
	cmd = 0b1001110000 | (0b00 << 7); // discharge permitted
 8003a66:	f44f 731c 	mov.w	r3, #624	@ 0x270
 8003a6a:	81fb      	strh	r3, [r7, #14]
	tab[0] = cmd>>8;
 8003a6c:	89fb      	ldrh	r3, [r7, #14]
 8003a6e:	0a1b      	lsrs	r3, r3, #8
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8003a76:	89fb      	ldrh	r3, [r7, #14]
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8003a7c:	463b      	mov	r3, r7
 8003a7e:	2102      	movs	r1, #2
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7ff ff43 	bl	800390c <_Z5pec15Pci>
 8003a86:	4603      	mov	r3, r0
 8003a88:	81bb      	strh	r3, [r7, #12]
	tab[2] = pec >> 8;
 8003a8a:	89bb      	ldrh	r3, [r7, #12]
 8003a8c:	0a1b      	lsrs	r3, r3, #8
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8003a94:	89bb      	ldrh	r3, [r7, #12]
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	70fb      	strb	r3, [r7, #3]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003aa0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003aa4:	f005 fe4e 	bl	8009744 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 20);
 8003aa8:	4639      	mov	r1, r7
 8003aaa:	2314      	movs	r3, #20
 8003aac:	2204      	movs	r2, #4
 8003aae:	4808      	ldr	r0, [pc, #32]	@ (8003ad0 <_Z18LTC_start_cell_adcv+0x120>)
 8003ab0:	f009 f8a5 	bl	800cbfe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003aba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003abe:	f005 fe41 	bl	8009744 <HAL_GPIO_WritePin>
}
 8003ac2:	bf00      	nop
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	20000288 	.word	0x20000288
 8003ad0:	20001218 	.word	0x20001218

08003ad4 <_Z18LTC_get_values_adcPt>:
 * Brief:	Receveing adc data from ltc, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_get_values_adc(uint16_t *cell_values)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b0b8      	sub	sp, #224	@ 0xe0
 8003ad8:	af02      	add	r7, sp, #8
 8003ada:	6078      	str	r0, [r7, #4]
	uint8_t tab[100], rx_tab[100];
	uint16_t pec;

	// read cell voltage group A
	uint16_t cmd = (1<<15) | 0b100;
 8003adc:	f248 0304 	movw	r3, #32772	@ 0x8004
 8003ae0:	f8a7 30d6 	strh.w	r3, [r7, #214]	@ 0xd6
	memset(tab, 0, 12);
 8003ae4:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003ae8:	220c      	movs	r2, #12
 8003aea:	2100      	movs	r1, #0
 8003aec:	4618      	mov	r0, r3
 8003aee:	f013 f8f8 	bl	8016ce2 <memset>
	tab[0] = (cmd>>8);
 8003af2:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	@ 0xd6
 8003af6:	0a1b      	lsrs	r3, r3, #8
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
	tab[1] = cmd;
 8003b00:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	@ 0xd6
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
	pec = pec15((char*)tab, 2);
 8003b0a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003b0e:	2102      	movs	r1, #2
 8003b10:	4618      	mov	r0, r3
 8003b12:	f7ff fefb 	bl	800390c <_Z5pec15Pci>
 8003b16:	4603      	mov	r3, r0
 8003b18:	f8a7 30d4 	strh.w	r3, [r7, #212]	@ 0xd4
	tab[2] = pec >> 8;
 8003b1c:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	@ 0xd4
 8003b20:	0a1b      	lsrs	r3, r3, #8
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
	tab[3] = pec;
 8003b2a:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	@ 0xd4
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73

	LTC_wake_up();
 8003b34:	f7ff ff1c 	bl	8003970 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003b3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b42:	f005 fdff 	bl	8009744 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, tab, rx_tab, 12, 20);
 8003b46:	f107 020c 	add.w	r2, r7, #12
 8003b4a:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 8003b4e:	2314      	movs	r3, #20
 8003b50:	9300      	str	r3, [sp, #0]
 8003b52:	230c      	movs	r3, #12
 8003b54:	4849      	ldr	r0, [pc, #292]	@ (8003c7c <_Z18LTC_get_values_adcPt+0x1a8>)
 8003b56:	f009 f9c7 	bl	800cee8 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003b60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b64:	f005 fdee 	bl	8009744 <HAL_GPIO_WritePin>


	cell_values[0] = (uint16_t)rx_tab[4] | (((uint16_t)rx_tab[5])<<8);
 8003b68:	7c3b      	ldrb	r3, [r7, #16]
 8003b6a:	b21a      	sxth	r2, r3
 8003b6c:	7c7b      	ldrb	r3, [r7, #17]
 8003b6e:	021b      	lsls	r3, r3, #8
 8003b70:	b21b      	sxth	r3, r3
 8003b72:	4313      	orrs	r3, r2
 8003b74:	b21b      	sxth	r3, r3
 8003b76:	b29a      	uxth	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	801a      	strh	r2, [r3, #0]
	cell_values[1] = (uint16_t)rx_tab[6] | (((uint16_t)rx_tab[7])<<8);
 8003b7c:	7cbb      	ldrb	r3, [r7, #18]
 8003b7e:	b21a      	sxth	r2, r3
 8003b80:	7cfb      	ldrb	r3, [r7, #19]
 8003b82:	021b      	lsls	r3, r3, #8
 8003b84:	b21b      	sxth	r3, r3
 8003b86:	4313      	orrs	r3, r2
 8003b88:	b21a      	sxth	r2, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	3302      	adds	r3, #2
 8003b8e:	b292      	uxth	r2, r2
 8003b90:	801a      	strh	r2, [r3, #0]
	cell_values[2] = (uint16_t)rx_tab[8] | (((uint16_t)rx_tab[9])<<8);
 8003b92:	7d3b      	ldrb	r3, [r7, #20]
 8003b94:	b21a      	sxth	r2, r3
 8003b96:	7d7b      	ldrb	r3, [r7, #21]
 8003b98:	021b      	lsls	r3, r3, #8
 8003b9a:	b21b      	sxth	r3, r3
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	b21a      	sxth	r2, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	3304      	adds	r3, #4
 8003ba4:	b292      	uxth	r2, r2
 8003ba6:	801a      	strh	r2, [r3, #0]


	// read cell voltage group B
	cmd = (1<<15) | 0b110;
 8003ba8:	f248 0306 	movw	r3, #32774	@ 0x8006
 8003bac:	f8a7 30d6 	strh.w	r3, [r7, #214]	@ 0xd6
	memset(tab, 0, 12);
 8003bb0:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003bb4:	220c      	movs	r2, #12
 8003bb6:	2100      	movs	r1, #0
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f013 f892 	bl	8016ce2 <memset>
	tab[0] = (cmd>>8);
 8003bbe:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	@ 0xd6
 8003bc2:	0a1b      	lsrs	r3, r3, #8
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
	tab[1] = cmd;
 8003bcc:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	@ 0xd6
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
	pec = pec15((char*)tab, 2);
 8003bd6:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003bda:	2102      	movs	r1, #2
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7ff fe95 	bl	800390c <_Z5pec15Pci>
 8003be2:	4603      	mov	r3, r0
 8003be4:	f8a7 30d4 	strh.w	r3, [r7, #212]	@ 0xd4
	tab[2] = pec >> 8;
 8003be8:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	@ 0xd4
 8003bec:	0a1b      	lsrs	r3, r3, #8
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
	tab[3] = pec;
 8003bf6:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	@ 0xd4
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8003c00:	2200      	movs	r2, #0
 8003c02:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c0a:	f005 fd9b 	bl	8009744 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, tab, rx_tab, 12, 20);
 8003c0e:	f107 020c 	add.w	r2, r7, #12
 8003c12:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 8003c16:	2314      	movs	r3, #20
 8003c18:	9300      	str	r3, [sp, #0]
 8003c1a:	230c      	movs	r3, #12
 8003c1c:	4817      	ldr	r0, [pc, #92]	@ (8003c7c <_Z18LTC_get_values_adcPt+0x1a8>)
 8003c1e:	f009 f963 	bl	800cee8 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8003c22:	2201      	movs	r2, #1
 8003c24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c2c:	f005 fd8a 	bl	8009744 <HAL_GPIO_WritePin>

	cell_values[3] = (uint16_t)rx_tab[4] | (((uint16_t)rx_tab[5])<<8);
 8003c30:	7c3b      	ldrb	r3, [r7, #16]
 8003c32:	b21a      	sxth	r2, r3
 8003c34:	7c7b      	ldrb	r3, [r7, #17]
 8003c36:	021b      	lsls	r3, r3, #8
 8003c38:	b21b      	sxth	r3, r3
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	b21a      	sxth	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	3306      	adds	r3, #6
 8003c42:	b292      	uxth	r2, r2
 8003c44:	801a      	strh	r2, [r3, #0]
	cell_values[4] = (uint16_t)rx_tab[6] | (((uint16_t)rx_tab[7])<<8);
 8003c46:	7cbb      	ldrb	r3, [r7, #18]
 8003c48:	b21a      	sxth	r2, r3
 8003c4a:	7cfb      	ldrb	r3, [r7, #19]
 8003c4c:	021b      	lsls	r3, r3, #8
 8003c4e:	b21b      	sxth	r3, r3
 8003c50:	4313      	orrs	r3, r2
 8003c52:	b21a      	sxth	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	3308      	adds	r3, #8
 8003c58:	b292      	uxth	r2, r2
 8003c5a:	801a      	strh	r2, [r3, #0]
	cell_values[5] = (uint16_t)rx_tab[8] | (((uint16_t)rx_tab[9])<<8);
 8003c5c:	7d3b      	ldrb	r3, [r7, #20]
 8003c5e:	b21a      	sxth	r2, r3
 8003c60:	7d7b      	ldrb	r3, [r7, #21]
 8003c62:	021b      	lsls	r3, r3, #8
 8003c64:	b21b      	sxth	r3, r3
 8003c66:	4313      	orrs	r3, r2
 8003c68:	b21a      	sxth	r2, r3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	330a      	adds	r3, #10
 8003c6e:	b292      	uxth	r2, r2
 8003c70:	801a      	strh	r2, [r3, #0]


}
 8003c72:	bf00      	nop
 8003c74:	37d8      	adds	r7, #216	@ 0xd8
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	20001218 	.word	0x20001218

08003c80 <_Z8mute_disv>:
 * Brief:	Muting discharge
 * Param:	None
 * Retval:	None
 */
void mute_dis()
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b082      	sub	sp, #8
 8003c84:	af00      	add	r7, sp, #0
	uint8_t tab[4];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b101000;
 8003c86:	f248 0328 	movw	r3, #32808	@ 0x8028
 8003c8a:	80fb      	strh	r3, [r7, #6]
	memset(tab, 0, 4);
 8003c8c:	463b      	mov	r3, r7
 8003c8e:	2204      	movs	r2, #4
 8003c90:	2100      	movs	r1, #0
 8003c92:	4618      	mov	r0, r3
 8003c94:	f013 f825 	bl	8016ce2 <memset>
	tab[0] = (cmd>>8);
 8003c98:	88fb      	ldrh	r3, [r7, #6]
 8003c9a:	0a1b      	lsrs	r3, r3, #8
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8003ca2:	88fb      	ldrh	r3, [r7, #6]
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8003ca8:	463b      	mov	r3, r7
 8003caa:	2102      	movs	r1, #2
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7ff fe2d 	bl	800390c <_Z5pec15Pci>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	80bb      	strh	r3, [r7, #4]
	tab[2] = pec >> 8;
 8003cb6:	88bb      	ldrh	r3, [r7, #4]
 8003cb8:	0a1b      	lsrs	r3, r3, #8
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8003cc0:	88bb      	ldrh	r3, [r7, #4]
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	70fb      	strb	r3, [r7, #3]

	LTC_wake_up();
 8003cc6:	f7ff fe53 	bl	8003970 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003cd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003cd4:	f005 fd36 	bl	8009744 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 100);
 8003cd8:	4639      	mov	r1, r7
 8003cda:	2364      	movs	r3, #100	@ 0x64
 8003cdc:	2204      	movs	r2, #4
 8003cde:	4807      	ldr	r0, [pc, #28]	@ (8003cfc <_Z8mute_disv+0x7c>)
 8003ce0:	f008 ff8d 	bl	800cbfe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003cea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003cee:	f005 fd29 	bl	8009744 <HAL_GPIO_WritePin>
}
 8003cf2:	bf00      	nop
 8003cf4:	3708      	adds	r7, #8
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	20001218 	.word	0x20001218

08003d00 <_Z10unmute_disv>:
 * Brief:	Unmuting discharge
 * Param:	None
 * Retval:	None
 */
void unmute_dis()
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	af00      	add	r7, sp, #0
	uint8_t tab[4];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b101001;
 8003d06:	f248 0329 	movw	r3, #32809	@ 0x8029
 8003d0a:	80fb      	strh	r3, [r7, #6]
	memset(tab, 0, 4);
 8003d0c:	463b      	mov	r3, r7
 8003d0e:	2204      	movs	r2, #4
 8003d10:	2100      	movs	r1, #0
 8003d12:	4618      	mov	r0, r3
 8003d14:	f012 ffe5 	bl	8016ce2 <memset>
	tab[0] = (cmd>>8);
 8003d18:	88fb      	ldrh	r3, [r7, #6]
 8003d1a:	0a1b      	lsrs	r3, r3, #8
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8003d22:	88fb      	ldrh	r3, [r7, #6]
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8003d28:	463b      	mov	r3, r7
 8003d2a:	2102      	movs	r1, #2
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7ff fded 	bl	800390c <_Z5pec15Pci>
 8003d32:	4603      	mov	r3, r0
 8003d34:	80bb      	strh	r3, [r7, #4]
	tab[2] = pec >> 8;
 8003d36:	88bb      	ldrh	r3, [r7, #4]
 8003d38:	0a1b      	lsrs	r3, r3, #8
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8003d40:	88bb      	ldrh	r3, [r7, #4]
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	70fb      	strb	r3, [r7, #3]

	LTC_wake_up();
 8003d46:	f7ff fe13 	bl	8003970 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d54:	f005 fcf6 	bl	8009744 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 100);
 8003d58:	4639      	mov	r1, r7
 8003d5a:	2364      	movs	r3, #100	@ 0x64
 8003d5c:	2204      	movs	r2, #4
 8003d5e:	4807      	ldr	r0, [pc, #28]	@ (8003d7c <_Z10unmute_disv+0x7c>)
 8003d60:	f008 ff4d 	bl	800cbfe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8003d64:	2201      	movs	r2, #1
 8003d66:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d6e:	f005 fce9 	bl	8009744 <HAL_GPIO_WritePin>
}
 8003d72:	bf00      	nop
 8003d74:	3708      	adds	r7, #8
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	20001218 	.word	0x20001218

08003d80 <_Z21LTC_turn_on_dischargeiPb>:
 * Brief:	Send discharge configuration and start the discharge, BLOCKING MODE
 * Param:	cell: number of cell wanted to be discharged
 * Retval:	None
 */
void LTC_turn_on_discharge(int cell, bool *cellDischarge)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b086      	sub	sp, #24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
	uint8_t tab[12];
	uint16_t pec;

	unmute_dis();
 8003d8a:	f7ff ffb9 	bl	8003d00 <_Z10unmute_disv>

	uint16_t cmd = (1<<15) | 0b10100;
 8003d8e:	f248 0314 	movw	r3, #32788	@ 0x8014
 8003d92:	82fb      	strh	r3, [r7, #22]
	memset(tab, 0, 12);
 8003d94:	f107 0308 	add.w	r3, r7, #8
 8003d98:	220c      	movs	r2, #12
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f012 ffa0 	bl	8016ce2 <memset>
	tab[0] = (cmd>>8);
 8003da2:	8afb      	ldrh	r3, [r7, #22]
 8003da4:	0a1b      	lsrs	r3, r3, #8
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	723b      	strb	r3, [r7, #8]
	tab[1] = cmd;
 8003dac:	8afb      	ldrh	r3, [r7, #22]
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)tab, 2);
 8003db2:	f107 0308 	add.w	r3, r7, #8
 8003db6:	2102      	movs	r1, #2
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7ff fda7 	bl	800390c <_Z5pec15Pci>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	82bb      	strh	r3, [r7, #20]
	tab[2] = pec >> 8;
 8003dc2:	8abb      	ldrh	r3, [r7, #20]
 8003dc4:	0a1b      	lsrs	r3, r3, #8
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	72bb      	strb	r3, [r7, #10]
	tab[3] = pec;
 8003dcc:	8abb      	ldrh	r3, [r7, #20]
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	72fb      	strb	r3, [r7, #11]


	tab[4] = (cellDischarge[0]) | (cellDischarge[1] << 4); // 1, 2
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	b25a      	sxtb	r2, r3
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	3301      	adds	r3, #1
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	011b      	lsls	r3, r3, #4
 8003de0:	b25b      	sxtb	r3, r3
 8003de2:	4313      	orrs	r3, r2
 8003de4:	b25b      	sxtb	r3, r3
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	733b      	strb	r3, [r7, #12]
	tab[5] = (cellDischarge[2]) | (cellDischarge[3] << 4); // 3, 4
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	3302      	adds	r3, #2
 8003dee:	781b      	ldrb	r3, [r3, #0]
 8003df0:	b25a      	sxtb	r2, r3
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	3303      	adds	r3, #3
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	011b      	lsls	r3, r3, #4
 8003dfa:	b25b      	sxtb	r3, r3
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	b25b      	sxtb	r3, r3
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	737b      	strb	r3, [r7, #13]
	tab[6] = (cellDischarge[4]) | (cellDischarge[5] << 4); // 5, 6
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	3304      	adds	r3, #4
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	b25a      	sxtb	r2, r3
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	3305      	adds	r3, #5
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	011b      	lsls	r3, r3, #4
 8003e14:	b25b      	sxtb	r3, r3
 8003e16:	4313      	orrs	r3, r2
 8003e18:	b25b      	sxtb	r3, r3
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	73bb      	strb	r3, [r7, #14]
	tab[7] = 0;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	73fb      	strb	r3, [r7, #15]
	tab[8] = 0;
 8003e22:	2300      	movs	r3, #0
 8003e24:	743b      	strb	r3, [r7, #16]
	tab[9] = 0;
 8003e26:	2300      	movs	r3, #0
 8003e28:	747b      	strb	r3, [r7, #17]
	pec = pec15((char*)&tab[4], 6);
 8003e2a:	f107 0308 	add.w	r3, r7, #8
 8003e2e:	3304      	adds	r3, #4
 8003e30:	2106      	movs	r1, #6
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7ff fd6a 	bl	800390c <_Z5pec15Pci>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	82bb      	strh	r3, [r7, #20]
	tab[10] = pec >> 8;
 8003e3c:	8abb      	ldrh	r3, [r7, #20]
 8003e3e:	0a1b      	lsrs	r3, r3, #8
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	74bb      	strb	r3, [r7, #18]
	tab[11] = pec;
 8003e46:	8abb      	ldrh	r3, [r7, #20]
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	74fb      	strb	r3, [r7, #19]

	LTC_wake_up();
 8003e4c:	f7ff fd90 	bl	8003970 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8003e50:	2200      	movs	r2, #0
 8003e52:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003e56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e5a:	f005 fc73 	bl	8009744 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8003e5e:	f107 0108 	add.w	r1, r7, #8
 8003e62:	2364      	movs	r3, #100	@ 0x64
 8003e64:	220c      	movs	r2, #12
 8003e66:	483c      	ldr	r0, [pc, #240]	@ (8003f58 <_Z21LTC_turn_on_dischargeiPb+0x1d8>)
 8003e68:	f008 fec9 	bl	800cbfe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003e72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e76:	f005 fc65 	bl	8009744 <HAL_GPIO_WritePin>

	cmd = (1<<15) | 0x01;
 8003e7a:	f248 0301 	movw	r3, #32769	@ 0x8001
 8003e7e:	82fb      	strh	r3, [r7, #22]
	memset(tab, 0, 12);
 8003e80:	f107 0308 	add.w	r3, r7, #8
 8003e84:	220c      	movs	r2, #12
 8003e86:	2100      	movs	r1, #0
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f012 ff2a 	bl	8016ce2 <memset>
	// configuration
	tab[0] = (cmd>>8);
 8003e8e:	8afb      	ldrh	r3, [r7, #22]
 8003e90:	0a1b      	lsrs	r3, r3, #8
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	723b      	strb	r3, [r7, #8]
	tab[1] = cmd;
 8003e98:	8afb      	ldrh	r3, [r7, #22]
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)tab, 2);
 8003e9e:	f107 0308 	add.w	r3, r7, #8
 8003ea2:	2102      	movs	r1, #2
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7ff fd31 	bl	800390c <_Z5pec15Pci>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	82bb      	strh	r3, [r7, #20]
	tab[2] = pec >> 8;
 8003eae:	8abb      	ldrh	r3, [r7, #20]
 8003eb0:	0a1b      	lsrs	r3, r3, #8
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	72bb      	strb	r3, [r7, #10]
	tab[3] = pec;
 8003eb8:	8abb      	ldrh	r3, [r7, #20]
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	72fb      	strb	r3, [r7, #11]

	tab[4] = ltcConfig[0];
 8003ebe:	4b27      	ldr	r3, [pc, #156]	@ (8003f5c <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	733b      	strb	r3, [r7, #12]
	tab[5] = ltcConfig[1];
 8003ec4:	4b25      	ldr	r3, [pc, #148]	@ (8003f5c <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8003ec6:	785b      	ldrb	r3, [r3, #1]
 8003ec8:	737b      	strb	r3, [r7, #13]
	tab[6] = ltcConfig[2];
 8003eca:	4b24      	ldr	r3, [pc, #144]	@ (8003f5c <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8003ecc:	789b      	ldrb	r3, [r3, #2]
 8003ece:	73bb      	strb	r3, [r7, #14]
	tab[7] = ltcConfig[3];
 8003ed0:	4b22      	ldr	r3, [pc, #136]	@ (8003f5c <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8003ed2:	78db      	ldrb	r3, [r3, #3]
 8003ed4:	73fb      	strb	r3, [r7, #15]
	if(cell<7){
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2b06      	cmp	r3, #6
 8003eda:	dc0c      	bgt.n	8003ef6 <_Z21LTC_turn_on_dischargeiPb+0x176>
		ltcConfig[4] = ltcConfig[4] | (1 << (cell));
 8003edc:	4b1f      	ldr	r3, [pc, #124]	@ (8003f5c <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8003ede:	791b      	ldrb	r3, [r3, #4]
 8003ee0:	b25a      	sxtb	r2, r3
 8003ee2:	2101      	movs	r1, #1
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eea:	b25b      	sxtb	r3, r3
 8003eec:	4313      	orrs	r3, r2
 8003eee:	b25b      	sxtb	r3, r3
 8003ef0:	b2da      	uxtb	r2, r3
 8003ef2:	4b1a      	ldr	r3, [pc, #104]	@ (8003f5c <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8003ef4:	711a      	strb	r2, [r3, #4]
	}
	tab[8] = ltcConfig[4];
 8003ef6:	4b19      	ldr	r3, [pc, #100]	@ (8003f5c <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8003ef8:	791b      	ldrb	r3, [r3, #4]
 8003efa:	743b      	strb	r3, [r7, #16]
	tab[9] = ltcConfig[5];
 8003efc:	4b17      	ldr	r3, [pc, #92]	@ (8003f5c <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8003efe:	795b      	ldrb	r3, [r3, #5]
 8003f00:	747b      	strb	r3, [r7, #17]
	pec = pec15((char*)&tab[4], 6);
 8003f02:	f107 0308 	add.w	r3, r7, #8
 8003f06:	3304      	adds	r3, #4
 8003f08:	2106      	movs	r1, #6
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f7ff fcfe 	bl	800390c <_Z5pec15Pci>
 8003f10:	4603      	mov	r3, r0
 8003f12:	82bb      	strh	r3, [r7, #20]
	tab[10] = pec >> 8;
 8003f14:	8abb      	ldrh	r3, [r7, #20]
 8003f16:	0a1b      	lsrs	r3, r3, #8
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	74bb      	strb	r3, [r7, #18]
	tab[11] = pec;
 8003f1e:	8abb      	ldrh	r3, [r7, #20]
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	74fb      	strb	r3, [r7, #19]


	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8003f24:	2200      	movs	r2, #0
 8003f26:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003f2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f2e:	f005 fc09 	bl	8009744 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8003f32:	f107 0108 	add.w	r1, r7, #8
 8003f36:	2364      	movs	r3, #100	@ 0x64
 8003f38:	220c      	movs	r2, #12
 8003f3a:	4807      	ldr	r0, [pc, #28]	@ (8003f58 <_Z21LTC_turn_on_dischargeiPb+0x1d8>)
 8003f3c:	f008 fe5f 	bl	800cbfe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8003f40:	2201      	movs	r2, #1
 8003f42:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003f46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f4a:	f005 fbfb 	bl	8009744 <HAL_GPIO_WritePin>


}
 8003f4e:	bf00      	nop
 8003f50:	3718      	adds	r7, #24
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	20001218 	.word	0x20001218
 8003f5c:	20000288 	.word	0x20000288

08003f60 <_Z22LTC_turn_off_dischargev>:
 * Brief:	Turn off discharge, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_turn_off_discharge()
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b09a      	sub	sp, #104	@ 0x68
 8003f64:	af00      	add	r7, sp, #0

	uint8_t tab[100];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b10100;
 8003f66:	f248 0314 	movw	r3, #32788	@ 0x8014
 8003f6a:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	memset(tab, 0, 12);
 8003f6e:	463b      	mov	r3, r7
 8003f70:	220c      	movs	r2, #12
 8003f72:	2100      	movs	r1, #0
 8003f74:	4618      	mov	r0, r3
 8003f76:	f012 feb4 	bl	8016ce2 <memset>
	tab[0] = (cmd>>8);
 8003f7a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8003f7e:	0a1b      	lsrs	r3, r3, #8
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8003f86:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8003f8e:	463b      	mov	r3, r7
 8003f90:	2102      	movs	r1, #2
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7ff fcba 	bl	800390c <_Z5pec15Pci>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
	tab[2] = pec >> 8;
 8003f9e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8003fa2:	0a1b      	lsrs	r3, r3, #8
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8003faa:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	70fb      	strb	r3, [r7, #3]


	tab[4] = 0;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	713b      	strb	r3, [r7, #4]
	tab[5] = 0;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	717b      	strb	r3, [r7, #5]
	tab[6] = 0;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	71bb      	strb	r3, [r7, #6]
	tab[7] = 0;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	71fb      	strb	r3, [r7, #7]
	tab[8] = 0;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	723b      	strb	r3, [r7, #8]
	tab[9] = 0;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 8003fca:	463b      	mov	r3, r7
 8003fcc:	3304      	adds	r3, #4
 8003fce:	2106      	movs	r1, #6
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7ff fc9b 	bl	800390c <_Z5pec15Pci>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
	tab[10] = pec >> 8;
 8003fdc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8003fe0:	0a1b      	lsrs	r3, r3, #8
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 8003fe8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	72fb      	strb	r3, [r7, #11]

	LTC_wake_up();
 8003ff0:	f7ff fcbe 	bl	8003970 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003ffa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ffe:	f005 fba1 	bl	8009744 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8004002:	4639      	mov	r1, r7
 8004004:	2364      	movs	r3, #100	@ 0x64
 8004006:	220c      	movs	r2, #12
 8004008:	4838      	ldr	r0, [pc, #224]	@ (80040ec <_Z22LTC_turn_off_dischargev+0x18c>)
 800400a:	f008 fdf8 	bl	800cbfe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800400e:	2201      	movs	r2, #1
 8004010:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004014:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004018:	f005 fb94 	bl	8009744 <HAL_GPIO_WritePin>


	cmd = (1<<15) | 0x01;
 800401c:	f248 0301 	movw	r3, #32769	@ 0x8001
 8004020:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	memset(tab, 0, 12);
 8004024:	463b      	mov	r3, r7
 8004026:	220c      	movs	r2, #12
 8004028:	2100      	movs	r1, #0
 800402a:	4618      	mov	r0, r3
 800402c:	f012 fe59 	bl	8016ce2 <memset>
	// configuration
	tab[0] = (cmd>>8);
 8004030:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004034:	0a1b      	lsrs	r3, r3, #8
 8004036:	b29b      	uxth	r3, r3
 8004038:	b2db      	uxtb	r3, r3
 800403a:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 800403c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004040:	b2db      	uxtb	r3, r3
 8004042:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8004044:	463b      	mov	r3, r7
 8004046:	2102      	movs	r1, #2
 8004048:	4618      	mov	r0, r3
 800404a:	f7ff fc5f 	bl	800390c <_Z5pec15Pci>
 800404e:	4603      	mov	r3, r0
 8004050:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
	tab[2] = pec >> 8;
 8004054:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004058:	0a1b      	lsrs	r3, r3, #8
 800405a:	b29b      	uxth	r3, r3
 800405c:	b2db      	uxtb	r3, r3
 800405e:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8004060:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004064:	b2db      	uxtb	r3, r3
 8004066:	70fb      	strb	r3, [r7, #3]

	ltcConfig[4] = 0;
 8004068:	4b21      	ldr	r3, [pc, #132]	@ (80040f0 <_Z22LTC_turn_off_dischargev+0x190>)
 800406a:	2200      	movs	r2, #0
 800406c:	711a      	strb	r2, [r3, #4]

	tab[4] = ltcConfig[0];
 800406e:	4b20      	ldr	r3, [pc, #128]	@ (80040f0 <_Z22LTC_turn_off_dischargev+0x190>)
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	713b      	strb	r3, [r7, #4]
	tab[5] = ltcConfig[1];
 8004074:	4b1e      	ldr	r3, [pc, #120]	@ (80040f0 <_Z22LTC_turn_off_dischargev+0x190>)
 8004076:	785b      	ldrb	r3, [r3, #1]
 8004078:	717b      	strb	r3, [r7, #5]
	tab[6] = ltcConfig[2];
 800407a:	4b1d      	ldr	r3, [pc, #116]	@ (80040f0 <_Z22LTC_turn_off_dischargev+0x190>)
 800407c:	789b      	ldrb	r3, [r3, #2]
 800407e:	71bb      	strb	r3, [r7, #6]
	tab[7] = ltcConfig[3];
 8004080:	4b1b      	ldr	r3, [pc, #108]	@ (80040f0 <_Z22LTC_turn_off_dischargev+0x190>)
 8004082:	78db      	ldrb	r3, [r3, #3]
 8004084:	71fb      	strb	r3, [r7, #7]
	tab[8] = ltcConfig[4];
 8004086:	4b1a      	ldr	r3, [pc, #104]	@ (80040f0 <_Z22LTC_turn_off_dischargev+0x190>)
 8004088:	791b      	ldrb	r3, [r3, #4]
 800408a:	723b      	strb	r3, [r7, #8]
	tab[9] = ltcConfig[5];
 800408c:	4b18      	ldr	r3, [pc, #96]	@ (80040f0 <_Z22LTC_turn_off_dischargev+0x190>)
 800408e:	795b      	ldrb	r3, [r3, #5]
 8004090:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 8004092:	463b      	mov	r3, r7
 8004094:	3304      	adds	r3, #4
 8004096:	2106      	movs	r1, #6
 8004098:	4618      	mov	r0, r3
 800409a:	f7ff fc37 	bl	800390c <_Z5pec15Pci>
 800409e:	4603      	mov	r3, r0
 80040a0:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
	tab[10] = pec >> 8;
 80040a4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80040a8:	0a1b      	lsrs	r3, r3, #8
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 80040b0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	72fb      	strb	r3, [r7, #11]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80040b8:	2200      	movs	r2, #0
 80040ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80040be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80040c2:	f005 fb3f 	bl	8009744 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 80040c6:	4639      	mov	r1, r7
 80040c8:	2364      	movs	r3, #100	@ 0x64
 80040ca:	220c      	movs	r2, #12
 80040cc:	4807      	ldr	r0, [pc, #28]	@ (80040ec <_Z22LTC_turn_off_dischargev+0x18c>)
 80040ce:	f008 fd96 	bl	800cbfe <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80040d2:	2201      	movs	r2, #1
 80040d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80040d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80040dc:	f005 fb32 	bl	8009744 <HAL_GPIO_WritePin>

	mute_dis();
 80040e0:	f7ff fdce 	bl	8003c80 <_Z8mute_disv>
}
 80040e4:	bf00      	nop
 80040e6:	3768      	adds	r7, #104	@ 0x68
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	20001218 	.word	0x20001218
 80040f0:	20000288 	.word	0x20000288

080040f4 <_Z24temperature_calculationst>:
 * Brief:	Calculation of temperature, from value of measured voltage
 * Param:	value:	Value of voltage, LSB -> 0.1 mV
 * Retval:	Temperature in *C
 */
float temperature_calculations(uint16_t value)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b085      	sub	sp, #20
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	4603      	mov	r3, r0
 80040fc:	80fb      	strh	r3, [r7, #6]
	float retval = 0.0;
 80040fe:	f04f 0300 	mov.w	r3, #0
 8004102:	60fb      	str	r3, [r7, #12]
	for(unsigned int i = 1; i < 28; i++)
 8004104:	2301      	movs	r3, #1
 8004106:	60bb      	str	r3, [r7, #8]
 8004108:	e040      	b.n	800418c <_Z24temperature_calculationst+0x98>
	{
		if(value >= (uint16_t)temperature_map[i][0])
 800410a:	4a27      	ldr	r2, [pc, #156]	@ (80041a8 <_Z24temperature_calculationst+0xb4>)
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004112:	b29b      	uxth	r3, r3
 8004114:	88fa      	ldrh	r2, [r7, #6]
 8004116:	429a      	cmp	r2, r3
 8004118:	d335      	bcc.n	8004186 <_Z24temperature_calculationst+0x92>
		{
			// approximation
			retval = (float)temperature_map[i][1] - 5.0 * ((float)value-(float)temperature_map[i][0]) / ((float)temperature_map[i-1][0] - (float)temperature_map[i][0]);
 800411a:	4a23      	ldr	r2, [pc, #140]	@ (80041a8 <_Z24temperature_calculationst+0xb4>)
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	00db      	lsls	r3, r3, #3
 8004120:	4413      	add	r3, r2
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	ee07 3a90 	vmov	s15, r3
 8004128:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800412c:	88fb      	ldrh	r3, [r7, #6]
 800412e:	ee07 3a90 	vmov	s15, r3
 8004132:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004136:	4a1c      	ldr	r2, [pc, #112]	@ (80041a8 <_Z24temperature_calculationst+0xb4>)
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800413e:	ee07 3a90 	vmov	s15, r3
 8004142:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004146:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800414a:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800414e:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	3b01      	subs	r3, #1
 8004156:	4a14      	ldr	r2, [pc, #80]	@ (80041a8 <_Z24temperature_calculationst+0xb4>)
 8004158:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800415c:	ee07 3a90 	vmov	s15, r3
 8004160:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004164:	4a10      	ldr	r2, [pc, #64]	@ (80041a8 <_Z24temperature_calculationst+0xb4>)
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800416c:	ee07 3a90 	vmov	s15, r3
 8004170:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004174:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004178:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800417c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004180:	edc7 7a03 	vstr	s15, [r7, #12]
			break;
 8004184:	e005      	b.n	8004192 <_Z24temperature_calculationst+0x9e>
	for(unsigned int i = 1; i < 28; i++)
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	3301      	adds	r3, #1
 800418a:	60bb      	str	r3, [r7, #8]
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	2b1b      	cmp	r3, #27
 8004190:	d9bb      	bls.n	800410a <_Z24temperature_calculationst+0x16>
		}
	}
	return retval;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	ee07 3a90 	vmov	s15, r3
}
 8004198:	eeb0 0a67 	vmov.f32	s0, s15
 800419c:	3714      	adds	r7, #20
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop
 80041a8:	08019024 	.word	0x08019024

080041ac <_Z16get_temperaturesv>:
 * Brief:	Getting proper values of temperatures on every cell in *C
 * Param:	None
 * Retval:	None
 */
void get_temperatures()
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
	data.temperatures.average = 0;
 80041b2:	4b21      	ldr	r3, [pc, #132]	@ (8004238 <_Z16get_temperaturesv+0x8c>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	for(unsigned int i = 0; i < NUMBER_OF_TEMPERATURES; i++)
 80041ba:	2300      	movs	r3, #0
 80041bc:	607b      	str	r3, [r7, #4]
 80041be:	e029      	b.n	8004214 <_Z16get_temperaturesv+0x68>
	{
		data.temperatures.values[i] = (uint16_t)temperature_calculations(data.temperatures.adc[MAX_NUMBER_OF_TEMPERATURES-(i+1)]);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f1c3 0307 	rsb	r3, r3, #7
 80041c6:	4a1c      	ldr	r2, [pc, #112]	@ (8004238 <_Z16get_temperaturesv+0x8c>)
 80041c8:	3314      	adds	r3, #20
 80041ca:	005b      	lsls	r3, r3, #1
 80041cc:	4413      	add	r3, r2
 80041ce:	889b      	ldrh	r3, [r3, #4]
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7ff ff8e 	bl	80040f4 <_Z24temperature_calculationst>
 80041d8:	eef0 7a40 	vmov.f32	s15, s0
 80041dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041e0:	ee17 3a90 	vmov	r3, s15
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	b2d9      	uxtb	r1, r3
 80041e8:	4a13      	ldr	r2, [pc, #76]	@ (8004238 <_Z16get_temperaturesv+0x8c>)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4413      	add	r3, r2
 80041ee:	3320      	adds	r3, #32
 80041f0:	460a      	mov	r2, r1
 80041f2:	701a      	strb	r2, [r3, #0]
		data.temperatures.average += data.temperatures.values[i];
 80041f4:	4b10      	ldr	r3, [pc, #64]	@ (8004238 <_Z16get_temperaturesv+0x8c>)
 80041f6:	f893 202a 	ldrb.w	r2, [r3, #42]	@ 0x2a
 80041fa:	490f      	ldr	r1, [pc, #60]	@ (8004238 <_Z16get_temperaturesv+0x8c>)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	440b      	add	r3, r1
 8004200:	3320      	adds	r3, #32
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	4413      	add	r3, r2
 8004206:	b2da      	uxtb	r2, r3
 8004208:	4b0b      	ldr	r3, [pc, #44]	@ (8004238 <_Z16get_temperaturesv+0x8c>)
 800420a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	for(unsigned int i = 0; i < NUMBER_OF_TEMPERATURES; i++)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	3301      	adds	r3, #1
 8004212:	607b      	str	r3, [r7, #4]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2b07      	cmp	r3, #7
 8004218:	d9d2      	bls.n	80041c0 <_Z16get_temperaturesv+0x14>
	}
	data.temperatures.average = data.temperatures.average / NUMBER_OF_TEMPERATURES;
 800421a:	4b07      	ldr	r3, [pc, #28]	@ (8004238 <_Z16get_temperaturesv+0x8c>)
 800421c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8004220:	2b00      	cmp	r3, #0
 8004222:	da00      	bge.n	8004226 <_Z16get_temperaturesv+0x7a>
 8004224:	3307      	adds	r3, #7
 8004226:	10db      	asrs	r3, r3, #3
 8004228:	b2da      	uxtb	r2, r3
 800422a:	4b03      	ldr	r3, [pc, #12]	@ (8004238 <_Z16get_temperaturesv+0x8c>)
 800422c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
}
 8004230:	bf00      	nop
 8004232:	3708      	adds	r7, #8
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	20000b84 	.word	0x20000b84

0800423c <_Z15min_max_voltagev>:
/*
 * Brief:	Finding the highest and the lowest cell voltage and index of the highest one
 * Param:	None
 * Retval:	data.voltages.lowest_cell_voltage, data.voltages.highest_cell_voltage, data.voltages.highest_cell_voltage_index
 */
void min_max_voltage(){
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
	data.voltages.lowest_cell_voltage = data.voltages.cells[0];
 8004242:	4b1d      	ldr	r3, [pc, #116]	@ (80042b8 <_Z15min_max_voltagev+0x7c>)
 8004244:	881a      	ldrh	r2, [r3, #0]
 8004246:	4b1c      	ldr	r3, [pc, #112]	@ (80042b8 <_Z15min_max_voltagev+0x7c>)
 8004248:	835a      	strh	r2, [r3, #26]
	data.voltages.highest_cell_voltage = data.voltages.cells[0];
 800424a:	4b1b      	ldr	r3, [pc, #108]	@ (80042b8 <_Z15min_max_voltagev+0x7c>)
 800424c:	881a      	ldrh	r2, [r3, #0]
 800424e:	4b1a      	ldr	r3, [pc, #104]	@ (80042b8 <_Z15min_max_voltagev+0x7c>)
 8004250:	839a      	strh	r2, [r3, #28]
	data.voltages.highest_cell_voltage_index = 0;
 8004252:	4b19      	ldr	r3, [pc, #100]	@ (80042b8 <_Z15min_max_voltagev+0x7c>)
 8004254:	2200      	movs	r2, #0
 8004256:	749a      	strb	r2, [r3, #18]
	for(uint8_t i = 1; i < NUMBER_OF_CELLS; i++)
 8004258:	2301      	movs	r3, #1
 800425a:	71fb      	strb	r3, [r7, #7]
 800425c:	e021      	b.n	80042a2 <_Z15min_max_voltagev+0x66>
	{
		if(data.voltages.lowest_cell_voltage > data.voltages.cells[i])
 800425e:	4b16      	ldr	r3, [pc, #88]	@ (80042b8 <_Z15min_max_voltagev+0x7c>)
 8004260:	8b5a      	ldrh	r2, [r3, #26]
 8004262:	79fb      	ldrb	r3, [r7, #7]
 8004264:	4914      	ldr	r1, [pc, #80]	@ (80042b8 <_Z15min_max_voltagev+0x7c>)
 8004266:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800426a:	429a      	cmp	r2, r3
 800426c:	d905      	bls.n	800427a <_Z15min_max_voltagev+0x3e>
		{
			data.voltages.lowest_cell_voltage = data.voltages.cells[i];
 800426e:	79fb      	ldrb	r3, [r7, #7]
 8004270:	4a11      	ldr	r2, [pc, #68]	@ (80042b8 <_Z15min_max_voltagev+0x7c>)
 8004272:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004276:	4b10      	ldr	r3, [pc, #64]	@ (80042b8 <_Z15min_max_voltagev+0x7c>)
 8004278:	835a      	strh	r2, [r3, #26]
		}
		if(data.voltages.highest_cell_voltage < data.voltages.cells[i])
 800427a:	4b0f      	ldr	r3, [pc, #60]	@ (80042b8 <_Z15min_max_voltagev+0x7c>)
 800427c:	8b9a      	ldrh	r2, [r3, #28]
 800427e:	79fb      	ldrb	r3, [r7, #7]
 8004280:	490d      	ldr	r1, [pc, #52]	@ (80042b8 <_Z15min_max_voltagev+0x7c>)
 8004282:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004286:	429a      	cmp	r2, r3
 8004288:	d208      	bcs.n	800429c <_Z15min_max_voltagev+0x60>
		{
			data.voltages.highest_cell_voltage = data.voltages.cells[i];
 800428a:	79fb      	ldrb	r3, [r7, #7]
 800428c:	4a0a      	ldr	r2, [pc, #40]	@ (80042b8 <_Z15min_max_voltagev+0x7c>)
 800428e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8004292:	4b09      	ldr	r3, [pc, #36]	@ (80042b8 <_Z15min_max_voltagev+0x7c>)
 8004294:	839a      	strh	r2, [r3, #28]
			data.voltages.highest_cell_voltage_index = i;
 8004296:	4a08      	ldr	r2, [pc, #32]	@ (80042b8 <_Z15min_max_voltagev+0x7c>)
 8004298:	79fb      	ldrb	r3, [r7, #7]
 800429a:	7493      	strb	r3, [r2, #18]
	for(uint8_t i = 1; i < NUMBER_OF_CELLS; i++)
 800429c:	79fb      	ldrb	r3, [r7, #7]
 800429e:	3301      	adds	r3, #1
 80042a0:	71fb      	strb	r3, [r7, #7]
 80042a2:	79fb      	ldrb	r3, [r7, #7]
 80042a4:	2b05      	cmp	r3, #5
 80042a6:	d9da      	bls.n	800425e <_Z15min_max_voltagev+0x22>
		}
	}
}
 80042a8:	bf00      	nop
 80042aa:	bf00      	nop
 80042ac:	370c      	adds	r7, #12
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	20000b84 	.word	0x20000b84

080042bc <_Z19min_max_temperaturev>:

void min_max_temperature(){
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
	data.temperatures.lowest_temperature = data.temperatures.values[0];
 80042c2:	4b20      	ldr	r3, [pc, #128]	@ (8004344 <_Z19min_max_temperaturev+0x88>)
 80042c4:	f893 2020 	ldrb.w	r2, [r3, #32]
 80042c8:	4b1e      	ldr	r3, [pc, #120]	@ (8004344 <_Z19min_max_temperaturev+0x88>)
 80042ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	data.temperatures.highest_temperature = data.temperatures.values[0];
 80042ce:	4b1d      	ldr	r3, [pc, #116]	@ (8004344 <_Z19min_max_temperaturev+0x88>)
 80042d0:	f893 2020 	ldrb.w	r2, [r3, #32]
 80042d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004344 <_Z19min_max_temperaturev+0x88>)
 80042d6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	for(unsigned int i = 1; i < NUMBER_OF_TEMPERATURES; i++)
 80042da:	2301      	movs	r3, #1
 80042dc:	607b      	str	r3, [r7, #4]
 80042de:	e026      	b.n	800432e <_Z19min_max_temperaturev+0x72>
	{
		if(data.temperatures.lowest_temperature > data.temperatures.values[i])
 80042e0:	4b18      	ldr	r3, [pc, #96]	@ (8004344 <_Z19min_max_temperaturev+0x88>)
 80042e2:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 80042e6:	4917      	ldr	r1, [pc, #92]	@ (8004344 <_Z19min_max_temperaturev+0x88>)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	440b      	add	r3, r1
 80042ec:	3320      	adds	r3, #32
 80042ee:	781b      	ldrb	r3, [r3, #0]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d907      	bls.n	8004304 <_Z19min_max_temperaturev+0x48>
		{
			data.temperatures.lowest_temperature = data.temperatures.values[i];
 80042f4:	4a13      	ldr	r2, [pc, #76]	@ (8004344 <_Z19min_max_temperaturev+0x88>)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4413      	add	r3, r2
 80042fa:	3320      	adds	r3, #32
 80042fc:	781a      	ldrb	r2, [r3, #0]
 80042fe:	4b11      	ldr	r3, [pc, #68]	@ (8004344 <_Z19min_max_temperaturev+0x88>)
 8004300:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		if(data.temperatures.highest_temperature < data.temperatures.values[i])
 8004304:	4b0f      	ldr	r3, [pc, #60]	@ (8004344 <_Z19min_max_temperaturev+0x88>)
 8004306:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 800430a:	490e      	ldr	r1, [pc, #56]	@ (8004344 <_Z19min_max_temperaturev+0x88>)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	440b      	add	r3, r1
 8004310:	3320      	adds	r3, #32
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	429a      	cmp	r2, r3
 8004316:	d207      	bcs.n	8004328 <_Z19min_max_temperaturev+0x6c>
		{
			data.temperatures.highest_temperature = data.temperatures.values[i];
 8004318:	4a0a      	ldr	r2, [pc, #40]	@ (8004344 <_Z19min_max_temperaturev+0x88>)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4413      	add	r3, r2
 800431e:	3320      	adds	r3, #32
 8004320:	781a      	ldrb	r2, [r3, #0]
 8004322:	4b08      	ldr	r3, [pc, #32]	@ (8004344 <_Z19min_max_temperaturev+0x88>)
 8004324:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	for(unsigned int i = 1; i < NUMBER_OF_TEMPERATURES; i++)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	3301      	adds	r3, #1
 800432c:	607b      	str	r3, [r7, #4]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2b07      	cmp	r3, #7
 8004332:	d9d5      	bls.n	80042e0 <_Z19min_max_temperaturev+0x24>
		}
	}
}
 8004334:	bf00      	nop
 8004336:	bf00      	nop
 8004338:	370c      	adds	r7, #12
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	20000b84 	.word	0x20000b84

08004348 <_Z16voltage_can_calcv>:

void voltage_can_calc(){
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
	data.voltages.total = 0;
 800434e:	4b1a      	ldr	r3, [pc, #104]	@ (80043b8 <_Z16voltage_can_calcv+0x70>)
 8004350:	2200      	movs	r2, #0
 8004352:	615a      	str	r2, [r3, #20]
	//voltage calculations for CAN
	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8004354:	2300      	movs	r3, #0
 8004356:	607b      	str	r3, [r7, #4]
 8004358:	e01b      	b.n	8004392 <_Z16voltage_can_calcv+0x4a>
	{
		data.voltages.total += (uint32_t)data.voltages.cells[i];
 800435a:	4b17      	ldr	r3, [pc, #92]	@ (80043b8 <_Z16voltage_can_calcv+0x70>)
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	4916      	ldr	r1, [pc, #88]	@ (80043b8 <_Z16voltage_can_calcv+0x70>)
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8004366:	4413      	add	r3, r2
 8004368:	4a13      	ldr	r2, [pc, #76]	@ (80043b8 <_Z16voltage_can_calcv+0x70>)
 800436a:	6153      	str	r3, [r2, #20]
		data.voltages.cells_can[i] = (uint8_t)(data.voltages.cells[i] / 1000);
 800436c:	4a12      	ldr	r2, [pc, #72]	@ (80043b8 <_Z16voltage_can_calcv+0x70>)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004374:	4a11      	ldr	r2, [pc, #68]	@ (80043bc <_Z16voltage_can_calcv+0x74>)
 8004376:	fba2 2303 	umull	r2, r3, r2, r3
 800437a:	099b      	lsrs	r3, r3, #6
 800437c:	b29b      	uxth	r3, r3
 800437e:	b2d9      	uxtb	r1, r3
 8004380:	4a0d      	ldr	r2, [pc, #52]	@ (80043b8 <_Z16voltage_can_calcv+0x70>)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4413      	add	r3, r2
 8004386:	330c      	adds	r3, #12
 8004388:	460a      	mov	r2, r1
 800438a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	3301      	adds	r3, #1
 8004390:	607b      	str	r3, [r7, #4]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b05      	cmp	r3, #5
 8004396:	dde0      	ble.n	800435a <_Z16voltage_can_calcv+0x12>
	}

	data.voltages.total_can = data.voltages.total / 100;
 8004398:	4b07      	ldr	r3, [pc, #28]	@ (80043b8 <_Z16voltage_can_calcv+0x70>)
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	4a08      	ldr	r2, [pc, #32]	@ (80043c0 <_Z16voltage_can_calcv+0x78>)
 800439e:	fba2 2303 	umull	r2, r3, r2, r3
 80043a2:	095b      	lsrs	r3, r3, #5
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	4b04      	ldr	r3, [pc, #16]	@ (80043b8 <_Z16voltage_can_calcv+0x70>)
 80043a8:	831a      	strh	r2, [r3, #24]
}
 80043aa:	bf00      	nop
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	20000b84 	.word	0x20000b84
 80043bc:	10624dd3 	.word	0x10624dd3
 80043c0:	51eb851f 	.word	0x51eb851f

080043c4 <_Z18start_ltc_functionPv>:
/**
 * Brief:	ltc_task main function
 * Param:	None
 * Retval:	None
 */
void start_ltc_function(void *argument){
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
	  init_PEC15_Table();
 80043cc:	f7ff fa64 	bl	8003898 <_Z16init_PEC15_Tablev>
	for(;;){

		osDelay(1);
 80043d0:	2001      	movs	r0, #1
 80043d2:	f00d f97f 	bl	80116d4 <osDelay>
		LTC_start_cell_adc();
 80043d6:	f7ff faeb 	bl	80039b0 <_Z18LTC_start_cell_adcv>
		osDelay(30);
 80043da:	201e      	movs	r0, #30
 80043dc:	f00d f97a 	bl	80116d4 <osDelay>

		LTC_get_values_adc(data.voltages.cells);
 80043e0:	4806      	ldr	r0, [pc, #24]	@ (80043fc <_Z18start_ltc_functionPv+0x38>)
 80043e2:	f7ff fb77 	bl	8003ad4 <_Z18LTC_get_values_adcPt>

		min_max_voltage();
 80043e6:	f7ff ff29 	bl	800423c <_Z15min_max_voltagev>

		voltage_can_calc();
 80043ea:	f7ff ffad 	bl	8004348 <_Z16voltage_can_calcv>

		get_temperatures();
 80043ee:	f7ff fedd 	bl	80041ac <_Z16get_temperaturesv>

		min_max_temperature();
 80043f2:	f7ff ff63 	bl	80042bc <_Z19min_max_temperaturev>
		osDelay(1);
 80043f6:	bf00      	nop
 80043f8:	e7ea      	b.n	80043d0 <_Z18start_ltc_functionPv+0xc>
 80043fa:	bf00      	nop
 80043fc:	20000b84 	.word	0x20000b84

08004400 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004404:	f002 f883 	bl	800650e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004408:	f000 f894 	bl	8004534 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800440c:	f000 fcae 	bl	8004d6c <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8004410:	f000 fc6e 	bl	8004cf0 <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 8004414:	f000 f8f2 	bl	80045fc <_ZL12MX_ADC1_Initv>
  MX_ADC2_Init();
 8004418:	f000 fa0e 	bl	8004838 <_ZL12MX_ADC2_Initv>
  MX_CAN1_Init();
 800441c:	f000 fa7a 	bl	8004914 <_ZL12MX_CAN1_Initv>
  MX_RTC_Init();
 8004420:	f000 fab4 	bl	800498c <_ZL11MX_RTC_Initv>
  MX_SPI1_Init();
 8004424:	f000 fb22 	bl	8004a6c <_ZL12MX_SPI1_Initv>
  MX_TIM3_Init();
 8004428:	f000 fb62 	bl	8004af0 <_ZL12MX_TIM3_Initv>
  MX_TIM6_Init();
 800442c:	f000 fbbe 	bl	8004bac <_ZL12MX_TIM6_Initv>
  MX_TIM8_Init();
 8004430:	f000 fbfc 	bl	8004c2c <_ZL12MX_TIM8_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8004434:	f00d f872 	bl	801151c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8004438:	4a28      	ldr	r2, [pc, #160]	@ (80044dc <main+0xdc>)
 800443a:	2100      	movs	r1, #0
 800443c:	4828      	ldr	r0, [pc, #160]	@ (80044e0 <main+0xe0>)
 800443e:	f00d f8b7 	bl	80115b0 <osThreadNew>
 8004442:	4603      	mov	r3, r0
 8004444:	4a27      	ldr	r2, [pc, #156]	@ (80044e4 <main+0xe4>)
 8004446:	6013      	str	r3, [r2, #0]

  /* creation of ltc_task */
  ltc_taskHandle = osThreadNew(start_ltc_function, NULL, &ltc_task_attributes);
 8004448:	4a27      	ldr	r2, [pc, #156]	@ (80044e8 <main+0xe8>)
 800444a:	2100      	movs	r1, #0
 800444c:	4827      	ldr	r0, [pc, #156]	@ (80044ec <main+0xec>)
 800444e:	f00d f8af 	bl	80115b0 <osThreadNew>
 8004452:	4603      	mov	r3, r0
 8004454:	4a26      	ldr	r2, [pc, #152]	@ (80044f0 <main+0xf0>)
 8004456:	6013      	str	r3, [r2, #0]

  /* creation of soc_update_task */
  soc_update_taskHandle = osThreadNew(start_soc_function, NULL, &soc_update_task_attributes);
 8004458:	4a26      	ldr	r2, [pc, #152]	@ (80044f4 <main+0xf4>)
 800445a:	2100      	movs	r1, #0
 800445c:	4826      	ldr	r0, [pc, #152]	@ (80044f8 <main+0xf8>)
 800445e:	f00d f8a7 	bl	80115b0 <osThreadNew>
 8004462:	4603      	mov	r3, r0
 8004464:	4a25      	ldr	r2, [pc, #148]	@ (80044fc <main+0xfc>)
 8004466:	6013      	str	r3, [r2, #0]

  /* creation of balance_task */
  balance_taskHandle = osThreadNew(start_balance_function, NULL, &balance_task_attributes);
 8004468:	4a25      	ldr	r2, [pc, #148]	@ (8004500 <main+0x100>)
 800446a:	2100      	movs	r1, #0
 800446c:	4825      	ldr	r0, [pc, #148]	@ (8004504 <main+0x104>)
 800446e:	f00d f89f 	bl	80115b0 <osThreadNew>
 8004472:	4603      	mov	r3, r0
 8004474:	4a24      	ldr	r2, [pc, #144]	@ (8004508 <main+0x108>)
 8004476:	6013      	str	r3, [r2, #0]

  /* creation of comm_err_task */
  comm_err_taskHandle = osThreadNew(start_comm_err_function, NULL, &comm_err_task_attributes);
 8004478:	4a24      	ldr	r2, [pc, #144]	@ (800450c <main+0x10c>)
 800447a:	2100      	movs	r1, #0
 800447c:	4824      	ldr	r0, [pc, #144]	@ (8004510 <main+0x110>)
 800447e:	f00d f897 	bl	80115b0 <osThreadNew>
 8004482:	4603      	mov	r3, r0
 8004484:	4a23      	ldr	r2, [pc, #140]	@ (8004514 <main+0x114>)
 8004486:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */


  osDelay(2000);
 8004488:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800448c:	f00d f922 	bl	80116d4 <osDelay>
  HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_SET);
 8004490:	2201      	movs	r2, #1
 8004492:	2104      	movs	r1, #4
 8004494:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004498:	f005 f954 	bl	8009744 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim3);
 800449c:	481e      	ldr	r0, [pc, #120]	@ (8004518 <main+0x118>)
 800449e:	f009 f969 	bl	800d774 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim6);
 80044a2:	481e      	ldr	r0, [pc, #120]	@ (800451c <main+0x11c>)
 80044a4:	f009 f8fe 	bl	800d6a4 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim8);
 80044a8:	481d      	ldr	r0, [pc, #116]	@ (8004520 <main+0x120>)
 80044aa:	f009 f8fb 	bl	800d6a4 <HAL_TIM_Base_Start>


  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80044ae:	217f      	movs	r1, #127	@ 0x7f
 80044b0:	481c      	ldr	r0, [pc, #112]	@ (8004524 <main+0x124>)
 80044b2:	f003 fcc3 	bl	8007e3c <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80044b6:	217f      	movs	r1, #127	@ 0x7f
 80044b8:	481b      	ldr	r0, [pc, #108]	@ (8004528 <main+0x128>)
 80044ba:	f003 fcbf 	bl	8007e3c <HAL_ADCEx_Calibration_Start>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)data.temperatures.adc, MAX_NUMBER_OF_TEMPERATURES);
 80044be:	2208      	movs	r2, #8
 80044c0:	491a      	ldr	r1, [pc, #104]	@ (800452c <main+0x12c>)
 80044c2:	4818      	ldr	r0, [pc, #96]	@ (8004524 <main+0x124>)
 80044c4:	f002 fbfc 	bl	8006cc0 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)data.current.adc, NUMBER_OF_CS_SAMPLES);
 80044c8:	2264      	movs	r2, #100	@ 0x64
 80044ca:	4919      	ldr	r1, [pc, #100]	@ (8004530 <main+0x130>)
 80044cc:	4816      	ldr	r0, [pc, #88]	@ (8004528 <main+0x128>)
 80044ce:	f002 fbf7 	bl	8006cc0 <HAL_ADC_Start_DMA>

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80044d2:	f00d f847 	bl	8011564 <osKernelStart>
  /* USER CODE BEGIN WHILE */




  while (1)
 80044d6:	bf00      	nop
 80044d8:	e7fd      	b.n	80044d6 <main+0xd6>
 80044da:	bf00      	nop
 80044dc:	080190f4 	.word	0x080190f4
 80044e0:	08004e91 	.word	0x08004e91
 80044e4:	20001360 	.word	0x20001360
 80044e8:	08019118 	.word	0x08019118
 80044ec:	080043c5 	.word	0x080043c5
 80044f0:	20001364 	.word	0x20001364
 80044f4:	0801913c 	.word	0x0801913c
 80044f8:	08005a65 	.word	0x08005a65
 80044fc:	20001c10 	.word	0x20001c10
 8004500:	08019160 	.word	0x08019160
 8004504:	0800135d 	.word	0x0800135d
 8004508:	200024bc 	.word	0x200024bc
 800450c:	08019184 	.word	0x08019184
 8004510:	08001b6d 	.word	0x08001b6d
 8004514:	20002d68 	.word	0x20002d68
 8004518:	2000127c 	.word	0x2000127c
 800451c:	200012c8 	.word	0x200012c8
 8004520:	20001314 	.word	0x20001314
 8004524:	2000102c 	.word	0x2000102c
 8004528:	20001094 	.word	0x20001094
 800452c:	20000bb0 	.word	0x20000bb0
 8004530:	20000bc0 	.word	0x20000bc0

08004534 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b098      	sub	sp, #96	@ 0x60
 8004538:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800453a:	f107 0318 	add.w	r3, r7, #24
 800453e:	2248      	movs	r2, #72	@ 0x48
 8004540:	2100      	movs	r1, #0
 8004542:	4618      	mov	r0, r3
 8004544:	f012 fbcd 	bl	8016ce2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004548:	1d3b      	adds	r3, r7, #4
 800454a:	2200      	movs	r2, #0
 800454c:	601a      	str	r2, [r3, #0]
 800454e:	605a      	str	r2, [r3, #4]
 8004550:	609a      	str	r2, [r3, #8]
 8004552:	60da      	str	r2, [r3, #12]
 8004554:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8004556:	2000      	movs	r0, #0
 8004558:	f006 fad4 	bl	800ab04 <HAL_PWREx_ControlVoltageScaling>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	bf14      	ite	ne
 8004562:	2301      	movne	r3, #1
 8004564:	2300      	moveq	r3, #0
 8004566:	b2db      	uxtb	r3, r3
 8004568:	2b00      	cmp	r3, #0
 800456a:	d001      	beq.n	8004570 <SystemClock_Config+0x3c>
  {
    Error_Handler();
 800456c:	f000 fcac 	bl	8004ec8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8004570:	232a      	movs	r3, #42	@ 0x2a
 8004572:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004574:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004578:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800457a:	2301      	movs	r3, #1
 800457c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800457e:	2340      	movs	r3, #64	@ 0x40
 8004580:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004582:	2301      	movs	r3, #1
 8004584:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004586:	2302      	movs	r3, #2
 8004588:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800458a:	2302      	movs	r3, #2
 800458c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 2;
 800458e:	2302      	movs	r3, #2
 8004590:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 16;
 8004592:	2310      	movs	r3, #16
 8004594:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004596:	2302      	movs	r3, #2
 8004598:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800459a:	2302      	movs	r3, #2
 800459c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800459e:	2302      	movs	r3, #2
 80045a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045a2:	f107 0318 	add.w	r3, r7, #24
 80045a6:	4618      	mov	r0, r3
 80045a8:	f006 fb60 	bl	800ac6c <HAL_RCC_OscConfig>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	bf14      	ite	ne
 80045b2:	2301      	movne	r3, #1
 80045b4:	2300      	moveq	r3, #0
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d001      	beq.n	80045c0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80045bc:	f000 fc84 	bl	8004ec8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045c0:	230f      	movs	r3, #15
 80045c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80045c4:	2303      	movs	r3, #3
 80045c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80045c8:	2300      	movs	r3, #0
 80045ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80045cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80045d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80045d2:	2300      	movs	r3, #0
 80045d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80045d6:	1d3b      	adds	r3, r7, #4
 80045d8:	2103      	movs	r1, #3
 80045da:	4618      	mov	r0, r3
 80045dc:	f006 ffc2 	bl	800b564 <HAL_RCC_ClockConfig>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	bf14      	ite	ne
 80045e6:	2301      	movne	r3, #1
 80045e8:	2300      	moveq	r3, #0
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d001      	beq.n	80045f4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80045f0:	f000 fc6a 	bl	8004ec8 <Error_Handler>
  }
}
 80045f4:	bf00      	nop
 80045f6:	3760      	adds	r7, #96	@ 0x60
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b08a      	sub	sp, #40	@ 0x28
 8004600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004602:	f107 031c 	add.w	r3, r7, #28
 8004606:	2200      	movs	r2, #0
 8004608:	601a      	str	r2, [r3, #0]
 800460a:	605a      	str	r2, [r3, #4]
 800460c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800460e:	1d3b      	adds	r3, r7, #4
 8004610:	2200      	movs	r2, #0
 8004612:	601a      	str	r2, [r3, #0]
 8004614:	605a      	str	r2, [r3, #4]
 8004616:	609a      	str	r2, [r3, #8]
 8004618:	60da      	str	r2, [r3, #12]
 800461a:	611a      	str	r2, [r3, #16]
 800461c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800461e:	4b7c      	ldr	r3, [pc, #496]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 8004620:	4a7c      	ldr	r2, [pc, #496]	@ (8004814 <_ZL12MX_ADC1_Initv+0x218>)
 8004622:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8004624:	4b7a      	ldr	r3, [pc, #488]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 8004626:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800462a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800462c:	4b78      	ldr	r3, [pc, #480]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 800462e:	2200      	movs	r2, #0
 8004630:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004632:	4b77      	ldr	r3, [pc, #476]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 8004634:	2200      	movs	r2, #0
 8004636:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004638:	4b75      	ldr	r3, [pc, #468]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 800463a:	2201      	movs	r2, #1
 800463c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800463e:	4b74      	ldr	r3, [pc, #464]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 8004640:	2204      	movs	r2, #4
 8004642:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004644:	4b72      	ldr	r3, [pc, #456]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 8004646:	2200      	movs	r2, #0
 8004648:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800464a:	4b71      	ldr	r3, [pc, #452]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 800464c:	2201      	movs	r2, #1
 800464e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 8;
 8004650:	4b6f      	ldr	r3, [pc, #444]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 8004652:	2208      	movs	r2, #8
 8004654:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004656:	4b6e      	ldr	r3, [pc, #440]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 8004658:	2200      	movs	r2, #0
 800465a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800465e:	4b6c      	ldr	r3, [pc, #432]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 8004660:	2200      	movs	r2, #0
 8004662:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004664:	4b6a      	ldr	r3, [pc, #424]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 8004666:	2200      	movs	r2, #0
 8004668:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800466a:	4b69      	ldr	r3, [pc, #420]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 800466c:	2201      	movs	r2, #1
 800466e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004672:	4b67      	ldr	r3, [pc, #412]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 8004674:	2200      	movs	r2, #0
 8004676:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8004678:	4b65      	ldr	r3, [pc, #404]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 800467a:	2200      	movs	r2, #0
 800467c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004680:	4863      	ldr	r0, [pc, #396]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 8004682:	f002 f9d1 	bl	8006a28 <HAL_ADC_Init>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	bf14      	ite	ne
 800468c:	2301      	movne	r3, #1
 800468e:	2300      	moveq	r3, #0
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d001      	beq.n	800469a <_ZL12MX_ADC1_Initv+0x9e>
  {
    Error_Handler();
 8004696:	f000 fc17 	bl	8004ec8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800469a:	2300      	movs	r3, #0
 800469c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800469e:	f107 031c 	add.w	r3, r7, #28
 80046a2:	4619      	mov	r1, r3
 80046a4:	485a      	ldr	r0, [pc, #360]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 80046a6:	f003 fc5b 	bl	8007f60 <HAL_ADCEx_MultiModeConfigChannel>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	bf14      	ite	ne
 80046b0:	2301      	movne	r3, #1
 80046b2:	2300      	moveq	r3, #0
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d001      	beq.n	80046be <_ZL12MX_ADC1_Initv+0xc2>
  {
    Error_Handler();
 80046ba:	f000 fc05 	bl	8004ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80046be:	4b56      	ldr	r3, [pc, #344]	@ (8004818 <_ZL12MX_ADC1_Initv+0x21c>)
 80046c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80046c2:	2306      	movs	r3, #6
 80046c4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80046c6:	2306      	movs	r3, #6
 80046c8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80046ca:	237f      	movs	r3, #127	@ 0x7f
 80046cc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80046ce:	2304      	movs	r3, #4
 80046d0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80046d2:	2300      	movs	r3, #0
 80046d4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80046d6:	1d3b      	adds	r3, r7, #4
 80046d8:	4619      	mov	r1, r3
 80046da:	484d      	ldr	r0, [pc, #308]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 80046dc:	f002 fde6 	bl	80072ac <HAL_ADC_ConfigChannel>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	bf14      	ite	ne
 80046e6:	2301      	movne	r3, #1
 80046e8:	2300      	moveq	r3, #0
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d001      	beq.n	80046f4 <_ZL12MX_ADC1_Initv+0xf8>
  {
    Error_Handler();
 80046f0:	f000 fbea 	bl	8004ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80046f4:	4b49      	ldr	r3, [pc, #292]	@ (800481c <_ZL12MX_ADC1_Initv+0x220>)
 80046f6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80046f8:	230c      	movs	r3, #12
 80046fa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80046fc:	1d3b      	adds	r3, r7, #4
 80046fe:	4619      	mov	r1, r3
 8004700:	4843      	ldr	r0, [pc, #268]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 8004702:	f002 fdd3 	bl	80072ac <HAL_ADC_ConfigChannel>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	bf14      	ite	ne
 800470c:	2301      	movne	r3, #1
 800470e:	2300      	moveq	r3, #0
 8004710:	b2db      	uxtb	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d001      	beq.n	800471a <_ZL12MX_ADC1_Initv+0x11e>
  {
    Error_Handler();
 8004716:	f000 fbd7 	bl	8004ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800471a:	4b41      	ldr	r3, [pc, #260]	@ (8004820 <_ZL12MX_ADC1_Initv+0x224>)
 800471c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800471e:	2312      	movs	r3, #18
 8004720:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004722:	1d3b      	adds	r3, r7, #4
 8004724:	4619      	mov	r1, r3
 8004726:	483a      	ldr	r0, [pc, #232]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 8004728:	f002 fdc0 	bl	80072ac <HAL_ADC_ConfigChannel>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	bf14      	ite	ne
 8004732:	2301      	movne	r3, #1
 8004734:	2300      	moveq	r3, #0
 8004736:	b2db      	uxtb	r3, r3
 8004738:	2b00      	cmp	r3, #0
 800473a:	d001      	beq.n	8004740 <_ZL12MX_ADC1_Initv+0x144>
  {
    Error_Handler();
 800473c:	f000 fbc4 	bl	8004ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8004740:	4b38      	ldr	r3, [pc, #224]	@ (8004824 <_ZL12MX_ADC1_Initv+0x228>)
 8004742:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8004744:	2318      	movs	r3, #24
 8004746:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004748:	1d3b      	adds	r3, r7, #4
 800474a:	4619      	mov	r1, r3
 800474c:	4830      	ldr	r0, [pc, #192]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 800474e:	f002 fdad 	bl	80072ac <HAL_ADC_ConfigChannel>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	bf14      	ite	ne
 8004758:	2301      	movne	r3, #1
 800475a:	2300      	moveq	r3, #0
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d001      	beq.n	8004766 <_ZL12MX_ADC1_Initv+0x16a>
  {
    Error_Handler();
 8004762:	f000 fbb1 	bl	8004ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8004766:	4b30      	ldr	r3, [pc, #192]	@ (8004828 <_ZL12MX_ADC1_Initv+0x22c>)
 8004768:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800476a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800476e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004770:	1d3b      	adds	r3, r7, #4
 8004772:	4619      	mov	r1, r3
 8004774:	4826      	ldr	r0, [pc, #152]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 8004776:	f002 fd99 	bl	80072ac <HAL_ADC_ConfigChannel>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	bf14      	ite	ne
 8004780:	2301      	movne	r3, #1
 8004782:	2300      	moveq	r3, #0
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b00      	cmp	r3, #0
 8004788:	d001      	beq.n	800478e <_ZL12MX_ADC1_Initv+0x192>
  {
    Error_Handler();
 800478a:	f000 fb9d 	bl	8004ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800478e:	4b27      	ldr	r3, [pc, #156]	@ (800482c <_ZL12MX_ADC1_Initv+0x230>)
 8004790:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8004792:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8004796:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004798:	1d3b      	adds	r3, r7, #4
 800479a:	4619      	mov	r1, r3
 800479c:	481c      	ldr	r0, [pc, #112]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 800479e:	f002 fd85 	bl	80072ac <HAL_ADC_ConfigChannel>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	bf14      	ite	ne
 80047a8:	2301      	movne	r3, #1
 80047aa:	2300      	moveq	r3, #0
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d001      	beq.n	80047b6 <_ZL12MX_ADC1_Initv+0x1ba>
  {
    Error_Handler();
 80047b2:	f000 fb89 	bl	8004ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80047b6:	4b1e      	ldr	r3, [pc, #120]	@ (8004830 <_ZL12MX_ADC1_Initv+0x234>)
 80047b8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80047ba:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 80047be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80047c0:	1d3b      	adds	r3, r7, #4
 80047c2:	4619      	mov	r1, r3
 80047c4:	4812      	ldr	r0, [pc, #72]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 80047c6:	f002 fd71 	bl	80072ac <HAL_ADC_ConfigChannel>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	bf14      	ite	ne
 80047d0:	2301      	movne	r3, #1
 80047d2:	2300      	moveq	r3, #0
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d001      	beq.n	80047de <_ZL12MX_ADC1_Initv+0x1e2>
  {
    Error_Handler();
 80047da:	f000 fb75 	bl	8004ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80047de:	4b15      	ldr	r3, [pc, #84]	@ (8004834 <_ZL12MX_ADC1_Initv+0x238>)
 80047e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80047e2:	f44f 7389 	mov.w	r3, #274	@ 0x112
 80047e6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80047e8:	1d3b      	adds	r3, r7, #4
 80047ea:	4619      	mov	r1, r3
 80047ec:	4808      	ldr	r0, [pc, #32]	@ (8004810 <_ZL12MX_ADC1_Initv+0x214>)
 80047ee:	f002 fd5d 	bl	80072ac <HAL_ADC_ConfigChannel>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	bf14      	ite	ne
 80047f8:	2301      	movne	r3, #1
 80047fa:	2300      	moveq	r3, #0
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d001      	beq.n	8004806 <_ZL12MX_ADC1_Initv+0x20a>
  {
    Error_Handler();
 8004802:	f000 fb61 	bl	8004ec8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004806:	bf00      	nop
 8004808:	3728      	adds	r7, #40	@ 0x28
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	2000102c 	.word	0x2000102c
 8004814:	50040000 	.word	0x50040000
 8004818:	21800100 	.word	0x21800100
 800481c:	25b00200 	.word	0x25b00200
 8004820:	2a000400 	.word	0x2a000400
 8004824:	2e300800 	.word	0x2e300800
 8004828:	32601000 	.word	0x32601000
 800482c:	36902000 	.word	0x36902000
 8004830:	3ac04000 	.word	0x3ac04000
 8004834:	3ef08000 	.word	0x3ef08000

08004838 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800483e:	463b      	mov	r3, r7
 8004840:	2200      	movs	r2, #0
 8004842:	601a      	str	r2, [r3, #0]
 8004844:	605a      	str	r2, [r3, #4]
 8004846:	609a      	str	r2, [r3, #8]
 8004848:	60da      	str	r2, [r3, #12]
 800484a:	611a      	str	r2, [r3, #16]
 800484c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800484e:	4b2e      	ldr	r3, [pc, #184]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 8004850:	4a2e      	ldr	r2, [pc, #184]	@ (800490c <_ZL12MX_ADC2_Initv+0xd4>)
 8004852:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8004854:	4b2c      	ldr	r3, [pc, #176]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 8004856:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800485a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800485c:	4b2a      	ldr	r3, [pc, #168]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 800485e:	2200      	movs	r2, #0
 8004860:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004862:	4b29      	ldr	r3, [pc, #164]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 8004864:	2200      	movs	r2, #0
 8004866:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004868:	4b27      	ldr	r3, [pc, #156]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 800486a:	2200      	movs	r2, #0
 800486c:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800486e:	4b26      	ldr	r3, [pc, #152]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 8004870:	2204      	movs	r2, #4
 8004872:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8004874:	4b24      	ldr	r3, [pc, #144]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 8004876:	2200      	movs	r2, #0
 8004878:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800487a:	4b23      	ldr	r3, [pc, #140]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 800487c:	2201      	movs	r2, #1
 800487e:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8004880:	4b21      	ldr	r3, [pc, #132]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 8004882:	2201      	movs	r2, #1
 8004884:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004886:	4b20      	ldr	r3, [pc, #128]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 8004888:	2200      	movs	r2, #0
 800488a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800488e:	4b1e      	ldr	r3, [pc, #120]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 8004890:	2200      	movs	r2, #0
 8004892:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004894:	4b1c      	ldr	r3, [pc, #112]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 8004896:	2200      	movs	r2, #0
 8004898:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800489a:	4b1b      	ldr	r3, [pc, #108]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 800489c:	2201      	movs	r2, #1
 800489e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80048a2:	4b19      	ldr	r3, [pc, #100]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80048a8:	4b17      	ldr	r3, [pc, #92]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 80048aa:	2200      	movs	r2, #0
 80048ac:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80048b0:	4815      	ldr	r0, [pc, #84]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 80048b2:	f002 f8b9 	bl	8006a28 <HAL_ADC_Init>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	bf14      	ite	ne
 80048bc:	2301      	movne	r3, #1
 80048be:	2300      	moveq	r3, #0
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d001      	beq.n	80048ca <_ZL12MX_ADC2_Initv+0x92>
  {
    Error_Handler();
 80048c6:	f000 faff 	bl	8004ec8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80048ca:	4b11      	ldr	r3, [pc, #68]	@ (8004910 <_ZL12MX_ADC2_Initv+0xd8>)
 80048cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80048ce:	2306      	movs	r3, #6
 80048d0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80048d2:	2306      	movs	r3, #6
 80048d4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80048d6:	237f      	movs	r3, #127	@ 0x7f
 80048d8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_1;
 80048da:	2300      	movs	r3, #0
 80048dc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80048de:	2300      	movs	r3, #0
 80048e0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80048e2:	463b      	mov	r3, r7
 80048e4:	4619      	mov	r1, r3
 80048e6:	4808      	ldr	r0, [pc, #32]	@ (8004908 <_ZL12MX_ADC2_Initv+0xd0>)
 80048e8:	f002 fce0 	bl	80072ac <HAL_ADC_ConfigChannel>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	bf14      	ite	ne
 80048f2:	2301      	movne	r3, #1
 80048f4:	2300      	moveq	r3, #0
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d001      	beq.n	8004900 <_ZL12MX_ADC2_Initv+0xc8>
  {
    Error_Handler();
 80048fc:	f000 fae4 	bl	8004ec8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004900:	bf00      	nop
 8004902:	3718      	adds	r7, #24
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}
 8004908:	20001094 	.word	0x20001094
 800490c:	50040100 	.word	0x50040100
 8004910:	43210000 	.word	0x43210000

08004914 <_ZL12MX_CAN1_Initv>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8004918:	4b1a      	ldr	r3, [pc, #104]	@ (8004984 <_ZL12MX_CAN1_Initv+0x70>)
 800491a:	4a1b      	ldr	r2, [pc, #108]	@ (8004988 <_ZL12MX_CAN1_Initv+0x74>)
 800491c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 800491e:	4b19      	ldr	r3, [pc, #100]	@ (8004984 <_ZL12MX_CAN1_Initv+0x70>)
 8004920:	2202      	movs	r2, #2
 8004922:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8004924:	4b17      	ldr	r3, [pc, #92]	@ (8004984 <_ZL12MX_CAN1_Initv+0x70>)
 8004926:	2200      	movs	r2, #0
 8004928:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800492a:	4b16      	ldr	r3, [pc, #88]	@ (8004984 <_ZL12MX_CAN1_Initv+0x70>)
 800492c:	2200      	movs	r2, #0
 800492e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8004930:	4b14      	ldr	r3, [pc, #80]	@ (8004984 <_ZL12MX_CAN1_Initv+0x70>)
 8004932:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8004936:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8004938:	4b12      	ldr	r3, [pc, #72]	@ (8004984 <_ZL12MX_CAN1_Initv+0x70>)
 800493a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800493e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8004940:	4b10      	ldr	r3, [pc, #64]	@ (8004984 <_ZL12MX_CAN1_Initv+0x70>)
 8004942:	2200      	movs	r2, #0
 8004944:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8004946:	4b0f      	ldr	r3, [pc, #60]	@ (8004984 <_ZL12MX_CAN1_Initv+0x70>)
 8004948:	2200      	movs	r2, #0
 800494a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800494c:	4b0d      	ldr	r3, [pc, #52]	@ (8004984 <_ZL12MX_CAN1_Initv+0x70>)
 800494e:	2200      	movs	r2, #0
 8004950:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8004952:	4b0c      	ldr	r3, [pc, #48]	@ (8004984 <_ZL12MX_CAN1_Initv+0x70>)
 8004954:	2200      	movs	r2, #0
 8004956:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8004958:	4b0a      	ldr	r3, [pc, #40]	@ (8004984 <_ZL12MX_CAN1_Initv+0x70>)
 800495a:	2200      	movs	r2, #0
 800495c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800495e:	4b09      	ldr	r3, [pc, #36]	@ (8004984 <_ZL12MX_CAN1_Initv+0x70>)
 8004960:	2200      	movs	r2, #0
 8004962:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8004964:	4807      	ldr	r0, [pc, #28]	@ (8004984 <_ZL12MX_CAN1_Initv+0x70>)
 8004966:	f003 fb9f 	bl	80080a8 <HAL_CAN_Init>
 800496a:	4603      	mov	r3, r0
 800496c:	2b00      	cmp	r3, #0
 800496e:	bf14      	ite	ne
 8004970:	2301      	movne	r3, #1
 8004972:	2300      	moveq	r3, #0
 8004974:	b2db      	uxtb	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <_ZL12MX_CAN1_Initv+0x6a>
  {
    Error_Handler();
 800497a:	f000 faa5 	bl	8004ec8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800497e:	bf00      	nop
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	200011bc 	.word	0x200011bc
 8004988:	40006400 	.word	0x40006400

0800498c <_ZL11MX_RTC_Initv>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b086      	sub	sp, #24
 8004990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004992:	1d3b      	adds	r3, r7, #4
 8004994:	2200      	movs	r2, #0
 8004996:	601a      	str	r2, [r3, #0]
 8004998:	605a      	str	r2, [r3, #4]
 800499a:	609a      	str	r2, [r3, #8]
 800499c:	60da      	str	r2, [r3, #12]
 800499e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80049a0:	2300      	movs	r3, #0
 80049a2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80049a4:	4b2f      	ldr	r3, [pc, #188]	@ (8004a64 <_ZL11MX_RTC_Initv+0xd8>)
 80049a6:	4a30      	ldr	r2, [pc, #192]	@ (8004a68 <_ZL11MX_RTC_Initv+0xdc>)
 80049a8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80049aa:	4b2e      	ldr	r3, [pc, #184]	@ (8004a64 <_ZL11MX_RTC_Initv+0xd8>)
 80049ac:	2200      	movs	r2, #0
 80049ae:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 80049b0:	4b2c      	ldr	r3, [pc, #176]	@ (8004a64 <_ZL11MX_RTC_Initv+0xd8>)
 80049b2:	227f      	movs	r2, #127	@ 0x7f
 80049b4:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 80049b6:	4b2b      	ldr	r3, [pc, #172]	@ (8004a64 <_ZL11MX_RTC_Initv+0xd8>)
 80049b8:	22ff      	movs	r2, #255	@ 0xff
 80049ba:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80049bc:	4b29      	ldr	r3, [pc, #164]	@ (8004a64 <_ZL11MX_RTC_Initv+0xd8>)
 80049be:	2200      	movs	r2, #0
 80049c0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80049c2:	4b28      	ldr	r3, [pc, #160]	@ (8004a64 <_ZL11MX_RTC_Initv+0xd8>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80049c8:	4b26      	ldr	r3, [pc, #152]	@ (8004a64 <_ZL11MX_RTC_Initv+0xd8>)
 80049ca:	2200      	movs	r2, #0
 80049cc:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80049ce:	4b25      	ldr	r3, [pc, #148]	@ (8004a64 <_ZL11MX_RTC_Initv+0xd8>)
 80049d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80049d4:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 80049d6:	4b23      	ldr	r3, [pc, #140]	@ (8004a64 <_ZL11MX_RTC_Initv+0xd8>)
 80049d8:	2200      	movs	r2, #0
 80049da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80049dc:	4821      	ldr	r0, [pc, #132]	@ (8004a64 <_ZL11MX_RTC_Initv+0xd8>)
 80049de:	f007 fdeb 	bl	800c5b8 <HAL_RTC_Init>
 80049e2:	4603      	mov	r3, r0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	bf14      	ite	ne
 80049e8:	2301      	movne	r3, #1
 80049ea:	2300      	moveq	r3, #0
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d001      	beq.n	80049f6 <_ZL11MX_RTC_Initv+0x6a>
  {
    Error_Handler();
 80049f2:	f000 fa69 	bl	8004ec8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80049f6:	2300      	movs	r3, #0
 80049f8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80049fa:	2300      	movs	r3, #0
 80049fc:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80049fe:	2300      	movs	r3, #0
 8004a00:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004a02:	2300      	movs	r3, #0
 8004a04:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004a06:	2300      	movs	r3, #0
 8004a08:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8004a0a:	1d3b      	adds	r3, r7, #4
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	4619      	mov	r1, r3
 8004a10:	4814      	ldr	r0, [pc, #80]	@ (8004a64 <_ZL11MX_RTC_Initv+0xd8>)
 8004a12:	f007 fe6f 	bl	800c6f4 <HAL_RTC_SetTime>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	bf14      	ite	ne
 8004a1c:	2301      	movne	r3, #1
 8004a1e:	2300      	moveq	r3, #0
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d001      	beq.n	8004a2a <_ZL11MX_RTC_Initv+0x9e>
  {
    Error_Handler();
 8004a26:	f000 fa4f 	bl	8004ec8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8004a32:	2301      	movs	r3, #1
 8004a34:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8004a36:	2300      	movs	r3, #0
 8004a38:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8004a3a:	463b      	mov	r3, r7
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	4619      	mov	r1, r3
 8004a40:	4808      	ldr	r0, [pc, #32]	@ (8004a64 <_ZL11MX_RTC_Initv+0xd8>)
 8004a42:	f007 fef7 	bl	800c834 <HAL_RTC_SetDate>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	bf14      	ite	ne
 8004a4c:	2301      	movne	r3, #1
 8004a4e:	2300      	moveq	r3, #0
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d001      	beq.n	8004a5a <_ZL11MX_RTC_Initv+0xce>
  {
    Error_Handler();
 8004a56:	f000 fa37 	bl	8004ec8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004a5a:	bf00      	nop
 8004a5c:	3718      	adds	r7, #24
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	200011e4 	.word	0x200011e4
 8004a68:	40002800 	.word	0x40002800

08004a6c <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004a70:	4b1d      	ldr	r3, [pc, #116]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004a72:	4a1e      	ldr	r2, [pc, #120]	@ (8004aec <_ZL12MX_SPI1_Initv+0x80>)
 8004a74:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004a76:	4b1c      	ldr	r3, [pc, #112]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004a78:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004a7c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004a80:	2200      	movs	r2, #0
 8004a82:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004a84:	4b18      	ldr	r3, [pc, #96]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004a86:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004a8a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004a8c:	4b16      	ldr	r3, [pc, #88]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004a8e:	2202      	movs	r2, #2
 8004a90:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004a92:	4b15      	ldr	r3, [pc, #84]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004a94:	2201      	movs	r2, #1
 8004a96:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004a98:	4b13      	ldr	r3, [pc, #76]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004a9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a9e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004aa0:	4b11      	ldr	r3, [pc, #68]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004aa2:	2228      	movs	r2, #40	@ 0x28
 8004aa4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004aa6:	4b10      	ldr	r3, [pc, #64]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004aac:	4b0e      	ldr	r3, [pc, #56]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004aae:	2200      	movs	r2, #0
 8004ab0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004aba:	2207      	movs	r2, #7
 8004abc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004abe:	4b0a      	ldr	r3, [pc, #40]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004ac4:	4b08      	ldr	r3, [pc, #32]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004aca:	4807      	ldr	r0, [pc, #28]	@ (8004ae8 <_ZL12MX_SPI1_Initv+0x7c>)
 8004acc:	f007 fff4 	bl	800cab8 <HAL_SPI_Init>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	bf14      	ite	ne
 8004ad6:	2301      	movne	r3, #1
 8004ad8:	2300      	moveq	r3, #0
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d001      	beq.n	8004ae4 <_ZL12MX_SPI1_Initv+0x78>
  {
    Error_Handler();
 8004ae0:	f000 f9f2 	bl	8004ec8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004ae4:	bf00      	nop
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	20001218 	.word	0x20001218
 8004aec:	40013000 	.word	0x40013000

08004af0 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b088      	sub	sp, #32
 8004af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004af6:	f107 0310 	add.w	r3, r7, #16
 8004afa:	2200      	movs	r2, #0
 8004afc:	601a      	str	r2, [r3, #0]
 8004afe:	605a      	str	r2, [r3, #4]
 8004b00:	609a      	str	r2, [r3, #8]
 8004b02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b04:	1d3b      	adds	r3, r7, #4
 8004b06:	2200      	movs	r2, #0
 8004b08:	601a      	str	r2, [r3, #0]
 8004b0a:	605a      	str	r2, [r3, #4]
 8004b0c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004b0e:	4b25      	ldr	r3, [pc, #148]	@ (8004ba4 <_ZL12MX_TIM3_Initv+0xb4>)
 8004b10:	4a25      	ldr	r2, [pc, #148]	@ (8004ba8 <_ZL12MX_TIM3_Initv+0xb8>)
 8004b12:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6399;
 8004b14:	4b23      	ldr	r3, [pc, #140]	@ (8004ba4 <_ZL12MX_TIM3_Initv+0xb4>)
 8004b16:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8004b1a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b1c:	4b21      	ldr	r3, [pc, #132]	@ (8004ba4 <_ZL12MX_TIM3_Initv+0xb4>)
 8004b1e:	2200      	movs	r2, #0
 8004b20:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 8004b22:	4b20      	ldr	r3, [pc, #128]	@ (8004ba4 <_ZL12MX_TIM3_Initv+0xb4>)
 8004b24:	2231      	movs	r2, #49	@ 0x31
 8004b26:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b28:	4b1e      	ldr	r3, [pc, #120]	@ (8004ba4 <_ZL12MX_TIM3_Initv+0xb4>)
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b2e:	4b1d      	ldr	r3, [pc, #116]	@ (8004ba4 <_ZL12MX_TIM3_Initv+0xb4>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004b34:	481b      	ldr	r0, [pc, #108]	@ (8004ba4 <_ZL12MX_TIM3_Initv+0xb4>)
 8004b36:	f008 fd5d 	bl	800d5f4 <HAL_TIM_Base_Init>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	bf14      	ite	ne
 8004b40:	2301      	movne	r3, #1
 8004b42:	2300      	moveq	r3, #0
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <_ZL12MX_TIM3_Initv+0x5e>
  {
    Error_Handler();
 8004b4a:	f000 f9bd 	bl	8004ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004b4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004b52:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004b54:	f107 0310 	add.w	r3, r7, #16
 8004b58:	4619      	mov	r1, r3
 8004b5a:	4812      	ldr	r0, [pc, #72]	@ (8004ba4 <_ZL12MX_TIM3_Initv+0xb4>)
 8004b5c:	f008 ff7c 	bl	800da58 <HAL_TIM_ConfigClockSource>
 8004b60:	4603      	mov	r3, r0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	bf14      	ite	ne
 8004b66:	2301      	movne	r3, #1
 8004b68:	2300      	moveq	r3, #0
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d001      	beq.n	8004b74 <_ZL12MX_TIM3_Initv+0x84>
  {
    Error_Handler();
 8004b70:	f000 f9aa 	bl	8004ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b74:	2300      	movs	r3, #0
 8004b76:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004b7c:	1d3b      	adds	r3, r7, #4
 8004b7e:	4619      	mov	r1, r3
 8004b80:	4808      	ldr	r0, [pc, #32]	@ (8004ba4 <_ZL12MX_TIM3_Initv+0xb4>)
 8004b82:	f009 f98f 	bl	800dea4 <HAL_TIMEx_MasterConfigSynchronization>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	bf14      	ite	ne
 8004b8c:	2301      	movne	r3, #1
 8004b8e:	2300      	moveq	r3, #0
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d001      	beq.n	8004b9a <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 8004b96:	f000 f997 	bl	8004ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004b9a:	bf00      	nop
 8004b9c:	3720      	adds	r7, #32
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	2000127c 	.word	0x2000127c
 8004ba8:	40000400 	.word	0x40000400

08004bac <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004bb2:	1d3b      	adds	r3, r7, #4
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	601a      	str	r2, [r3, #0]
 8004bb8:	605a      	str	r2, [r3, #4]
 8004bba:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004bbc:	4b19      	ldr	r3, [pc, #100]	@ (8004c24 <_ZL12MX_TIM6_Initv+0x78>)
 8004bbe:	4a1a      	ldr	r2, [pc, #104]	@ (8004c28 <_ZL12MX_TIM6_Initv+0x7c>)
 8004bc0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 2399;
 8004bc2:	4b18      	ldr	r3, [pc, #96]	@ (8004c24 <_ZL12MX_TIM6_Initv+0x78>)
 8004bc4:	f640 125f 	movw	r2, #2399	@ 0x95f
 8004bc8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004bca:	4b16      	ldr	r3, [pc, #88]	@ (8004c24 <_ZL12MX_TIM6_Initv+0x78>)
 8004bcc:	2200      	movs	r2, #0
 8004bce:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 8004bd0:	4b14      	ldr	r3, [pc, #80]	@ (8004c24 <_ZL12MX_TIM6_Initv+0x78>)
 8004bd2:	2209      	movs	r2, #9
 8004bd4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004bd6:	4b13      	ldr	r3, [pc, #76]	@ (8004c24 <_ZL12MX_TIM6_Initv+0x78>)
 8004bd8:	2200      	movs	r2, #0
 8004bda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004bdc:	4811      	ldr	r0, [pc, #68]	@ (8004c24 <_ZL12MX_TIM6_Initv+0x78>)
 8004bde:	f008 fd09 	bl	800d5f4 <HAL_TIM_Base_Init>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	bf14      	ite	ne
 8004be8:	2301      	movne	r3, #1
 8004bea:	2300      	moveq	r3, #0
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d001      	beq.n	8004bf6 <_ZL12MX_TIM6_Initv+0x4a>
  {
    Error_Handler();
 8004bf2:	f000 f969 	bl	8004ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004bf6:	2320      	movs	r3, #32
 8004bf8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004bfe:	1d3b      	adds	r3, r7, #4
 8004c00:	4619      	mov	r1, r3
 8004c02:	4808      	ldr	r0, [pc, #32]	@ (8004c24 <_ZL12MX_TIM6_Initv+0x78>)
 8004c04:	f009 f94e 	bl	800dea4 <HAL_TIMEx_MasterConfigSynchronization>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	bf14      	ite	ne
 8004c0e:	2301      	movne	r3, #1
 8004c10:	2300      	moveq	r3, #0
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d001      	beq.n	8004c1c <_ZL12MX_TIM6_Initv+0x70>
  {
    Error_Handler();
 8004c18:	f000 f956 	bl	8004ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004c1c:	bf00      	nop
 8004c1e:	3710      	adds	r7, #16
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	200012c8 	.word	0x200012c8
 8004c28:	40001000 	.word	0x40001000

08004c2c <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b088      	sub	sp, #32
 8004c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004c32:	f107 0310 	add.w	r3, r7, #16
 8004c36:	2200      	movs	r2, #0
 8004c38:	601a      	str	r2, [r3, #0]
 8004c3a:	605a      	str	r2, [r3, #4]
 8004c3c:	609a      	str	r2, [r3, #8]
 8004c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c40:	1d3b      	adds	r3, r7, #4
 8004c42:	2200      	movs	r2, #0
 8004c44:	601a      	str	r2, [r3, #0]
 8004c46:	605a      	str	r2, [r3, #4]
 8004c48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004c4a:	4b27      	ldr	r3, [pc, #156]	@ (8004ce8 <_ZL12MX_TIM8_Initv+0xbc>)
 8004c4c:	4a27      	ldr	r2, [pc, #156]	@ (8004cec <_ZL12MX_TIM8_Initv+0xc0>)
 8004c4e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 95;
 8004c50:	4b25      	ldr	r3, [pc, #148]	@ (8004ce8 <_ZL12MX_TIM8_Initv+0xbc>)
 8004c52:	225f      	movs	r2, #95	@ 0x5f
 8004c54:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c56:	4b24      	ldr	r3, [pc, #144]	@ (8004ce8 <_ZL12MX_TIM8_Initv+0xbc>)
 8004c58:	2200      	movs	r2, #0
 8004c5a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 49;
 8004c5c:	4b22      	ldr	r3, [pc, #136]	@ (8004ce8 <_ZL12MX_TIM8_Initv+0xbc>)
 8004c5e:	2231      	movs	r2, #49	@ 0x31
 8004c60:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c62:	4b21      	ldr	r3, [pc, #132]	@ (8004ce8 <_ZL12MX_TIM8_Initv+0xbc>)
 8004c64:	2200      	movs	r2, #0
 8004c66:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004c68:	4b1f      	ldr	r3, [pc, #124]	@ (8004ce8 <_ZL12MX_TIM8_Initv+0xbc>)
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ce8 <_ZL12MX_TIM8_Initv+0xbc>)
 8004c70:	2200      	movs	r2, #0
 8004c72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8004c74:	481c      	ldr	r0, [pc, #112]	@ (8004ce8 <_ZL12MX_TIM8_Initv+0xbc>)
 8004c76:	f008 fcbd 	bl	800d5f4 <HAL_TIM_Base_Init>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	bf14      	ite	ne
 8004c80:	2301      	movne	r3, #1
 8004c82:	2300      	moveq	r3, #0
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <_ZL12MX_TIM8_Initv+0x62>
  {
    Error_Handler();
 8004c8a:	f000 f91d 	bl	8004ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c92:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8004c94:	f107 0310 	add.w	r3, r7, #16
 8004c98:	4619      	mov	r1, r3
 8004c9a:	4813      	ldr	r0, [pc, #76]	@ (8004ce8 <_ZL12MX_TIM8_Initv+0xbc>)
 8004c9c:	f008 fedc 	bl	800da58 <HAL_TIM_ConfigClockSource>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	bf14      	ite	ne
 8004ca6:	2301      	movne	r3, #1
 8004ca8:	2300      	moveq	r3, #0
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d001      	beq.n	8004cb4 <_ZL12MX_TIM8_Initv+0x88>
  {
    Error_Handler();
 8004cb0:	f000 f90a 	bl	8004ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004cb4:	2320      	movs	r3, #32
 8004cb6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 8004cb8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004cbc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004cc2:	1d3b      	adds	r3, r7, #4
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	4808      	ldr	r0, [pc, #32]	@ (8004ce8 <_ZL12MX_TIM8_Initv+0xbc>)
 8004cc8:	f009 f8ec 	bl	800dea4 <HAL_TIMEx_MasterConfigSynchronization>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	bf14      	ite	ne
 8004cd2:	2301      	movne	r3, #1
 8004cd4:	2300      	moveq	r3, #0
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d001      	beq.n	8004ce0 <_ZL12MX_TIM8_Initv+0xb4>
  {
    Error_Handler();
 8004cdc:	f000 f8f4 	bl	8004ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8004ce0:	bf00      	nop
 8004ce2:	3720      	adds	r7, #32
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	20001314 	.word	0x20001314
 8004cec:	40013400 	.word	0x40013400

08004cf0 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8004d68 <_ZL11MX_DMA_Initv+0x78>)
 8004cf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cfa:	4a1b      	ldr	r2, [pc, #108]	@ (8004d68 <_ZL11MX_DMA_Initv+0x78>)
 8004cfc:	f043 0304 	orr.w	r3, r3, #4
 8004d00:	6493      	str	r3, [r2, #72]	@ 0x48
 8004d02:	4b19      	ldr	r3, [pc, #100]	@ (8004d68 <_ZL11MX_DMA_Initv+0x78>)
 8004d04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d06:	f003 0304 	and.w	r3, r3, #4
 8004d0a:	60fb      	str	r3, [r7, #12]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004d0e:	4b16      	ldr	r3, [pc, #88]	@ (8004d68 <_ZL11MX_DMA_Initv+0x78>)
 8004d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d12:	4a15      	ldr	r2, [pc, #84]	@ (8004d68 <_ZL11MX_DMA_Initv+0x78>)
 8004d14:	f043 0301 	orr.w	r3, r3, #1
 8004d18:	6493      	str	r3, [r2, #72]	@ 0x48
 8004d1a:	4b13      	ldr	r3, [pc, #76]	@ (8004d68 <_ZL11MX_DMA_Initv+0x78>)
 8004d1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d1e:	f003 0301 	and.w	r3, r3, #1
 8004d22:	60bb      	str	r3, [r7, #8]
 8004d24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004d26:	4b10      	ldr	r3, [pc, #64]	@ (8004d68 <_ZL11MX_DMA_Initv+0x78>)
 8004d28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d2a:	4a0f      	ldr	r2, [pc, #60]	@ (8004d68 <_ZL11MX_DMA_Initv+0x78>)
 8004d2c:	f043 0302 	orr.w	r3, r3, #2
 8004d30:	6493      	str	r3, [r2, #72]	@ 0x48
 8004d32:	4b0d      	ldr	r3, [pc, #52]	@ (8004d68 <_ZL11MX_DMA_Initv+0x78>)
 8004d34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d36:	f003 0302 	and.w	r3, r3, #2
 8004d3a:	607b      	str	r3, [r7, #4]
 8004d3c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8004d3e:	2200      	movs	r2, #0
 8004d40:	2105      	movs	r1, #5
 8004d42:	200b      	movs	r0, #11
 8004d44:	f004 f8b8 	bl	8008eb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004d48:	200b      	movs	r0, #11
 8004d4a:	f004 f8d1 	bl	8008ef0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 8004d4e:	2200      	movs	r2, #0
 8004d50:	2105      	movs	r1, #5
 8004d52:	2038      	movs	r0, #56	@ 0x38
 8004d54:	f004 f8b0 	bl	8008eb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8004d58:	2038      	movs	r0, #56	@ 0x38
 8004d5a:	f004 f8c9 	bl	8008ef0 <HAL_NVIC_EnableIRQ>

}
 8004d5e:	bf00      	nop
 8004d60:	3710      	adds	r7, #16
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}
 8004d66:	bf00      	nop
 8004d68:	40021000 	.word	0x40021000

08004d6c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b08a      	sub	sp, #40	@ 0x28
 8004d70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d72:	f107 0314 	add.w	r3, r7, #20
 8004d76:	2200      	movs	r2, #0
 8004d78:	601a      	str	r2, [r3, #0]
 8004d7a:	605a      	str	r2, [r3, #4]
 8004d7c:	609a      	str	r2, [r3, #8]
 8004d7e:	60da      	str	r2, [r3, #12]
 8004d80:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004d82:	4b40      	ldr	r3, [pc, #256]	@ (8004e84 <_ZL12MX_GPIO_Initv+0x118>)
 8004d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d86:	4a3f      	ldr	r2, [pc, #252]	@ (8004e84 <_ZL12MX_GPIO_Initv+0x118>)
 8004d88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d8e:	4b3d      	ldr	r3, [pc, #244]	@ (8004e84 <_ZL12MX_GPIO_Initv+0x118>)
 8004d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d96:	613b      	str	r3, [r7, #16]
 8004d98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d9a:	4b3a      	ldr	r3, [pc, #232]	@ (8004e84 <_ZL12MX_GPIO_Initv+0x118>)
 8004d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d9e:	4a39      	ldr	r2, [pc, #228]	@ (8004e84 <_ZL12MX_GPIO_Initv+0x118>)
 8004da0:	f043 0301 	orr.w	r3, r3, #1
 8004da4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004da6:	4b37      	ldr	r3, [pc, #220]	@ (8004e84 <_ZL12MX_GPIO_Initv+0x118>)
 8004da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004daa:	f003 0301 	and.w	r3, r3, #1
 8004dae:	60fb      	str	r3, [r7, #12]
 8004db0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004db2:	4b34      	ldr	r3, [pc, #208]	@ (8004e84 <_ZL12MX_GPIO_Initv+0x118>)
 8004db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004db6:	4a33      	ldr	r2, [pc, #204]	@ (8004e84 <_ZL12MX_GPIO_Initv+0x118>)
 8004db8:	f043 0304 	orr.w	r3, r3, #4
 8004dbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004dbe:	4b31      	ldr	r3, [pc, #196]	@ (8004e84 <_ZL12MX_GPIO_Initv+0x118>)
 8004dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dc2:	f003 0304 	and.w	r3, r3, #4
 8004dc6:	60bb      	str	r3, [r7, #8]
 8004dc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dca:	4b2e      	ldr	r3, [pc, #184]	@ (8004e84 <_ZL12MX_GPIO_Initv+0x118>)
 8004dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dce:	4a2d      	ldr	r2, [pc, #180]	@ (8004e84 <_ZL12MX_GPIO_Initv+0x118>)
 8004dd0:	f043 0302 	orr.w	r3, r3, #2
 8004dd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004dd6:	4b2b      	ldr	r3, [pc, #172]	@ (8004e84 <_ZL12MX_GPIO_Initv+0x118>)
 8004dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dda:	f003 0302 	and.w	r3, r3, #2
 8004dde:	607b      	str	r3, [r7, #4]
 8004de0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EFUSE_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 8004de2:	2200      	movs	r2, #0
 8004de4:	f248 0104 	movw	r1, #32772	@ 0x8004
 8004de8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004dec:	f004 fcaa 	bl	8009744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FUSE_VOLTAGE_GPIO_Port, FUSE_VOLTAGE_Pin, GPIO_PIN_RESET);
 8004df0:	2200      	movs	r2, #0
 8004df2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004df6:	4824      	ldr	r0, [pc, #144]	@ (8004e88 <_ZL12MX_GPIO_Initv+0x11c>)
 8004df8:	f004 fca4 	bl	8009744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin, GPIO_PIN_SET);
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8004e02:	4822      	ldr	r0, [pc, #136]	@ (8004e8c <_ZL12MX_GPIO_Initv+0x120>)
 8004e04:	f004 fc9e 	bl	8009744 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EFUSE_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = EFUSE_Pin|SPI1_CS_Pin;
 8004e08:	f248 0304 	movw	r3, #32772	@ 0x8004
 8004e0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e12:	2300      	movs	r3, #0
 8004e14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e16:	2303      	movs	r3, #3
 8004e18:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e1a:	f107 0314 	add.w	r3, r7, #20
 8004e1e:	4619      	mov	r1, r3
 8004e20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004e24:	f004 fae4 	bl	80093f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : INTERLOCK_Pin */
  GPIO_InitStruct.Pin = INTERLOCK_Pin;
 8004e28:	2304      	movs	r3, #4
 8004e2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e30:	2301      	movs	r3, #1
 8004e32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INTERLOCK_GPIO_Port, &GPIO_InitStruct);
 8004e34:	f107 0314 	add.w	r3, r7, #20
 8004e38:	4619      	mov	r1, r3
 8004e3a:	4813      	ldr	r0, [pc, #76]	@ (8004e88 <_ZL12MX_GPIO_Initv+0x11c>)
 8004e3c:	f004 fad8 	bl	80093f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : FUSE_VOLTAGE_Pin */
  GPIO_InitStruct.Pin = FUSE_VOLTAGE_Pin;
 8004e40:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004e44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e46:	2301      	movs	r3, #1
 8004e48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FUSE_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8004e52:	f107 0314 	add.w	r3, r7, #20
 8004e56:	4619      	mov	r1, r3
 8004e58:	480b      	ldr	r0, [pc, #44]	@ (8004e88 <_ZL12MX_GPIO_Initv+0x11c>)
 8004e5a:	f004 fac9 	bl	80093f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_1_Pin LED_2_Pin LED_3_Pin LED_4_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin;
 8004e5e:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8004e62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e64:	2301      	movs	r3, #1
 8004e66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e70:	f107 0314 	add.w	r3, r7, #20
 8004e74:	4619      	mov	r1, r3
 8004e76:	4805      	ldr	r0, [pc, #20]	@ (8004e8c <_ZL12MX_GPIO_Initv+0x120>)
 8004e78:	f004 faba 	bl	80093f0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004e7c:	bf00      	nop
 8004e7e:	3728      	adds	r7, #40	@ 0x28
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	40021000 	.word	0x40021000
 8004e88:	48000400 	.word	0x48000400
 8004e8c:	48000800 	.word	0x48000800

08004e90 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8004e98:	f00f f8ee 	bl	8014078 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(20);
 8004e9c:	2014      	movs	r0, #20
 8004e9e:	f00c fc19 	bl	80116d4 <osDelay>
 8004ea2:	e7fb      	b.n	8004e9c <_Z16StartDefaultTaskPv+0xc>

08004ea4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a04      	ldr	r2, [pc, #16]	@ (8004ec4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d101      	bne.n	8004eba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004eb6:	f001 fb43 	bl	8006540 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004eba:	bf00      	nop
 8004ebc:	3708      	adds	r7, #8
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	40014400 	.word	0x40014400

08004ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004ecc:	b672      	cpsid	i
}
 8004ece:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004ed0:	bf00      	nop
 8004ed2:	e7fd      	b.n	8004ed0 <Error_Handler+0x8>

08004ed4 <_Z12CheckMessageP12RingBuffer_t>:
#include "string.h"
#include <usbd_cdc_if.h>

// Function to check if the ring buffer contains "BB_Start" or "BB_Stop"
// Returns 1 for "BB_Start", 0 for "BB_Stop", or -1 if neither of these strings are found
int CheckMessage(RingBuffer_t *Buf) {
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b086      	sub	sp, #24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
    char command[9]; // Sized to fit "BB_Start\0" or "BB_Stop\0"
    uint8_t index = 0;
 8004edc:	2300      	movs	r3, #0
 8004ede:	75fb      	strb	r3, [r7, #23]
    uint8_t value;

    // Read bytes from the buffer until a command is assembled or the buffer is exhausted
    while (RB_Read(Buf, &value) == RB_OK) {
 8004ee0:	e014      	b.n	8004f0c <_Z12CheckMessageP12RingBuffer_t+0x38>
        // Check if we've reached the end of a command ('\0' or '\n')
        if (value == '\0' || value == '\n') {
 8004ee2:	7afb      	ldrb	r3, [r7, #11]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d01f      	beq.n	8004f28 <_Z12CheckMessageP12RingBuffer_t+0x54>
 8004ee8:	7afb      	ldrb	r3, [r7, #11]
 8004eea:	2b0a      	cmp	r3, #10
 8004eec:	d01c      	beq.n	8004f28 <_Z12CheckMessageP12RingBuffer_t+0x54>
            break;
        }
        // Ensure we do not exceed the command buffer size
        if (index < sizeof(command) - 1) {
 8004eee:	7dfb      	ldrb	r3, [r7, #23]
 8004ef0:	2b07      	cmp	r3, #7
 8004ef2:	d808      	bhi.n	8004f06 <_Z12CheckMessageP12RingBuffer_t+0x32>
            command[index++] = value;
 8004ef4:	7afa      	ldrb	r2, [r7, #11]
 8004ef6:	7dfb      	ldrb	r3, [r7, #23]
 8004ef8:	1c59      	adds	r1, r3, #1
 8004efa:	75f9      	strb	r1, [r7, #23]
 8004efc:	3318      	adds	r3, #24
 8004efe:	443b      	add	r3, r7
 8004f00:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8004f04:	e002      	b.n	8004f0c <_Z12CheckMessageP12RingBuffer_t+0x38>
        } else {
            // Too much data for one command, something went wrong
            return -1;
 8004f06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004f0a:	e051      	b.n	8004fb0 <_Z12CheckMessageP12RingBuffer_t+0xdc>
    while (RB_Read(Buf, &value) == RB_OK) {
 8004f0c:	f107 030b 	add.w	r3, r7, #11
 8004f10:	4619      	mov	r1, r3
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f000 f85a 	bl	8004fcc <RB_Read>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	bf0c      	ite	eq
 8004f1e:	2301      	moveq	r3, #1
 8004f20:	2300      	movne	r3, #0
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1dc      	bne.n	8004ee2 <_Z12CheckMessageP12RingBuffer_t+0xe>
        }
    }
    command[index] = '\0'; // Null-terminate the string
 8004f28:	7dfb      	ldrb	r3, [r7, #23]
 8004f2a:	3318      	adds	r3, #24
 8004f2c:	443b      	add	r3, r7
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f803 2c0c 	strb.w	r2, [r3, #-12]

    // Compare the assembled command
    if (strcmp(command, "BB_Start") == 0)
 8004f34:	f107 030c 	add.w	r3, r7, #12
 8004f38:	491f      	ldr	r1, [pc, #124]	@ (8004fb8 <_Z12CheckMessageP12RingBuffer_t+0xe4>)
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f7fb f960 	bl	8000200 <strcmp>
 8004f40:	4603      	mov	r3, r0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d105      	bne.n	8004f52 <_Z12CheckMessageP12RingBuffer_t+0x7e>
    {
    	data.charging.balance_on = true;
 8004f46:	4b1d      	ldr	r3, [pc, #116]	@ (8004fbc <_Z12CheckMessageP12RingBuffer_t+0xe8>)
 8004f48:	2201      	movs	r2, #1
 8004f4a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
        return 1;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e02e      	b.n	8004fb0 <_Z12CheckMessageP12RingBuffer_t+0xdc>
    }
    else if (strcmp(command, "BB_Stop") == 0)
 8004f52:	f107 030c 	add.w	r3, r7, #12
 8004f56:	491a      	ldr	r1, [pc, #104]	@ (8004fc0 <_Z12CheckMessageP12RingBuffer_t+0xec>)
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f7fb f951 	bl	8000200 <strcmp>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d105      	bne.n	8004f70 <_Z12CheckMessageP12RingBuffer_t+0x9c>
    {
    	data.charging.balance_on = false;
 8004f64:	4b15      	ldr	r3, [pc, #84]	@ (8004fbc <_Z12CheckMessageP12RingBuffer_t+0xe8>)
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
        return 0;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	e01f      	b.n	8004fb0 <_Z12CheckMessageP12RingBuffer_t+0xdc>
    }
    else if (strcmp(command, "ED_ON") == 0)
 8004f70:	f107 030c 	add.w	r3, r7, #12
 8004f74:	4913      	ldr	r1, [pc, #76]	@ (8004fc4 <_Z12CheckMessageP12RingBuffer_t+0xf0>)
 8004f76:	4618      	mov	r0, r3
 8004f78:	f7fb f942 	bl	8000200 <strcmp>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d105      	bne.n	8004f8e <_Z12CheckMessageP12RingBuffer_t+0xba>
    {
    	data.ErrorDetection = true;
 8004f82:	4b0e      	ldr	r3, [pc, #56]	@ (8004fbc <_Z12CheckMessageP12RingBuffer_t+0xe8>)
 8004f84:	2201      	movs	r2, #1
 8004f86:	f883 22a6 	strb.w	r2, [r3, #678]	@ 0x2a6
    	return 0;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	e010      	b.n	8004fb0 <_Z12CheckMessageP12RingBuffer_t+0xdc>
    }
    else if (strcmp(command, "ED_OFF") == 0)
 8004f8e:	f107 030c 	add.w	r3, r7, #12
 8004f92:	490d      	ldr	r1, [pc, #52]	@ (8004fc8 <_Z12CheckMessageP12RingBuffer_t+0xf4>)
 8004f94:	4618      	mov	r0, r3
 8004f96:	f7fb f933 	bl	8000200 <strcmp>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d105      	bne.n	8004fac <_Z12CheckMessageP12RingBuffer_t+0xd8>
    {
    	data.ErrorDetection = false;
 8004fa0:	4b06      	ldr	r3, [pc, #24]	@ (8004fbc <_Z12CheckMessageP12RingBuffer_t+0xe8>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f883 22a6 	strb.w	r2, [r3, #678]	@ 0x2a6
        return 0;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	e001      	b.n	8004fb0 <_Z12CheckMessageP12RingBuffer_t+0xdc>
    }

    return -1;
 8004fac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3718      	adds	r7, #24
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	08018c90 	.word	0x08018c90
 8004fbc:	20000b84 	.word	0x20000b84
 8004fc0:	08018c9c 	.word	0x08018c9c
 8004fc4:	08018ca4 	.word	0x08018ca4
 8004fc8:	08018cac 	.word	0x08018cac

08004fcc <RB_Read>:
//
// RingBuffer_t *Buf - pointer to Ring Buffer structure
// uint8_t *Value - pointer to place where a value from buffer is read
//
RB_Status RB_Read(RingBuffer_t *Buf, uint8_t *Value)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
	// Check if Tail hit Head
	if(Buf->Head == Buf->Tail)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	8a1a      	ldrh	r2, [r3, #16]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	8a5b      	ldrh	r3, [r3, #18]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d101      	bne.n	8004fe6 <RB_Read+0x1a>
	{
		// If yes - there is nothing to read
		return RB_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e014      	b.n	8005010 <RB_Read+0x44>
	}

	// Write current value from buffer to pointer from argument
	*Value = Buf->Buffer[Buf->Tail];
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	8a5b      	ldrh	r3, [r3, #18]
 8004fea:	461a      	mov	r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	5c9a      	ldrb	r2, [r3, r2]
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	701a      	strb	r2, [r3, #0]

	// Calculate new Tail pointer
	Buf->Tail = (Buf->Tail + 1) % RING_BUFFER_SIZE;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	8a5b      	ldrh	r3, [r3, #18]
 8004ff8:	3301      	adds	r3, #1
 8004ffa:	425a      	negs	r2, r3
 8004ffc:	f003 030f 	and.w	r3, r3, #15
 8005000:	f002 020f 	and.w	r2, r2, #15
 8005004:	bf58      	it	pl
 8005006:	4253      	negpl	r3, r2
 8005008:	b29a      	uxth	r2, r3
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	825a      	strh	r2, [r3, #18]

	// Everything is ok - return OK status
	return RB_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <RB_Write>:
//
// RingBuffer_t *Buf - pointer to Ring Buffer structure
// uint8_t Value - a value to store in the buffer
//
RB_Status RB_Write(RingBuffer_t *Buf, uint8_t Value)
{
 800501c:	b480      	push	{r7}
 800501e:	b085      	sub	sp, #20
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	460b      	mov	r3, r1
 8005026:	70fb      	strb	r3, [r7, #3]
	// Calculate new Head pointer value
	uint8_t HeadTmp = (Buf->Head + 1) % RING_BUFFER_SIZE;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	8a1b      	ldrh	r3, [r3, #16]
 800502c:	3301      	adds	r3, #1
 800502e:	425a      	negs	r2, r3
 8005030:	f003 030f 	and.w	r3, r3, #15
 8005034:	f002 020f 	and.w	r2, r2, #15
 8005038:	bf58      	it	pl
 800503a:	4253      	negpl	r3, r2
 800503c:	73fb      	strb	r3, [r7, #15]

	// Check if there is one free space ahead the Head buffer
	if(HeadTmp == Buf->Tail)
 800503e:	7bfb      	ldrb	r3, [r7, #15]
 8005040:	b29a      	uxth	r2, r3
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	8a5b      	ldrh	r3, [r3, #18]
 8005046:	429a      	cmp	r2, r3
 8005048:	d101      	bne.n	800504e <RB_Write+0x32>
	{
		// There is no space in the buffer - return an error
		return RB_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e00a      	b.n	8005064 <RB_Write+0x48>
	}

	// Store a value into the buffer
	Buf->Buffer[Buf->Head] = Value;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	8a1b      	ldrh	r3, [r3, #16]
 8005052:	4619      	mov	r1, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	78fa      	ldrb	r2, [r7, #3]
 8005058:	545a      	strb	r2, [r3, r1]

	// Remember a new Head pointer value
	Buf->Head = HeadTmp;
 800505a:	7bfb      	ldrb	r3, [r7, #15]
 800505c:	b29a      	uxth	r2, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	821a      	strh	r2, [r3, #16]

	// Everything is ok - return OK status
	return RB_OK;
 8005062:	2300      	movs	r3, #0
}
 8005064:	4618      	mov	r0, r3
 8005066:	3714      	adds	r7, #20
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <_ZSt21is_constant_evaluatedv>:

  /// Returns true only when called during constant evaluation.
  /// @since C++20
  constexpr inline bool
  is_constant_evaluated() noexcept
  {
 8005070:	b480      	push	{r7}
 8005072:	af00      	add	r7, sp, #0
#if __cpp_if_consteval >= 202106L
    if consteval { return true; } else { return false; }
#else
    return __builtin_is_constant_evaluated();
 8005074:	2300      	movs	r3, #0
#endif
  }
 8005076:	4618      	mov	r0, r3
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <_ZN7SoC_EKF17set_update_matrixEv>:
#include "soc_ekf.h"
#include <math.h>
#include <algorithm>

void SoC_EKF::set_update_matrix()
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
    _State_vector[ttc1] = 0;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f04f 0200 	mov.w	r2, #0
 800508e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    _State_vector[ttc2] = 0;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f04f 0200 	mov.w	r2, #0
 8005098:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

    _et1 = expf(-_Ts / _battery.battery_equivalent_model[ttc1]);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80050a2:	eeb1 7a67 	vneg.f32	s14, s15
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	edd3 7a03 	vldr	s15, [r3, #12]
 80050ac:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80050b0:	eeb0 0a66 	vmov.f32	s0, s13
 80050b4:	f010 ff32 	bl	8015f1c <expf>
 80050b8:	eef0 7a40 	vmov.f32	s15, s0
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
    _et2 = expf(-_Ts / _battery.battery_equivalent_model[ttc2]);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80050c8:	eeb1 7a67 	vneg.f32	s14, s15
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	edd3 7a04 	vldr	s15, [r3, #16]
 80050d2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80050d6:	eeb0 0a66 	vmov.f32	s0, s13
 80050da:	f010 ff1f 	bl	8015f1c <expf>
 80050de:	eef0 7a40 	vmov.f32	s15, s0
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c

    _A_matrix[SoC] = 1;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80050ee:	675a      	str	r2, [r3, #116]	@ 0x74
    _A_matrix[ttc1] = _et1;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	679a      	str	r2, [r3, #120]	@ 0x78
    _A_matrix[ttc2] = _et2;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	67da      	str	r2, [r3, #124]	@ 0x7c

    _B_matrix[SoC] = - _Ts/_battery.battery_equivalent_model[Qnom]/60/60
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8005106:	eef1 6a67 	vneg.f32	s13, s15
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	edd3 7a07 	vldr	s15, [r3, #28]
 8005110:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005114:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80051c0 <_ZN7SoC_EKF17set_update_matrixEv+0x140>
 8005118:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800511c:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80051c0 <_ZN7SoC_EKF17set_update_matrixEv+0x140>
 8005120:	eec7 6a87 	vdiv.f32	s13, s15, s14
            /_battery.cell_in_parallel;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	ee07 3a90 	vmov	s15, r3
 800512c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005130:	eec6 7a87 	vdiv.f32	s15, s13, s14
    _B_matrix[SoC] = - _Ts/_battery.battery_equivalent_model[Qnom]/60/60
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	edc3 7a20 	vstr	s15, [r3, #128]	@ 0x80

    _B_matrix[ttc1] = _battery.battery_equivalent_model[Rttc1]*(1 - _et1);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	ed93 7a05 	vldr	s14, [r3, #20]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8005146:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800514a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800514e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	edc3 7a21 	vstr	s15, [r3, #132]	@ 0x84
    _B_matrix[ttc2] = _battery.battery_equivalent_model[Rttc2]*(1 - _et2);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	ed93 7a06 	vldr	s14, [r3, #24]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8005164:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005168:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800516c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	edc3 7a22 	vstr	s15, [r3, #136]	@ 0x88

    _P_matrix[SoC] = 0.005;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a12      	ldr	r2, [pc, #72]	@ (80051c4 <_ZN7SoC_EKF17set_update_matrixEv+0x144>)
 800517a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    _P_matrix[ttc1] = 0.1;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a11      	ldr	r2, [pc, #68]	@ (80051c8 <_ZN7SoC_EKF17set_update_matrixEv+0x148>)
 8005182:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    _P_matrix[ttc2] = 0.1;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a0f      	ldr	r2, [pc, #60]	@ (80051c8 <_ZN7SoC_EKF17set_update_matrixEv+0x148>)
 800518a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    _Q_matrix[SoC] = default_Q_value;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a0e      	ldr	r2, [pc, #56]	@ (80051cc <_ZN7SoC_EKF17set_update_matrixEv+0x14c>)
 8005192:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    _Q_matrix[ttc1] = _P_matrix[ttc1];
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    _Q_matrix[ttc2] = _P_matrix[ttc2];
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    _R_coeff = default_R_value;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a07      	ldr	r2, [pc, #28]	@ (80051d0 <_ZN7SoC_EKF17set_update_matrixEv+0x150>)
 80051b2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
}
 80051b6:	bf00      	nop
 80051b8:	3708      	adds	r7, #8
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	42700000 	.word	0x42700000
 80051c4:	3ba3d70a 	.word	0x3ba3d70a
 80051c8:	3dcccccd 	.word	0x3dcccccd
 80051cc:	3951b717 	.word	0x3951b717
 80051d0:	48f42400 	.word	0x48f42400

080051d4 <_ZN7SoC_EKF21set_filter_covarianceEffff>:

void SoC_EKF::set_filter_covariance(float R, float Q_soc, float Q_v1, float Q_v2)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b087      	sub	sp, #28
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6178      	str	r0, [r7, #20]
 80051dc:	ed87 0a04 	vstr	s0, [r7, #16]
 80051e0:	edc7 0a03 	vstr	s1, [r7, #12]
 80051e4:	ed87 1a02 	vstr	s2, [r7, #8]
 80051e8:	edc7 1a01 	vstr	s3, [r7, #4]
    _R_coeff = R;
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	693a      	ldr	r2, [r7, #16]
 80051f0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    _Q_matrix[SoC] = Q_soc;
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    _Q_matrix[Vttc1] = Q_v1;
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	68ba      	ldr	r2, [r7, #8]
 8005200:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    _Q_matrix[Vttc2] = Q_v2;
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
}
 800520c:	bf00      	nop
 800520e:	371c      	adds	r7, #28
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <_ZN7SoC_EKF6updateERKfS1_>:

void SoC_EKF::update(const float &Current, const float &Voltage)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b08c      	sub	sp, #48	@ 0x30
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	607a      	str	r2, [r7, #4]
//    }
//    else {
//        set_filter_covariance(default_R_value, default_Q_value);
//    }
    // Predict
    _State_vector[SoC] =  _State_vector[SoC] * _A_matrix[SoC] + Current * _B_matrix[SoC];
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	ed93 7a2a 	vldr	s14, [r3, #168]	@ 0xa8
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8005230:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	edd3 6a00 	vldr	s13, [r3]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 8005240:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005244:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8
    _State_vector[ttc1] =  _State_vector[ttc1] * _A_matrix[ttc1] + Current * _B_matrix[ttc1];
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	ed93 7a2b 	vldr	s14, [r3, #172]	@ 0xac
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 800525a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	edd3 6a00 	vldr	s13, [r3]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 800526a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800526e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac
    _State_vector[ttc2] =  _State_vector[ttc2] * _A_matrix[ttc2] + Current * _B_matrix[ttc2];
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	ed93 7a2c 	vldr	s14, [r3, #176]	@ 0xb0
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 8005284:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	edd3 6a00 	vldr	s13, [r3]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8005294:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005298:	ee77 7a27 	vadd.f32	s15, s14, s15
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	edc3 7a2c 	vstr	s15, [r3, #176]	@ 0xb0

    // Covariance matrix
    _P_matrix[SoC] =  _A_matrix[SoC]  * _A_matrix[SoC] *  _P_matrix[SoC]  + _Q_matrix[SoC];
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	ed93 7a1d 	vldr	s14, [r3, #116]	@ 0x74
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 80052ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 80052b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	edd3 7a27 	vldr	s15, [r3, #156]	@ 0x9c
 80052c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c
    _P_matrix[ttc1] = _A_matrix[ttc1] * _A_matrix[ttc1] * _P_matrix[ttc1] + _Q_matrix[ttc1];
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 80052d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80052e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	edd3 7a28 	vldr	s15, [r3, #160]	@ 0xa0
 80052ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90
    _P_matrix[ttc2] = _A_matrix[ttc2] * _A_matrix[ttc2] * _P_matrix[ttc2] + _Q_matrix[ttc2];
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	ed93 7a1f 	vldr	s14, [r3, #124]	@ 0x7c
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 8005302:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800530c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 8005316:	ee77 7a27 	vadd.f32	s15, s14, s15
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	edc3 7a25 	vstr	s15, [r3, #148]	@ 0x94

    // Predict Opec circiut voltage single call voltage based on SoC
    float Voltage_predict_OCV = horner(_battery.battery_ocv_poli, SOC_OCV_poli_coeff_lenght, &_State_vector[SoC]);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f103 0020 	add.w	r0, r3, #32
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	33a8      	adds	r3, #168	@ 0xa8
 800532a:	461a      	mov	r2, r3
 800532c:	2109      	movs	r1, #9
 800532e:	f000 f98d 	bl	800564c <_Z6hornerPKfjS0_>
 8005332:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c

    float Voltage_predict = Voltage_predict_OCV - _State_vector[Vttc1]/_battery.cell_in_parallel
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	edd3 6a2b 	vldr	s13, [r3, #172]	@ 0xac
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	ee07 3a90 	vmov	s15, r3
 8005344:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005348:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800534c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8005350:	ee37 7a67 	vsub.f32	s14, s14, s15
            - _State_vector[Vttc2]/_battery.cell_in_parallel
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	ed93 6a2c 	vldr	s12, [r3, #176]	@ 0xb0
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	ee07 3a90 	vmov	s15, r3
 8005362:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005366:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800536a:	ee37 7a67 	vsub.f32	s14, s14, s15
            - (Current) * _battery.battery_equivalent_model[Rs]
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	edd3 6a00 	vldr	s13, [r3]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	edd3 7a02 	vldr	s15, [r3, #8]
 800537a:	ee66 6aa7 	vmul.f32	s13, s13, s15
                        *_battery.cell_in_series
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	ee07 3a90 	vmov	s15, r3
 8005386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800538a:	ee26 6aa7 	vmul.f32	s12, s13, s15
                        /_battery.cell_in_parallel; // for multiple cell voltage
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	ee07 3a90 	vmov	s15, r3
 8005396:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800539a:	eec6 7a26 	vdiv.f32	s15, s12, s13
    float Voltage_predict = Voltage_predict_OCV - _State_vector[Vttc1]/_battery.cell_in_parallel
 800539e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80053a2:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    float innovation = (Voltage) - Voltage_predict;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	ed93 7a00 	vldr	s14, [r3]
 80053ac:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80053b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80053b4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    float H = horner(_battery.battery_d_ocv_poli, SOC_OCV_poli_coeff_lenght - 1, &_State_vector[SoC]);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f103 0044 	add.w	r0, r3, #68	@ 0x44
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	33a8      	adds	r3, #168	@ 0xa8
 80053c2:	461a      	mov	r2, r3
 80053c4:	2108      	movs	r1, #8
 80053c6:	f000 f941 	bl	800564c <_Z6hornerPKfjS0_>
 80053ca:	ed87 0a08 	vstr	s0, [r7, #32]

    float S = H *  _P_matrix[SoC] * H + _R_coeff;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 80053d4:	edd7 7a08 	vldr	s15, [r7, #32]
 80053d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80053dc:	edd7 7a08 	vldr	s15, [r7, #32]
 80053e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	edd3 7a26 	vldr	s15, [r3, #152]	@ 0x98
 80053ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80053ee:	edc7 7a07 	vstr	s15, [r7, #28]

    float Kf = _P_matrix[SoC] * H * (1/S);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 80053f8:	edd7 7a08 	vldr	s15, [r7, #32]
 80053fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005400:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8005404:	edd7 6a07 	vldr	s13, [r7, #28]
 8005408:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800540c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005410:	edc7 7a06 	vstr	s15, [r7, #24]

    _State_vector[SoC] += Kf*innovation;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	ed93 7a2a 	vldr	s14, [r3, #168]	@ 0xa8
 800541a:	edd7 6a06 	vldr	s13, [r7, #24]
 800541e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005422:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005426:	ee77 7a27 	vadd.f32	s15, s14, s15
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8

    _P_matrix[SoC] = (1 - Kf*H) * _P_matrix[SoC];
 8005430:	ed97 7a06 	vldr	s14, [r7, #24]
 8005434:	edd7 7a08 	vldr	s15, [r7, #32]
 8005438:	ee67 7a27 	vmul.f32	s15, s14, s15
 800543c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005440:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800544a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c

    // to ensure that (0.0 <= SoC <= 1.0)
    _State_vector[SoC] = std::clamp(_State_vector[SoC], 0.00f, 1.00f);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	33a8      	adds	r3, #168	@ 0xa8
 8005458:	f04f 0200 	mov.w	r2, #0
 800545c:	613a      	str	r2, [r7, #16]
 800545e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005462:	617a      	str	r2, [r7, #20]
 8005464:	f107 0214 	add.w	r2, r7, #20
 8005468:	f107 0110 	add.w	r1, r7, #16
 800546c:	4618      	mov	r0, r3
 800546e:	f000 f91b 	bl	80056a8 <_ZSt5clampIfERKT_S2_S2_S2_>
 8005472:	4603      	mov	r3, r0
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
}
 800547c:	bf00      	nop
 800547e:	3730      	adds	r7, #48	@ 0x30
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf>:

void SoC_EKF::update_SoC_based_on_voltage(const float &Voltage)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	6039      	str	r1, [r7, #0]
    // set low observation noice covariance to calculate faster voltage soc prediction

    set_time_sampling(100.0f);
 800548e:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 800551c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x98>
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 f87f 	bl	8005596 <_ZN7SoC_EKF17set_time_samplingEf>
    set_update_matrix();
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f7ff fdf1 	bl	8005080 <_ZN7SoC_EKF17set_update_matrixEv>
    set_filter_covariance(1);
 800549e:	eddf 1a20 	vldr	s3, [pc, #128]	@ 8005520 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 80054a2:	ed9f 1a1f 	vldr	s2, [pc, #124]	@ 8005520 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 80054a6:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8005524 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa0>
 80054aa:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f7ff fe90 	bl	80051d4 <_ZN7SoC_EKF21set_filter_covarianceEffff>

    for(int i=0; i < 10e3; ++i){
 80054b4:	2300      	movs	r3, #0
 80054b6:	60fb      	str	r3, [r7, #12]
 80054b8:	e00c      	b.n	80054d4 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x50>
        update(0, Voltage);
 80054ba:	f04f 0300 	mov.w	r3, #0
 80054be:	60bb      	str	r3, [r7, #8]
 80054c0:	f107 0308 	add.w	r3, r7, #8
 80054c4:	683a      	ldr	r2, [r7, #0]
 80054c6:	4619      	mov	r1, r3
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f7ff fea5 	bl	8005218 <_ZN7SoC_EKF6updateERKfS1_>
    for(int i=0; i < 10e3; ++i){
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	3301      	adds	r3, #1
 80054d2:	60fb      	str	r3, [r7, #12]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	ee07 3a90 	vmov	s15, r3
 80054da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80054de:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8005528 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa4>
 80054e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ea:	d4e6      	bmi.n	80054ba <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x36>
    }

    set_filter_covariance();
 80054ec:	eddf 1a0c 	vldr	s3, [pc, #48]	@ 8005520 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 80054f0:	ed9f 1a0b 	vldr	s2, [pc, #44]	@ 8005520 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 80054f4:	eddf 0a0b 	vldr	s1, [pc, #44]	@ 8005524 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa0>
 80054f8:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800552c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa8>
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f7ff fe69 	bl	80051d4 <_ZN7SoC_EKF21set_filter_covarianceEffff>
    set_time_sampling(0.05f);
 8005502:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8005530 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xac>
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f000 f845 	bl	8005596 <_ZN7SoC_EKF17set_time_samplingEf>
    set_update_matrix();
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f7ff fdb7 	bl	8005080 <_ZN7SoC_EKF17set_update_matrixEv>
}
 8005512:	bf00      	nop
 8005514:	3710      	adds	r7, #16
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	42c80000 	.word	0x42c80000
 8005520:	3dcccccd 	.word	0x3dcccccd
 8005524:	3951b717 	.word	0x3951b717
 8005528:	461c4000 	.word	0x461c4000
 800552c:	48f42400 	.word	0x48f42400
 8005530:	3d4ccccd 	.word	0x3d4ccccd

08005534 <_ZN7SoC_EKF32set_single_cell_equivalent_modelEPKf>:

void SoC_EKF::set_single_cell_equivalent_model(const float *battery_model){
 8005534:	b580      	push	{r7, lr}
 8005536:	b082      	sub	sp, #8
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
    std::copy(battery_model, battery_model+6, _battery.battery_equivalent_model);
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	f103 0118 	add.w	r1, r3, #24
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	3308      	adds	r3, #8
 8005548:	461a      	mov	r2, r3
 800554a:	6838      	ldr	r0, [r7, #0]
 800554c:	f000 f8d4 	bl	80056f8 <_ZSt4copyIPKfPfET0_T_S4_S3_>
};
 8005550:	bf00      	nop
 8005552:	3708      	adds	r7, #8
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <_ZN7SoC_EKF15set_initial_SoCEf>:

void SoC_EKF::set_initial_SoC(float aSoC){
 8005558:	b480      	push	{r7}
 800555a:	b083      	sub	sp, #12
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	ed87 0a00 	vstr	s0, [r7]
    _State_vector[SoC] = aSoC;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	683a      	ldr	r2, [r7, #0]
 8005568:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
}
 800556c:	bf00      	nop
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <_ZN7SoC_EKF16set_full_batteryEv>:

void SoC_EKF::set_full_battery()
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
    _State_vector[SoC] = 1.00f;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005586:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
};
 800558a:	bf00      	nop
 800558c:	370c      	adds	r7, #12
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr

08005596 <_ZN7SoC_EKF17set_time_samplingEf>:

void SoC_EKF::set_time_sampling(float Ts){
 8005596:	b480      	push	{r7}
 8005598:	b083      	sub	sp, #12
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
 800559e:	ed87 0a00 	vstr	s0, [r7]
    _Ts = Ts;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	683a      	ldr	r2, [r7, #0]
 80055a6:	671a      	str	r2, [r3, #112]	@ 0x70
};
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <_ZN7SoC_EKF25set_battery_configurationEOjS0_>:

void SoC_EKF::set_battery_configuration(unsigned int &&s, unsigned int &&p){
 80055b4:	b480      	push	{r7}
 80055b6:	b085      	sub	sp, #20
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	60b9      	str	r1, [r7, #8]
 80055be:	607a      	str	r2, [r7, #4]
    _battery.cell_in_parallel = p;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	601a      	str	r2, [r3, #0]
    _battery.cell_in_series = s;
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	605a      	str	r2, [r3, #4]
};
 80055d0:	bf00      	nop
 80055d2:	3714      	adds	r7, #20
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj>:

void SoC_EKF::set_single_cell_ocv_polinomial(const float *battery_ocv, unsigned int number_of_coef){
 80055dc:	b580      	push	{r7, lr}
 80055de:	b086      	sub	sp, #24
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	607a      	str	r2, [r7, #4]

    std::copy(battery_ocv, battery_ocv + number_of_coef, _battery.battery_ocv_poli);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	68ba      	ldr	r2, [r7, #8]
 80055ee:	18d1      	adds	r1, r2, r3
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	3320      	adds	r3, #32
 80055f4:	461a      	mov	r2, r3
 80055f6:	68b8      	ldr	r0, [r7, #8]
 80055f8:	f000 f87e 	bl	80056f8 <_ZSt4copyIPKfPfET0_T_S4_S3_>

    for(unsigned int ocv_poly_iter = 0; ocv_poly_iter < number_of_coef - 1; ocv_poly_iter++){
 80055fc:	2300      	movs	r3, #0
 80055fe:	617b      	str	r3, [r7, #20]
 8005600:	e01a      	b.n	8005638 <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj+0x5c>
        _battery.battery_d_ocv_poli[ocv_poly_iter] = static_cast<float>(number_of_coef - ocv_poly_iter - 1) * battery_ocv[ocv_poly_iter];
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	3b01      	subs	r3, #1
 800560a:	ee07 3a90 	vmov	s15, r3
 800560e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	68ba      	ldr	r2, [r7, #8]
 8005618:	4413      	add	r3, r2
 800561a:	edd3 7a00 	vldr	s15, [r3]
 800561e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005622:	68fa      	ldr	r2, [r7, #12]
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	3310      	adds	r3, #16
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	4413      	add	r3, r2
 800562c:	3304      	adds	r3, #4
 800562e:	edc3 7a00 	vstr	s15, [r3]
    for(unsigned int ocv_poly_iter = 0; ocv_poly_iter < number_of_coef - 1; ocv_poly_iter++){
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	3301      	adds	r3, #1
 8005636:	617b      	str	r3, [r7, #20]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	3b01      	subs	r3, #1
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	429a      	cmp	r2, r3
 8005640:	d3df      	bcc.n	8005602 <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj+0x26>
    }
};
 8005642:	bf00      	nop
 8005644:	bf00      	nop
 8005646:	3718      	adds	r7, #24
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}

0800564c <_Z6hornerPKfjS0_>:
    //    std::cout<<"Kf: "<<Kf <<std::endl;
    //    std::cout<<"SoC: "<<State_vector[0]<<std::endl;
}

[[nodiscard]] float horner(const float *arry, unsigned int n, const float *x)
{
 800564c:	b480      	push	{r7}
 800564e:	b087      	sub	sp, #28
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]
    float s = 0;
 8005658:	f04f 0300 	mov.w	r3, #0
 800565c:	617b      	str	r3, [r7, #20]
    for(unsigned int i = 0; i < n ; i++){
 800565e:	2300      	movs	r3, #0
 8005660:	613b      	str	r3, [r7, #16]
 8005662:	e013      	b.n	800568c <_Z6hornerPKfjS0_+0x40>
        s = s*(*x) + arry[i];
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	ed93 7a00 	vldr	s14, [r3]
 800566a:	edd7 7a05 	vldr	s15, [r7, #20]
 800566e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	68fa      	ldr	r2, [r7, #12]
 8005678:	4413      	add	r3, r2
 800567a:	edd3 7a00 	vldr	s15, [r3]
 800567e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005682:	edc7 7a05 	vstr	s15, [r7, #20]
    for(unsigned int i = 0; i < n ; i++){
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	3301      	adds	r3, #1
 800568a:	613b      	str	r3, [r7, #16]
 800568c:	693a      	ldr	r2, [r7, #16]
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	429a      	cmp	r2, r3
 8005692:	d3e7      	bcc.n	8005664 <_Z6hornerPKfjS0_+0x18>
    }
    return s;
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	ee07 3a90 	vmov	s15, r3
}
 800569a:	eeb0 0a67 	vmov.f32	s0, s15
 800569e:	371c      	adds	r7, #28
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr

080056a8 <_ZSt5clampIfERKT_S2_S2_S2_>:
   *  @retval `__val` otherwise.
   *  @pre `_Tp` is LessThanComparable and `(__hi < __lo)` is false.
   */
  template<typename _Tp>
    constexpr const _Tp&
    clamp(const _Tp& __val, const _Tp& __lo, const _Tp& __hi)
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	607a      	str	r2, [r7, #4]
    {
      __glibcxx_assert(!(__hi < __lo));
 80056b4:	f7fb fe9e 	bl	80013f4 <_ZSt23__is_constant_evaluatedv>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d00c      	beq.n	80056d8 <_ZSt5clampIfERKT_S2_S2_S2_+0x30>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	ed93 7a00 	vldr	s14, [r3]
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	edd3 7a00 	vldr	s15, [r3]
 80056ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80056ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056d2:	d501      	bpl.n	80056d8 <_ZSt5clampIfERKT_S2_S2_S2_+0x30>
 80056d4:	2301      	movs	r3, #1
 80056d6:	e000      	b.n	80056da <_ZSt5clampIfERKT_S2_S2_S2_+0x32>
 80056d8:	2300      	movs	r3, #0
 80056da:	2b00      	cmp	r3, #0
      return std::min(std::max(__val, __lo), __hi);
 80056dc:	68b9      	ldr	r1, [r7, #8]
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f000 f822 	bl	8005728 <_ZSt3maxIfERKT_S2_S2_>
 80056e4:	4603      	mov	r3, r0
 80056e6:	6879      	ldr	r1, [r7, #4]
 80056e8:	4618      	mov	r0, r3
 80056ea:	f000 f836 	bl	800575a <_ZSt3minIfERKT_S2_S2_>
 80056ee:	4603      	mov	r3, r0
    }
 80056f0:	4618      	mov	r0, r3
 80056f2:	3710      	adds	r7, #16
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}

080056f8 <_ZSt4copyIPKfPfET0_T_S4_S3_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 80056f8:	b590      	push	{r4, r7, lr}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::reference>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8005704:	68f8      	ldr	r0, [r7, #12]
 8005706:	f000 f841 	bl	800578c <_ZSt12__miter_baseIPKfET_S2_>
 800570a:	4604      	mov	r4, r0
 800570c:	68b8      	ldr	r0, [r7, #8]
 800570e:	f000 f83d 	bl	800578c <_ZSt12__miter_baseIPKfET_S2_>
 8005712:	4603      	mov	r3, r0
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	4619      	mov	r1, r3
 8005718:	4620      	mov	r0, r4
 800571a:	f000 f842 	bl	80057a2 <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>
 800571e:	4603      	mov	r3, r0
    }
 8005720:	4618      	mov	r0, r3
 8005722:	3714      	adds	r7, #20
 8005724:	46bd      	mov	sp, r7
 8005726:	bd90      	pop	{r4, r7, pc}

08005728 <_ZSt3maxIfERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	ed93 7a00 	vldr	s14, [r3]
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	edd3 7a00 	vldr	s15, [r3]
 800573e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005746:	d501      	bpl.n	800574c <_ZSt3maxIfERKT_S2_S2_+0x24>
	return __b;
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	e000      	b.n	800574e <_ZSt3maxIfERKT_S2_S2_+0x26>
      return __a;
 800574c:	687b      	ldr	r3, [r7, #4]
    }
 800574e:	4618      	mov	r0, r3
 8005750:	370c      	adds	r7, #12
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr

0800575a <_ZSt3minIfERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 800575a:	b480      	push	{r7}
 800575c:	b083      	sub	sp, #12
 800575e:	af00      	add	r7, sp, #0
 8005760:	6078      	str	r0, [r7, #4]
 8005762:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	ed93 7a00 	vldr	s14, [r3]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	edd3 7a00 	vldr	s15, [r3]
 8005770:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005778:	d501      	bpl.n	800577e <_ZSt3minIfERKT_S2_S2_+0x24>
	return __b;
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	e000      	b.n	8005780 <_ZSt3minIfERKT_S2_S2_+0x26>
      return __a;
 800577e:	687b      	ldr	r3, [r7, #4]
    }
 8005780:	4618      	mov	r0, r3
 8005782:	370c      	adds	r7, #12
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <_ZSt12__miter_baseIPKfET_S2_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
    { return __it; }
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4618      	mov	r0, r3
 8005798:	370c      	adds	r7, #12
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr

080057a2 <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80057a2:	b5b0      	push	{r4, r5, r7, lr}
 80057a4:	b084      	sub	sp, #16
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	60f8      	str	r0, [r7, #12]
 80057aa:	60b9      	str	r1, [r7, #8]
 80057ac:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 80057ae:	68f8      	ldr	r0, [r7, #12]
 80057b0:	f000 f81a 	bl	80057e8 <_ZSt12__niter_baseIPKfET_S2_>
 80057b4:	4604      	mov	r4, r0
 80057b6:	68b8      	ldr	r0, [r7, #8]
 80057b8:	f000 f816 	bl	80057e8 <_ZSt12__niter_baseIPKfET_S2_>
 80057bc:	4605      	mov	r5, r0
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4618      	mov	r0, r3
 80057c2:	f000 f81c 	bl	80057fe <_ZSt12__niter_baseIPfET_S1_>
 80057c6:	4603      	mov	r3, r0
 80057c8:	461a      	mov	r2, r3
 80057ca:	4629      	mov	r1, r5
 80057cc:	4620      	mov	r0, r4
 80057ce:	f000 f821 	bl	8005814 <_ZSt14__copy_move_a1ILb0EPKfPfET1_T0_S4_S3_>
 80057d2:	4602      	mov	r2, r0
 80057d4:	1d3b      	adds	r3, r7, #4
 80057d6:	4611      	mov	r1, r2
 80057d8:	4618      	mov	r0, r3
 80057da:	f000 f82b 	bl	8005834 <_ZSt12__niter_wrapIPfET_RKS1_S1_>
 80057de:	4603      	mov	r3, r0
    }
 80057e0:	4618      	mov	r0, r3
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bdb0      	pop	{r4, r5, r7, pc}

080057e8 <_ZSt12__niter_baseIPKfET_S2_>:
    __niter_base(_Iterator __it)
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
    { return __it; }
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4618      	mov	r0, r3
 80057f4:	370c      	adds	r7, #12
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr

080057fe <_ZSt12__niter_baseIPfET_S1_>:
    __niter_base(_Iterator __it)
 80057fe:	b480      	push	{r7}
 8005800:	b083      	sub	sp, #12
 8005802:	af00      	add	r7, sp, #0
 8005804:	6078      	str	r0, [r7, #4]
    { return __it; }
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4618      	mov	r0, r3
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <_ZSt14__copy_move_a1ILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	68b9      	ldr	r1, [r7, #8]
 8005824:	68f8      	ldr	r0, [r7, #12]
 8005826:	f000 f811 	bl	800584c <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>
 800582a:	4603      	mov	r3, r0
 800582c:	4618      	mov	r0, r3
 800582e:	3710      	adds	r7, #16
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <_ZSt12__niter_wrapIPfET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
    { return __res; }
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	4618      	mov	r0, r3
 8005842:	370c      	adds	r7, #12
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	4770      	bx	lr

0800584c <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	60f8      	str	r0, [r7, #12]
 8005854:	60b9      	str	r1, [r7, #8]
 8005856:	607a      	str	r2, [r7, #4]
      if (std::is_constant_evaluated())
 8005858:	f7ff fc0a 	bl	8005070 <_ZSt21is_constant_evaluatedv>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d006      	beq.n	8005870 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_+0x24>
	  __copy_m(__first, __last, __result);
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	68b9      	ldr	r1, [r7, #8]
 8005866:	68f8      	ldr	r0, [r7, #12]
 8005868:	f000 f80d 	bl	8005886 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_>
 800586c:	4603      	mov	r3, r0
 800586e:	e006      	b.n	800587e <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_+0x32>
			      _Category>::__copy_m(__first, __last, __result);
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	68b9      	ldr	r1, [r7, #8]
 8005874:	68f8      	ldr	r0, [r7, #12]
 8005876:	f000 f829 	bl	80058cc <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>
 800587a:	4603      	mov	r3, r0
 800587c:	bf00      	nop
    }
 800587e:	4618      	mov	r0, r3
 8005880:	3710      	adds	r7, #16
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}

08005886 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_>:
	__copy_m(_II __first, _II __last, _OI __result)
 8005886:	b480      	push	{r7}
 8005888:	b087      	sub	sp, #28
 800588a:	af00      	add	r7, sp, #0
 800588c:	60f8      	str	r0, [r7, #12]
 800588e:	60b9      	str	r1, [r7, #8]
 8005890:	607a      	str	r2, [r7, #4]
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 8005892:	68ba      	ldr	r2, [r7, #8]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	1ad3      	subs	r3, r2, r3
 8005898:	109b      	asrs	r3, r3, #2
 800589a:	617b      	str	r3, [r7, #20]
 800589c:	e00c      	b.n	80058b8 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_+0x32>
	      *__result = *__first;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	601a      	str	r2, [r3, #0]
	      ++__first;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	3304      	adds	r3, #4
 80058aa:	60fb      	str	r3, [r7, #12]
	      ++__result;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	3304      	adds	r3, #4
 80058b0:	607b      	str	r3, [r7, #4]
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	3b01      	subs	r3, #1
 80058b6:	617b      	str	r3, [r7, #20]
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	dcef      	bgt.n	800589e <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_+0x18>
	  return __result;
 80058be:	687b      	ldr	r3, [r7, #4]
	}
 80058c0:	4618      	mov	r0, r3
 80058c2:	371c      	adds	r7, #28
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b086      	sub	sp, #24
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80058d8:	68ba      	ldr	r2, [r7, #8]
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	109b      	asrs	r3, r3, #2
 80058e0:	617b      	str	r3, [r7, #20]
	  if (_Num)
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d006      	beq.n	80058f6 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	461a      	mov	r2, r3
 80058ee:	68f9      	ldr	r1, [r7, #12]
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f011 f9dc 	bl	8016cae <memmove>
	  return __result + _Num;
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	4413      	add	r3, r2
	}
 80058fe:	4618      	mov	r0, r3
 8005900:	3718      	adds	r7, #24
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <_ZN7SoC_EKF7get_SoCEv>:
    // negative current -> charge
    void update(const float &Current, const float &Voltage);

    void update_SoC_based_on_voltage(const float &Voltage);
    
    [[nodiscard]] float get_SoC(){return _State_vector[SoC];};
 8005906:	b480      	push	{r7}
 8005908:	b083      	sub	sp, #12
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005914:	ee07 3a90 	vmov	s15, r3
 8005918:	eeb0 0a67 	vmov.f32	s0, s15
 800591c:	370c      	adds	r7, #12
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
	...

08005928 <_Z17calculate_currentv>:
float max_divided_current_sensor_output_voltage = ((float)(CS_MAX_OUTPUT_VOLTAGE * RESISTOR_2) / (float)(RESISTOR_1 + RESISTOR_2)) / 1000.0;
float current_sensor_volts_to_amper = ((float)(CS_MVOLT_TO_AMPER * RESISTOR_2) / (float)(RESISTOR_1 + RESISTOR_2)) / 1000.0;
float output_current_factor = max_divided_current_sensor_output_voltage / 4096.0 * (1.0 / current_sensor_volts_to_amper);

void calculate_current()
{
 8005928:	b480      	push	{r7}
 800592a:	b087      	sub	sp, #28
 800592c:	af00      	add	r7, sp, #0
	float raw_sum = 0, raw_max = INT32_MIN, raw_min = INT32_MAX, avarage_adc;
 800592e:	f04f 0300 	mov.w	r3, #0
 8005932:	617b      	str	r3, [r7, #20]
 8005934:	f04f 434f 	mov.w	r3, #3472883712	@ 0xcf000000
 8005938:	613b      	str	r3, [r7, #16]
 800593a:	f04f 439e 	mov.w	r3, #1325400064	@ 0x4f000000
 800593e:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < NUMBER_OF_CS_SAMPLES; i++)
 8005940:	2300      	movs	r3, #0
 8005942:	60bb      	str	r3, [r7, #8]
 8005944:	e03f      	b.n	80059c6 <_Z17calculate_currentv+0x9e>
	{
		int16_t raw_value = data.current.adc[i];
 8005946:	4a43      	ldr	r2, [pc, #268]	@ (8005a54 <_Z17calculate_currentv+0x12c>)
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	330e      	adds	r3, #14
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	4413      	add	r3, r2
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	807b      	strh	r3, [r7, #2]
		raw_sum += raw_value;
 8005954:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005958:	ee07 3a90 	vmov	s15, r3
 800595c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005960:	ed97 7a05 	vldr	s14, [r7, #20]
 8005964:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005968:	edc7 7a05 	vstr	s15, [r7, #20]
		if(raw_value > raw_max) raw_max = raw_value;
 800596c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005970:	ee07 3a90 	vmov	s15, r3
 8005974:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005978:	ed97 7a04 	vldr	s14, [r7, #16]
 800597c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005984:	d507      	bpl.n	8005996 <_Z17calculate_currentv+0x6e>
 8005986:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800598a:	ee07 3a90 	vmov	s15, r3
 800598e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005992:	edc7 7a04 	vstr	s15, [r7, #16]
		if(raw_value < raw_min) raw_min = raw_value;
 8005996:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800599a:	ee07 3a90 	vmov	s15, r3
 800599e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059a2:	ed97 7a03 	vldr	s14, [r7, #12]
 80059a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80059aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059ae:	dd07      	ble.n	80059c0 <_Z17calculate_currentv+0x98>
 80059b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80059b4:	ee07 3a90 	vmov	s15, r3
 80059b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059bc:	edc7 7a03 	vstr	s15, [r7, #12]
	for(int i = 0; i < NUMBER_OF_CS_SAMPLES; i++)
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	3301      	adds	r3, #1
 80059c4:	60bb      	str	r3, [r7, #8]
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	2b63      	cmp	r3, #99	@ 0x63
 80059ca:	ddbc      	ble.n	8005946 <_Z17calculate_currentv+0x1e>
	}
	avarage_adc = raw_sum / NUMBER_OF_CS_SAMPLES;
 80059cc:	ed97 7a05 	vldr	s14, [r7, #20]
 80059d0:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8005a58 <_Z17calculate_currentv+0x130>
 80059d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80059d8:	edc7 7a01 	vstr	s15, [r7, #4]

	avarage_adc -= NEUTRAL_CURRENT_SENSOR;
 80059dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80059e0:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8005a5c <_Z17calculate_currentv+0x134>
 80059e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80059e8:	edc7 7a01 	vstr	s15, [r7, #4]
	raw_max -= NEUTRAL_CURRENT_SENSOR;
 80059ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80059f0:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8005a5c <_Z17calculate_currentv+0x134>
 80059f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80059f8:	edc7 7a04 	vstr	s15, [r7, #16]
	raw_min -= NEUTRAL_CURRENT_SENSOR;
 80059fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a00:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8005a5c <_Z17calculate_currentv+0x134>
 8005a04:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005a08:	edc7 7a03 	vstr	s15, [r7, #12]

	data.current.value = avarage_adc * output_current_factor;
 8005a0c:	4b14      	ldr	r3, [pc, #80]	@ (8005a60 <_Z17calculate_currentv+0x138>)
 8005a0e:	ed93 7a00 	vldr	s14, [r3]
 8005a12:	edd7 7a01 	vldr	s15, [r7, #4]
 8005a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8005a54 <_Z17calculate_currentv+0x12c>)
 8005a1c:	edc3 7a73 	vstr	s15, [r3, #460]	@ 0x1cc
	data.current.value_max = (float)raw_max * output_current_factor;
 8005a20:	4b0f      	ldr	r3, [pc, #60]	@ (8005a60 <_Z17calculate_currentv+0x138>)
 8005a22:	ed93 7a00 	vldr	s14, [r3]
 8005a26:	edd7 7a04 	vldr	s15, [r7, #16]
 8005a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a2e:	4b09      	ldr	r3, [pc, #36]	@ (8005a54 <_Z17calculate_currentv+0x12c>)
 8005a30:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0
	data.current.value_min = (float)raw_min * output_current_factor;
 8005a34:	4b0a      	ldr	r3, [pc, #40]	@ (8005a60 <_Z17calculate_currentv+0x138>)
 8005a36:	ed93 7a00 	vldr	s14, [r3]
 8005a3a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a42:	4b04      	ldr	r3, [pc, #16]	@ (8005a54 <_Z17calculate_currentv+0x12c>)
 8005a44:	edc3 7a75 	vstr	s15, [r3, #468]	@ 0x1d4
		chargingState = 1;
	}else if (outputCurrent >= 0 || HAL_GPIO_ReadPin(LED_2_GPIO_Port, LED_2_Pin) == 1){
		chargingState = 0;
	}*/

}
 8005a48:	bf00      	nop
 8005a4a:	371c      	adds	r7, #28
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr
 8005a54:	20000b84 	.word	0x20000b84
 8005a58:	42c80000 	.word	0x42c80000
 8005a5c:	4502a000 	.word	0x4502a000
 8005a60:	20003614 	.word	0x20003614

08005a64 <_Z18start_soc_functionPv>:

void start_soc_function(void *argument){
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b086      	sub	sp, #24
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
	data.soc.main.set_single_cell_equivalent_model(ICR18650);
 8005a6c:	4934      	ldr	r1, [pc, #208]	@ (8005b40 <_Z18start_soc_functionPv+0xdc>)
 8005a6e:	4835      	ldr	r0, [pc, #212]	@ (8005b44 <_Z18start_soc_functionPv+0xe0>)
 8005a70:	f7ff fd60 	bl	8005534 <_ZN7SoC_EKF32set_single_cell_equivalent_modelEPKf>
	data.soc.main.set_single_cell_ocv_polinomial(Li_Ion_ocv, Li_Ion_ocv_length);
 8005a74:	2209      	movs	r2, #9
 8005a76:	4934      	ldr	r1, [pc, #208]	@ (8005b48 <_Z18start_soc_functionPv+0xe4>)
 8005a78:	4832      	ldr	r0, [pc, #200]	@ (8005b44 <_Z18start_soc_functionPv+0xe0>)
 8005a7a:	f7ff fdaf 	bl	80055dc <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj>
	data.soc.main.set_battery_configuration(1, 2);
 8005a7e:	2301      	movs	r3, #1
 8005a80:	613b      	str	r3, [r7, #16]
 8005a82:	2302      	movs	r3, #2
 8005a84:	617b      	str	r3, [r7, #20]
 8005a86:	f107 0214 	add.w	r2, r7, #20
 8005a8a:	f107 0310 	add.w	r3, r7, #16
 8005a8e:	4619      	mov	r1, r3
 8005a90:	482c      	ldr	r0, [pc, #176]	@ (8005b44 <_Z18start_soc_functionPv+0xe0>)
 8005a92:	f7ff fd8f 	bl	80055b4 <_ZN7SoC_EKF25set_battery_configurationEOjS0_>
	data.soc.main.set_time_sampling(0.03f);
 8005a96:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 8005b4c <_Z18start_soc_functionPv+0xe8>
 8005a9a:	482a      	ldr	r0, [pc, #168]	@ (8005b44 <_Z18start_soc_functionPv+0xe0>)
 8005a9c:	f7ff fd7b 	bl	8005596 <_ZN7SoC_EKF17set_time_samplingEf>
	data.soc.main.set_update_matrix();
 8005aa0:	4828      	ldr	r0, [pc, #160]	@ (8005b44 <_Z18start_soc_functionPv+0xe0>)
 8005aa2:	f7ff faed 	bl	8005080 <_ZN7SoC_EKF17set_update_matrixEv>
	data.soc.main.set_initial_SoC(0.5);
 8005aa6:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8005aaa:	4826      	ldr	r0, [pc, #152]	@ (8005b44 <_Z18start_soc_functionPv+0xe0>)
 8005aac:	f7ff fd54 	bl	8005558 <_ZN7SoC_EKF15set_initial_SoCEf>

	osDelay(100);
 8005ab0:	2064      	movs	r0, #100	@ 0x64
 8005ab2:	f00b fe0f 	bl	80116d4 <osDelay>

	float temp_voltage = (float)data.voltages.cells[0] / 10'000.0f;
 8005ab6:	4b26      	ldr	r3, [pc, #152]	@ (8005b50 <_Z18start_soc_functionPv+0xec>)
 8005ab8:	881b      	ldrh	r3, [r3, #0]
 8005aba:	ee07 3a90 	vmov	s15, r3
 8005abe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005ac2:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8005b54 <_Z18start_soc_functionPv+0xf0>
 8005ac6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005aca:	edc7 7a03 	vstr	s15, [r7, #12]
	data.soc.main.update_SoC_based_on_voltage(temp_voltage);
 8005ace:	f107 030c 	add.w	r3, r7, #12
 8005ad2:	4619      	mov	r1, r3
 8005ad4:	481b      	ldr	r0, [pc, #108]	@ (8005b44 <_Z18start_soc_functionPv+0xe0>)
 8005ad6:	f7ff fcd5 	bl	8005484 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf>

	for(;;){
		osDelay(30);
 8005ada:	201e      	movs	r0, #30
 8005adc:	f00b fdfa 	bl	80116d4 <osDelay>

		calculate_current();
 8005ae0:	f7ff ff22 	bl	8005928 <_Z17calculate_currentv>

		float temp_voltage = (float)data.voltages.cells[0] / 10'000.0f;
 8005ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8005b50 <_Z18start_soc_functionPv+0xec>)
 8005ae6:	881b      	ldrh	r3, [r3, #0]
 8005ae8:	ee07 3a90 	vmov	s15, r3
 8005aec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005af0:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8005b54 <_Z18start_soc_functionPv+0xf0>
 8005af4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005af8:	edc7 7a02 	vstr	s15, [r7, #8]
		data.soc.main.update(data.current.value, temp_voltage);
 8005afc:	f107 0308 	add.w	r3, r7, #8
 8005b00:	461a      	mov	r2, r3
 8005b02:	4915      	ldr	r1, [pc, #84]	@ (8005b58 <_Z18start_soc_functionPv+0xf4>)
 8005b04:	480f      	ldr	r0, [pc, #60]	@ (8005b44 <_Z18start_soc_functionPv+0xe0>)
 8005b06:	f7ff fb87 	bl	8005218 <_ZN7SoC_EKF6updateERKfS1_>
		data.soc.value = data.soc.main.get_SoC();
 8005b0a:	480e      	ldr	r0, [pc, #56]	@ (8005b44 <_Z18start_soc_functionPv+0xe0>)
 8005b0c:	f7ff fefb 	bl	8005906 <_ZN7SoC_EKF7get_SoCEv>
 8005b10:	eef0 7a40 	vmov.f32	s15, s0
 8005b14:	4b0e      	ldr	r3, [pc, #56]	@ (8005b50 <_Z18start_soc_functionPv+0xec>)
 8005b16:	edc3 7aa3 	vstr	s15, [r3, #652]	@ 0x28c
		data.soc.value_can = (uint8_t)(data.soc.value * 100);
 8005b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8005b50 <_Z18start_soc_functionPv+0xec>)
 8005b1c:	edd3 7aa3 	vldr	s15, [r3, #652]	@ 0x28c
 8005b20:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8005b5c <_Z18start_soc_functionPv+0xf8>
 8005b24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b2c:	edc7 7a00 	vstr	s15, [r7]
 8005b30:	783b      	ldrb	r3, [r7, #0]
 8005b32:	b2da      	uxtb	r2, r3
 8005b34:	4b06      	ldr	r3, [pc, #24]	@ (8005b50 <_Z18start_soc_functionPv+0xec>)
 8005b36:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

	}
 8005b3a:	bf00      	nop
 8005b3c:	e7cd      	b.n	8005ada <_Z18start_soc_functionPv+0x76>
 8005b3e:	bf00      	nop
 8005b40:	080191a8 	.word	0x080191a8
 8005b44:	20000d5c 	.word	0x20000d5c
 8005b48:	080191c0 	.word	0x080191c0
 8005b4c:	3cf5c28f 	.word	0x3cf5c28f
 8005b50:	20000b84 	.word	0x20000b84
 8005b54:	461c4000 	.word	0x461c4000
 8005b58:	20000d50 	.word	0x20000d50
 8005b5c:	42c80000 	.word	0x42c80000

08005b60 <_Z41__static_initialization_and_destruction_0ii>:
}
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	6039      	str	r1, [r7, #0]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d117      	bne.n	8005ba0 <_Z41__static_initialization_and_destruction_0ii+0x40>
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d112      	bne.n	8005ba0 <_Z41__static_initialization_and_destruction_0ii+0x40>
float output_current_factor = max_divided_current_sensor_output_voltage / 4096.0 * (1.0 / current_sensor_volts_to_amper);
 8005b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8005bac <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8005b7c:	edd3 7a00 	vldr	s15, [r3]
 8005b80:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8005bb0 <_Z41__static_initialization_and_destruction_0ii+0x50>
 8005b84:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005b88:	4b0a      	ldr	r3, [pc, #40]	@ (8005bb4 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8005b8a:	edd3 6a00 	vldr	s13, [r3]
 8005b8e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8005b92:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8005b96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b9a:	4b07      	ldr	r3, [pc, #28]	@ (8005bb8 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8005b9c:	edc3 7a00 	vstr	s15, [r3]
}
 8005ba0:	bf00      	nop
 8005ba2:	370c      	adds	r7, #12
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005baa:	4770      	bx	lr
 8005bac:	20000290 	.word	0x20000290
 8005bb0:	45800000 	.word	0x45800000
 8005bb4:	20000294 	.word	0x20000294
 8005bb8:	20003614 	.word	0x20003614

08005bbc <_GLOBAL__sub_I_max_divided_current_sensor_output_voltage>:
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8005bc4:	2001      	movs	r0, #1
 8005bc6:	f7ff ffcb 	bl	8005b60 <_Z41__static_initialization_and_destruction_0ii>
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bd2:	4b15      	ldr	r3, [pc, #84]	@ (8005c28 <HAL_MspInit+0x5c>)
 8005bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bd6:	4a14      	ldr	r2, [pc, #80]	@ (8005c28 <HAL_MspInit+0x5c>)
 8005bd8:	f043 0301 	orr.w	r3, r3, #1
 8005bdc:	6613      	str	r3, [r2, #96]	@ 0x60
 8005bde:	4b12      	ldr	r3, [pc, #72]	@ (8005c28 <HAL_MspInit+0x5c>)
 8005be0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005be2:	f003 0301 	and.w	r3, r3, #1
 8005be6:	607b      	str	r3, [r7, #4]
 8005be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005bea:	4b0f      	ldr	r3, [pc, #60]	@ (8005c28 <HAL_MspInit+0x5c>)
 8005bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bee:	4a0e      	ldr	r2, [pc, #56]	@ (8005c28 <HAL_MspInit+0x5c>)
 8005bf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bf4:	6593      	str	r3, [r2, #88]	@ 0x58
 8005bf6:	4b0c      	ldr	r3, [pc, #48]	@ (8005c28 <HAL_MspInit+0x5c>)
 8005bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bfe:	603b      	str	r3, [r7, #0]
 8005c00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005c02:	2200      	movs	r2, #0
 8005c04:	210f      	movs	r1, #15
 8005c06:	f06f 0001 	mvn.w	r0, #1
 8005c0a:	f003 f955 	bl	8008eb8 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8005c0e:	2200      	movs	r2, #0
 8005c10:	2105      	movs	r1, #5
 8005c12:	2005      	movs	r0, #5
 8005c14:	f003 f950 	bl	8008eb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8005c18:	2005      	movs	r0, #5
 8005c1a:	f003 f969 	bl	8008ef0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c1e:	bf00      	nop
 8005c20:	3708      	adds	r7, #8
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	bf00      	nop
 8005c28:	40021000 	.word	0x40021000

08005c2c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b0b4      	sub	sp, #208	@ 0xd0
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c34:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8005c38:	2200      	movs	r2, #0
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	605a      	str	r2, [r3, #4]
 8005c3e:	609a      	str	r2, [r3, #8]
 8005c40:	60da      	str	r2, [r3, #12]
 8005c42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005c44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005c48:	2298      	movs	r2, #152	@ 0x98
 8005c4a:	2100      	movs	r1, #0
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f011 f848 	bl	8016ce2 <memset>
  if(hadc->Instance==ADC1)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a97      	ldr	r2, [pc, #604]	@ (8005eb4 <HAL_ADC_MspInit+0x288>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	f040 80ad 	bne.w	8005db8 <HAL_ADC_MspInit+0x18c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005c5e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005c62:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8005c64:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8005c68:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005c6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005c70:	4618      	mov	r0, r3
 8005c72:	f005 ff4d 	bl	800bb10 <HAL_RCCEx_PeriphCLKConfig>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d001      	beq.n	8005c80 <HAL_ADC_MspInit+0x54>
    {
      Error_Handler();
 8005c7c:	f7ff f924 	bl	8004ec8 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8005c80:	4b8d      	ldr	r3, [pc, #564]	@ (8005eb8 <HAL_ADC_MspInit+0x28c>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	3301      	adds	r3, #1
 8005c86:	4a8c      	ldr	r2, [pc, #560]	@ (8005eb8 <HAL_ADC_MspInit+0x28c>)
 8005c88:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8005c8a:	4b8b      	ldr	r3, [pc, #556]	@ (8005eb8 <HAL_ADC_MspInit+0x28c>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d10b      	bne.n	8005caa <HAL_ADC_MspInit+0x7e>
      __HAL_RCC_ADC_CLK_ENABLE();
 8005c92:	4b8a      	ldr	r3, [pc, #552]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c96:	4a89      	ldr	r2, [pc, #548]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005c98:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005c9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005c9e:	4b87      	ldr	r3, [pc, #540]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005ca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ca2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ca6:	623b      	str	r3, [r7, #32]
 8005ca8:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005caa:	4b84      	ldr	r3, [pc, #528]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cae:	4a83      	ldr	r2, [pc, #524]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005cb0:	f043 0301 	orr.w	r3, r3, #1
 8005cb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005cb6:	4b81      	ldr	r3, [pc, #516]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005cb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cba:	f003 0301 	and.w	r3, r3, #1
 8005cbe:	61fb      	str	r3, [r7, #28]
 8005cc0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005cc2:	4b7e      	ldr	r3, [pc, #504]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cc6:	4a7d      	ldr	r2, [pc, #500]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005cc8:	f043 0304 	orr.w	r3, r3, #4
 8005ccc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005cce:	4b7b      	ldr	r3, [pc, #492]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cd2:	f003 0304 	and.w	r3, r3, #4
 8005cd6:	61bb      	str	r3, [r7, #24]
 8005cd8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005cda:	4b78      	ldr	r3, [pc, #480]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cde:	4a77      	ldr	r2, [pc, #476]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005ce0:	f043 0302 	orr.w	r3, r3, #2
 8005ce4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ce6:	4b75      	ldr	r3, [pc, #468]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cea:	f003 0302 	and.w	r3, r3, #2
 8005cee:	617b      	str	r3, [r7, #20]
 8005cf0:	697b      	ldr	r3, [r7, #20]
    PA7     ------> ADC1_IN12
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = THERM_1_Pin|THERM_2_Pin|THERM_3_Pin|THERM_4_Pin
 8005cf2:	23f8      	movs	r3, #248	@ 0xf8
 8005cf4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
                          |THERM_5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8005cf8:	230b      	movs	r3, #11
 8005cfa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d04:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8005d08:	4619      	mov	r1, r3
 8005d0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005d0e:	f003 fb6f 	bl	80093f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = THERM_6_Pin|THERM_7_Pin;
 8005d12:	2330      	movs	r3, #48	@ 0x30
 8005d14:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8005d18:	230b      	movs	r3, #11
 8005d1a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d24:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8005d28:	4619      	mov	r1, r3
 8005d2a:	4865      	ldr	r0, [pc, #404]	@ (8005ec0 <HAL_ADC_MspInit+0x294>)
 8005d2c:	f003 fb60 	bl	80093f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = THERM_8_Pin;
 8005d30:	2301      	movs	r3, #1
 8005d32:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8005d36:	230b      	movs	r3, #11
 8005d38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(THERM_8_GPIO_Port, &GPIO_InitStruct);
 8005d42:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8005d46:	4619      	mov	r1, r3
 8005d48:	485e      	ldr	r0, [pc, #376]	@ (8005ec4 <HAL_ADC_MspInit+0x298>)
 8005d4a:	f003 fb51 	bl	80093f0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8005d4e:	4b5e      	ldr	r3, [pc, #376]	@ (8005ec8 <HAL_ADC_MspInit+0x29c>)
 8005d50:	4a5e      	ldr	r2, [pc, #376]	@ (8005ecc <HAL_ADC_MspInit+0x2a0>)
 8005d52:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8005d54:	4b5c      	ldr	r3, [pc, #368]	@ (8005ec8 <HAL_ADC_MspInit+0x29c>)
 8005d56:	2205      	movs	r2, #5
 8005d58:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005d5a:	4b5b      	ldr	r3, [pc, #364]	@ (8005ec8 <HAL_ADC_MspInit+0x29c>)
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d60:	4b59      	ldr	r3, [pc, #356]	@ (8005ec8 <HAL_ADC_MspInit+0x29c>)
 8005d62:	2200      	movs	r2, #0
 8005d64:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005d66:	4b58      	ldr	r3, [pc, #352]	@ (8005ec8 <HAL_ADC_MspInit+0x29c>)
 8005d68:	2280      	movs	r2, #128	@ 0x80
 8005d6a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005d6c:	4b56      	ldr	r3, [pc, #344]	@ (8005ec8 <HAL_ADC_MspInit+0x29c>)
 8005d6e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005d72:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005d74:	4b54      	ldr	r3, [pc, #336]	@ (8005ec8 <HAL_ADC_MspInit+0x29c>)
 8005d76:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005d7a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005d7c:	4b52      	ldr	r3, [pc, #328]	@ (8005ec8 <HAL_ADC_MspInit+0x29c>)
 8005d7e:	2220      	movs	r2, #32
 8005d80:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005d82:	4b51      	ldr	r3, [pc, #324]	@ (8005ec8 <HAL_ADC_MspInit+0x29c>)
 8005d84:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005d88:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005d8a:	484f      	ldr	r0, [pc, #316]	@ (8005ec8 <HAL_ADC_MspInit+0x29c>)
 8005d8c:	f003 f8be 	bl	8008f0c <HAL_DMA_Init>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d001      	beq.n	8005d9a <HAL_ADC_MspInit+0x16e>
    {
      Error_Handler();
 8005d96:	f7ff f897 	bl	8004ec8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a4a      	ldr	r2, [pc, #296]	@ (8005ec8 <HAL_ADC_MspInit+0x29c>)
 8005d9e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005da0:	4a49      	ldr	r2, [pc, #292]	@ (8005ec8 <HAL_ADC_MspInit+0x29c>)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8005da6:	2200      	movs	r2, #0
 8005da8:	2105      	movs	r1, #5
 8005daa:	2012      	movs	r0, #18
 8005dac:	f003 f884 	bl	8008eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8005db0:	2012      	movs	r0, #18
 8005db2:	f003 f89d 	bl	8008ef0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005db6:	e079      	b.n	8005eac <HAL_ADC_MspInit+0x280>
  else if(hadc->Instance==ADC2)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a44      	ldr	r2, [pc, #272]	@ (8005ed0 <HAL_ADC_MspInit+0x2a4>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d174      	bne.n	8005eac <HAL_ADC_MspInit+0x280>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005dc2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005dc6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8005dc8:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8005dcc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005dd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f005 fe9b 	bl	800bb10 <HAL_RCCEx_PeriphCLKConfig>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d001      	beq.n	8005de4 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 8005de0:	f7ff f872 	bl	8004ec8 <Error_Handler>
    HAL_RCC_ADC_CLK_ENABLED++;
 8005de4:	4b34      	ldr	r3, [pc, #208]	@ (8005eb8 <HAL_ADC_MspInit+0x28c>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	3301      	adds	r3, #1
 8005dea:	4a33      	ldr	r2, [pc, #204]	@ (8005eb8 <HAL_ADC_MspInit+0x28c>)
 8005dec:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8005dee:	4b32      	ldr	r3, [pc, #200]	@ (8005eb8 <HAL_ADC_MspInit+0x28c>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d10b      	bne.n	8005e0e <HAL_ADC_MspInit+0x1e2>
      __HAL_RCC_ADC_CLK_ENABLE();
 8005df6:	4b31      	ldr	r3, [pc, #196]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dfa:	4a30      	ldr	r2, [pc, #192]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005dfc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005e00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e02:	4b2e      	ldr	r3, [pc, #184]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005e04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e0a:	613b      	str	r3, [r7, #16]
 8005e0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e0e:	4b2b      	ldr	r3, [pc, #172]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e12:	4a2a      	ldr	r2, [pc, #168]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005e14:	f043 0302 	orr.w	r3, r3, #2
 8005e18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e1a:	4b28      	ldr	r3, [pc, #160]	@ (8005ebc <HAL_ADC_MspInit+0x290>)
 8005e1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e1e:	f003 0302 	and.w	r3, r3, #2
 8005e22:	60fb      	str	r3, [r7, #12]
 8005e24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CURRENT_SENSOR_Pin;
 8005e26:	2302      	movs	r3, #2
 8005e28:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8005e2c:	230b      	movs	r3, #11
 8005e2e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e32:	2300      	movs	r3, #0
 8005e34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(CURRENT_SENSOR_GPIO_Port, &GPIO_InitStruct);
 8005e38:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	4821      	ldr	r0, [pc, #132]	@ (8005ec4 <HAL_ADC_MspInit+0x298>)
 8005e40:	f003 fad6 	bl	80093f0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 8005e44:	4b23      	ldr	r3, [pc, #140]	@ (8005ed4 <HAL_ADC_MspInit+0x2a8>)
 8005e46:	4a24      	ldr	r2, [pc, #144]	@ (8005ed8 <HAL_ADC_MspInit+0x2ac>)
 8005e48:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8005e4a:	4b22      	ldr	r3, [pc, #136]	@ (8005ed4 <HAL_ADC_MspInit+0x2a8>)
 8005e4c:	2206      	movs	r2, #6
 8005e4e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005e50:	4b20      	ldr	r3, [pc, #128]	@ (8005ed4 <HAL_ADC_MspInit+0x2a8>)
 8005e52:	2200      	movs	r2, #0
 8005e54:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e56:	4b1f      	ldr	r3, [pc, #124]	@ (8005ed4 <HAL_ADC_MspInit+0x2a8>)
 8005e58:	2200      	movs	r2, #0
 8005e5a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ed4 <HAL_ADC_MspInit+0x2a8>)
 8005e5e:	2280      	movs	r2, #128	@ 0x80
 8005e60:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005e62:	4b1c      	ldr	r3, [pc, #112]	@ (8005ed4 <HAL_ADC_MspInit+0x2a8>)
 8005e64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e68:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005e6a:	4b1a      	ldr	r3, [pc, #104]	@ (8005ed4 <HAL_ADC_MspInit+0x2a8>)
 8005e6c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e70:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8005e72:	4b18      	ldr	r3, [pc, #96]	@ (8005ed4 <HAL_ADC_MspInit+0x2a8>)
 8005e74:	2220      	movs	r2, #32
 8005e76:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 8005e78:	4b16      	ldr	r3, [pc, #88]	@ (8005ed4 <HAL_ADC_MspInit+0x2a8>)
 8005e7a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005e7e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005e80:	4814      	ldr	r0, [pc, #80]	@ (8005ed4 <HAL_ADC_MspInit+0x2a8>)
 8005e82:	f003 f843 	bl	8008f0c <HAL_DMA_Init>
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d001      	beq.n	8005e90 <HAL_ADC_MspInit+0x264>
      Error_Handler();
 8005e8c:	f7ff f81c 	bl	8004ec8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4a10      	ldr	r2, [pc, #64]	@ (8005ed4 <HAL_ADC_MspInit+0x2a8>)
 8005e94:	651a      	str	r2, [r3, #80]	@ 0x50
 8005e96:	4a0f      	ldr	r2, [pc, #60]	@ (8005ed4 <HAL_ADC_MspInit+0x2a8>)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	2105      	movs	r1, #5
 8005ea0:	2012      	movs	r0, #18
 8005ea2:	f003 f809 	bl	8008eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8005ea6:	2012      	movs	r0, #18
 8005ea8:	f003 f822 	bl	8008ef0 <HAL_NVIC_EnableIRQ>
}
 8005eac:	bf00      	nop
 8005eae:	37d0      	adds	r7, #208	@ 0xd0
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	50040000 	.word	0x50040000
 8005eb8:	20003618 	.word	0x20003618
 8005ebc:	40021000 	.word	0x40021000
 8005ec0:	48000800 	.word	0x48000800
 8005ec4:	48000400 	.word	0x48000400
 8005ec8:	200010fc 	.word	0x200010fc
 8005ecc:	40020008 	.word	0x40020008
 8005ed0:	50040100 	.word	0x50040100
 8005ed4:	2000115c 	.word	0x2000115c
 8005ed8:	40020408 	.word	0x40020408

08005edc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b08a      	sub	sp, #40	@ 0x28
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ee4:	f107 0314 	add.w	r3, r7, #20
 8005ee8:	2200      	movs	r2, #0
 8005eea:	601a      	str	r2, [r3, #0]
 8005eec:	605a      	str	r2, [r3, #4]
 8005eee:	609a      	str	r2, [r3, #8]
 8005ef0:	60da      	str	r2, [r3, #12]
 8005ef2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a1b      	ldr	r2, [pc, #108]	@ (8005f68 <HAL_CAN_MspInit+0x8c>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d130      	bne.n	8005f60 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8005efe:	4b1b      	ldr	r3, [pc, #108]	@ (8005f6c <HAL_CAN_MspInit+0x90>)
 8005f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f02:	4a1a      	ldr	r2, [pc, #104]	@ (8005f6c <HAL_CAN_MspInit+0x90>)
 8005f04:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005f08:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f0a:	4b18      	ldr	r3, [pc, #96]	@ (8005f6c <HAL_CAN_MspInit+0x90>)
 8005f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f12:	613b      	str	r3, [r7, #16]
 8005f14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f16:	4b15      	ldr	r3, [pc, #84]	@ (8005f6c <HAL_CAN_MspInit+0x90>)
 8005f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f1a:	4a14      	ldr	r2, [pc, #80]	@ (8005f6c <HAL_CAN_MspInit+0x90>)
 8005f1c:	f043 0302 	orr.w	r3, r3, #2
 8005f20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005f22:	4b12      	ldr	r3, [pc, #72]	@ (8005f6c <HAL_CAN_MspInit+0x90>)
 8005f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f26:	f003 0302 	and.w	r3, r3, #2
 8005f2a:	60fb      	str	r3, [r7, #12]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005f2e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005f32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f34:	2302      	movs	r3, #2
 8005f36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8005f40:	2309      	movs	r3, #9
 8005f42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f44:	f107 0314 	add.w	r3, r7, #20
 8005f48:	4619      	mov	r1, r3
 8005f4a:	4809      	ldr	r0, [pc, #36]	@ (8005f70 <HAL_CAN_MspInit+0x94>)
 8005f4c:	f003 fa50 	bl	80093f0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8005f50:	2200      	movs	r2, #0
 8005f52:	2105      	movs	r1, #5
 8005f54:	2013      	movs	r0, #19
 8005f56:	f002 ffaf 	bl	8008eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8005f5a:	2013      	movs	r0, #19
 8005f5c:	f002 ffc8 	bl	8008ef0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8005f60:	bf00      	nop
 8005f62:	3728      	adds	r7, #40	@ 0x28
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	40006400 	.word	0x40006400
 8005f6c:	40021000 	.word	0x40021000
 8005f70:	48000400 	.word	0x48000400

08005f74 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b0aa      	sub	sp, #168	@ 0xa8
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005f7c:	f107 0310 	add.w	r3, r7, #16
 8005f80:	2298      	movs	r2, #152	@ 0x98
 8005f82:	2100      	movs	r1, #0
 8005f84:	4618      	mov	r0, r3
 8005f86:	f010 feac 	bl	8016ce2 <memset>
  if(hrtc->Instance==RTC)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a16      	ldr	r2, [pc, #88]	@ (8005fe8 <HAL_RTC_MspInit+0x74>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d124      	bne.n	8005fde <HAL_RTC_MspInit+0x6a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005f94:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005f98:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8005f9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005f9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005fa2:	f107 0310 	add.w	r3, r7, #16
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f005 fdb2 	bl	800bb10 <HAL_RCCEx_PeriphCLKConfig>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d001      	beq.n	8005fb6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8005fb2:	f7fe ff89 	bl	8004ec8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8005fec <HAL_RTC_MspInit+0x78>)
 8005fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fbc:	4a0b      	ldr	r2, [pc, #44]	@ (8005fec <HAL_RTC_MspInit+0x78>)
 8005fbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fc2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8005fc6:	4b09      	ldr	r3, [pc, #36]	@ (8005fec <HAL_RTC_MspInit+0x78>)
 8005fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fca:	4a08      	ldr	r2, [pc, #32]	@ (8005fec <HAL_RTC_MspInit+0x78>)
 8005fcc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005fd0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005fd2:	4b06      	ldr	r3, [pc, #24]	@ (8005fec <HAL_RTC_MspInit+0x78>)
 8005fd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fda:	60fb      	str	r3, [r7, #12]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8005fde:	bf00      	nop
 8005fe0:	37a8      	adds	r7, #168	@ 0xa8
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}
 8005fe6:	bf00      	nop
 8005fe8:	40002800 	.word	0x40002800
 8005fec:	40021000 	.word	0x40021000

08005ff0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b08a      	sub	sp, #40	@ 0x28
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ff8:	f107 0314 	add.w	r3, r7, #20
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	601a      	str	r2, [r3, #0]
 8006000:	605a      	str	r2, [r3, #4]
 8006002:	609a      	str	r2, [r3, #8]
 8006004:	60da      	str	r2, [r3, #12]
 8006006:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a1f      	ldr	r2, [pc, #124]	@ (800608c <HAL_SPI_MspInit+0x9c>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d137      	bne.n	8006082 <HAL_SPI_MspInit+0x92>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006012:	4b1f      	ldr	r3, [pc, #124]	@ (8006090 <HAL_SPI_MspInit+0xa0>)
 8006014:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006016:	4a1e      	ldr	r2, [pc, #120]	@ (8006090 <HAL_SPI_MspInit+0xa0>)
 8006018:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800601c:	6613      	str	r3, [r2, #96]	@ 0x60
 800601e:	4b1c      	ldr	r3, [pc, #112]	@ (8006090 <HAL_SPI_MspInit+0xa0>)
 8006020:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006022:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006026:	613b      	str	r3, [r7, #16]
 8006028:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800602a:	4b19      	ldr	r3, [pc, #100]	@ (8006090 <HAL_SPI_MspInit+0xa0>)
 800602c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800602e:	4a18      	ldr	r2, [pc, #96]	@ (8006090 <HAL_SPI_MspInit+0xa0>)
 8006030:	f043 0302 	orr.w	r3, r3, #2
 8006034:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006036:	4b16      	ldr	r3, [pc, #88]	@ (8006090 <HAL_SPI_MspInit+0xa0>)
 8006038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800603a:	f003 0302 	and.w	r3, r3, #2
 800603e:	60fb      	str	r3, [r7, #12]
 8006040:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8006042:	2328      	movs	r3, #40	@ 0x28
 8006044:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006046:	2302      	movs	r3, #2
 8006048:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800604a:	2300      	movs	r3, #0
 800604c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800604e:	2303      	movs	r3, #3
 8006050:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006052:	2305      	movs	r3, #5
 8006054:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006056:	f107 0314 	add.w	r3, r7, #20
 800605a:	4619      	mov	r1, r3
 800605c:	480d      	ldr	r0, [pc, #52]	@ (8006094 <HAL_SPI_MspInit+0xa4>)
 800605e:	f003 f9c7 	bl	80093f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8006062:	2310      	movs	r3, #16
 8006064:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006066:	2302      	movs	r3, #2
 8006068:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800606a:	2301      	movs	r3, #1
 800606c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800606e:	2303      	movs	r3, #3
 8006070:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006072:	2305      	movs	r3, #5
 8006074:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006076:	f107 0314 	add.w	r3, r7, #20
 800607a:	4619      	mov	r1, r3
 800607c:	4805      	ldr	r0, [pc, #20]	@ (8006094 <HAL_SPI_MspInit+0xa4>)
 800607e:	f003 f9b7 	bl	80093f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8006082:	bf00      	nop
 8006084:	3728      	adds	r7, #40	@ 0x28
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
 800608a:	bf00      	nop
 800608c:	40013000 	.word	0x40013000
 8006090:	40021000 	.word	0x40021000
 8006094:	48000400 	.word	0x48000400

08006098 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b086      	sub	sp, #24
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a23      	ldr	r2, [pc, #140]	@ (8006134 <HAL_TIM_Base_MspInit+0x9c>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d114      	bne.n	80060d4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80060aa:	4b23      	ldr	r3, [pc, #140]	@ (8006138 <HAL_TIM_Base_MspInit+0xa0>)
 80060ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060ae:	4a22      	ldr	r2, [pc, #136]	@ (8006138 <HAL_TIM_Base_MspInit+0xa0>)
 80060b0:	f043 0302 	orr.w	r3, r3, #2
 80060b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80060b6:	4b20      	ldr	r3, [pc, #128]	@ (8006138 <HAL_TIM_Base_MspInit+0xa0>)
 80060b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060ba:	f003 0302 	and.w	r3, r3, #2
 80060be:	617b      	str	r3, [r7, #20]
 80060c0:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80060c2:	2200      	movs	r2, #0
 80060c4:	2105      	movs	r1, #5
 80060c6:	201d      	movs	r0, #29
 80060c8:	f002 fef6 	bl	8008eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80060cc:	201d      	movs	r0, #29
 80060ce:	f002 ff0f 	bl	8008ef0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80060d2:	e02a      	b.n	800612a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a18      	ldr	r2, [pc, #96]	@ (800613c <HAL_TIM_Base_MspInit+0xa4>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d114      	bne.n	8006108 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80060de:	4b16      	ldr	r3, [pc, #88]	@ (8006138 <HAL_TIM_Base_MspInit+0xa0>)
 80060e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060e2:	4a15      	ldr	r2, [pc, #84]	@ (8006138 <HAL_TIM_Base_MspInit+0xa0>)
 80060e4:	f043 0310 	orr.w	r3, r3, #16
 80060e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80060ea:	4b13      	ldr	r3, [pc, #76]	@ (8006138 <HAL_TIM_Base_MspInit+0xa0>)
 80060ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060ee:	f003 0310 	and.w	r3, r3, #16
 80060f2:	613b      	str	r3, [r7, #16]
 80060f4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 80060f6:	2200      	movs	r2, #0
 80060f8:	2105      	movs	r1, #5
 80060fa:	2036      	movs	r0, #54	@ 0x36
 80060fc:	f002 fedc 	bl	8008eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006100:	2036      	movs	r0, #54	@ 0x36
 8006102:	f002 fef5 	bl	8008ef0 <HAL_NVIC_EnableIRQ>
}
 8006106:	e010      	b.n	800612a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM8)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a0c      	ldr	r2, [pc, #48]	@ (8006140 <HAL_TIM_Base_MspInit+0xa8>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d10b      	bne.n	800612a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8006112:	4b09      	ldr	r3, [pc, #36]	@ (8006138 <HAL_TIM_Base_MspInit+0xa0>)
 8006114:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006116:	4a08      	ldr	r2, [pc, #32]	@ (8006138 <HAL_TIM_Base_MspInit+0xa0>)
 8006118:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800611c:	6613      	str	r3, [r2, #96]	@ 0x60
 800611e:	4b06      	ldr	r3, [pc, #24]	@ (8006138 <HAL_TIM_Base_MspInit+0xa0>)
 8006120:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006122:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006126:	60fb      	str	r3, [r7, #12]
 8006128:	68fb      	ldr	r3, [r7, #12]
}
 800612a:	bf00      	nop
 800612c:	3718      	adds	r7, #24
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop
 8006134:	40000400 	.word	0x40000400
 8006138:	40021000 	.word	0x40021000
 800613c:	40001000 	.word	0x40001000
 8006140:	40013400 	.word	0x40013400

08006144 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b08c      	sub	sp, #48	@ 0x30
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800614c:	2300      	movs	r3, #0
 800614e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8006152:	4b2e      	ldr	r3, [pc, #184]	@ (800620c <HAL_InitTick+0xc8>)
 8006154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006156:	4a2d      	ldr	r2, [pc, #180]	@ (800620c <HAL_InitTick+0xc8>)
 8006158:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800615c:	6613      	str	r3, [r2, #96]	@ 0x60
 800615e:	4b2b      	ldr	r3, [pc, #172]	@ (800620c <HAL_InitTick+0xc8>)
 8006160:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006166:	60bb      	str	r3, [r7, #8]
 8006168:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800616a:	f107 020c 	add.w	r2, r7, #12
 800616e:	f107 0310 	add.w	r3, r7, #16
 8006172:	4611      	mov	r1, r2
 8006174:	4618      	mov	r0, r3
 8006176:	f005 fbdb 	bl	800b930 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800617a:	f005 fbc3 	bl	800b904 <HAL_RCC_GetPCLK2Freq>
 800617e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8006180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006182:	4a23      	ldr	r2, [pc, #140]	@ (8006210 <HAL_InitTick+0xcc>)
 8006184:	fba2 2303 	umull	r2, r3, r2, r3
 8006188:	0c9b      	lsrs	r3, r3, #18
 800618a:	3b01      	subs	r3, #1
 800618c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 800618e:	4b21      	ldr	r3, [pc, #132]	@ (8006214 <HAL_InitTick+0xd0>)
 8006190:	4a21      	ldr	r2, [pc, #132]	@ (8006218 <HAL_InitTick+0xd4>)
 8006192:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8006194:	4b1f      	ldr	r3, [pc, #124]	@ (8006214 <HAL_InitTick+0xd0>)
 8006196:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800619a:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 800619c:	4a1d      	ldr	r2, [pc, #116]	@ (8006214 <HAL_InitTick+0xd0>)
 800619e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a0:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 80061a2:	4b1c      	ldr	r3, [pc, #112]	@ (8006214 <HAL_InitTick+0xd0>)
 80061a4:	2200      	movs	r2, #0
 80061a6:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80061a8:	4b1a      	ldr	r3, [pc, #104]	@ (8006214 <HAL_InitTick+0xd0>)
 80061aa:	2200      	movs	r2, #0
 80061ac:	609a      	str	r2, [r3, #8]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80061ae:	4b19      	ldr	r3, [pc, #100]	@ (8006214 <HAL_InitTick+0xd0>)
 80061b0:	2200      	movs	r2, #0
 80061b2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim16);
 80061b4:	4817      	ldr	r0, [pc, #92]	@ (8006214 <HAL_InitTick+0xd0>)
 80061b6:	f007 fa1d 	bl	800d5f4 <HAL_TIM_Base_Init>
 80061ba:	4603      	mov	r3, r0
 80061bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80061c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d11b      	bne.n	8006200 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 80061c8:	4812      	ldr	r0, [pc, #72]	@ (8006214 <HAL_InitTick+0xd0>)
 80061ca:	f007 fad3 	bl	800d774 <HAL_TIM_Base_Start_IT>
 80061ce:	4603      	mov	r3, r0
 80061d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80061d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d111      	bne.n	8006200 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM16 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80061dc:	2019      	movs	r0, #25
 80061de:	f002 fe87 	bl	8008ef0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2b0f      	cmp	r3, #15
 80061e6:	d808      	bhi.n	80061fa <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80061e8:	2200      	movs	r2, #0
 80061ea:	6879      	ldr	r1, [r7, #4]
 80061ec:	2019      	movs	r0, #25
 80061ee:	f002 fe63 	bl	8008eb8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80061f2:	4a0a      	ldr	r2, [pc, #40]	@ (800621c <HAL_InitTick+0xd8>)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6013      	str	r3, [r2, #0]
 80061f8:	e002      	b.n	8006200 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8006200:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006204:	4618      	mov	r0, r3
 8006206:	3730      	adds	r7, #48	@ 0x30
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}
 800620c:	40021000 	.word	0x40021000
 8006210:	431bde83 	.word	0x431bde83
 8006214:	2000361c 	.word	0x2000361c
 8006218:	40014400 	.word	0x40014400
 800621c:	2000029c 	.word	0x2000029c

08006220 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006220:	b480      	push	{r7}
 8006222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006224:	bf00      	nop
 8006226:	e7fd      	b.n	8006224 <NMI_Handler+0x4>

08006228 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006228:	b480      	push	{r7}
 800622a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800622c:	bf00      	nop
 800622e:	e7fd      	b.n	800622c <HardFault_Handler+0x4>

08006230 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006230:	b480      	push	{r7}
 8006232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006234:	bf00      	nop
 8006236:	e7fd      	b.n	8006234 <MemManage_Handler+0x4>

08006238 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006238:	b480      	push	{r7}
 800623a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800623c:	bf00      	nop
 800623e:	e7fd      	b.n	800623c <BusFault_Handler+0x4>

08006240 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006240:	b480      	push	{r7}
 8006242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006244:	bf00      	nop
 8006246:	e7fd      	b.n	8006244 <UsageFault_Handler+0x4>

08006248 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006248:	b480      	push	{r7}
 800624a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800624c:	bf00      	nop
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr

08006256 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8006256:	b480      	push	{r7}
 8006258:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800625a:	bf00      	nop
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr

08006264 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006268:	4802      	ldr	r0, [pc, #8]	@ (8006274 <DMA1_Channel1_IRQHandler+0x10>)
 800626a:	f002 ff72 	bl	8009152 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800626e:	bf00      	nop
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	200010fc 	.word	0x200010fc

08006278 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800627c:	4803      	ldr	r0, [pc, #12]	@ (800628c <ADC1_2_IRQHandler+0x14>)
 800627e:	f000 fdd3 	bl	8006e28 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8006282:	4803      	ldr	r0, [pc, #12]	@ (8006290 <ADC1_2_IRQHandler+0x18>)
 8006284:	f000 fdd0 	bl	8006e28 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8006288:	bf00      	nop
 800628a:	bd80      	pop	{r7, pc}
 800628c:	2000102c 	.word	0x2000102c
 8006290:	20001094 	.word	0x20001094

08006294 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8006298:	4802      	ldr	r0, [pc, #8]	@ (80062a4 <CAN1_TX_IRQHandler+0x10>)
 800629a:	f002 fb26 	bl	80088ea <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800629e:	bf00      	nop
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	200011bc 	.word	0x200011bc

080062a8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80062ac:	4802      	ldr	r0, [pc, #8]	@ (80062b8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80062ae:	f007 fad1 	bl	800d854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80062b2:	bf00      	nop
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop
 80062b8:	2000361c 	.word	0x2000361c

080062bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80062c0:	4802      	ldr	r0, [pc, #8]	@ (80062cc <TIM3_IRQHandler+0x10>)
 80062c2:	f007 fac7 	bl	800d854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80062c6:	bf00      	nop
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	2000127c 	.word	0x2000127c

080062d0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80062d4:	4802      	ldr	r0, [pc, #8]	@ (80062e0 <TIM6_DAC_IRQHandler+0x10>)
 80062d6:	f007 fabd 	bl	800d854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80062da:	bf00      	nop
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	200012c8 	.word	0x200012c8

080062e4 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80062e8:	4802      	ldr	r0, [pc, #8]	@ (80062f4 <DMA2_Channel1_IRQHandler+0x10>)
 80062ea:	f002 ff32 	bl	8009152 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80062ee:	bf00      	nop
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop
 80062f4:	2000115c 	.word	0x2000115c

080062f8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80062fc:	4802      	ldr	r0, [pc, #8]	@ (8006308 <OTG_FS_IRQHandler+0x10>)
 80062fe:	f003 fb8c 	bl	8009a1a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8006302:	bf00      	nop
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	20008818 	.word	0x20008818

0800630c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800630c:	b480      	push	{r7}
 800630e:	af00      	add	r7, sp, #0
	return 1;
 8006310:	2301      	movs	r3, #1
}
 8006312:	4618      	mov	r0, r3
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr

0800631c <_kill>:

int _kill(int pid, int sig)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8006326:	f010 fdc9 	bl	8016ebc <__errno>
 800632a:	4603      	mov	r3, r0
 800632c:	2216      	movs	r2, #22
 800632e:	601a      	str	r2, [r3, #0]
	return -1;
 8006330:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8006334:	4618      	mov	r0, r3
 8006336:	3708      	adds	r7, #8
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <_exit>:

void _exit (int status)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b082      	sub	sp, #8
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006344:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f7ff ffe7 	bl	800631c <_kill>
	while (1) {}		/* Make sure we hang here */
 800634e:	bf00      	nop
 8006350:	e7fd      	b.n	800634e <_exit+0x12>

08006352 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006352:	b580      	push	{r7, lr}
 8006354:	b086      	sub	sp, #24
 8006356:	af00      	add	r7, sp, #0
 8006358:	60f8      	str	r0, [r7, #12]
 800635a:	60b9      	str	r1, [r7, #8]
 800635c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800635e:	2300      	movs	r3, #0
 8006360:	617b      	str	r3, [r7, #20]
 8006362:	e00a      	b.n	800637a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006364:	f3af 8000 	nop.w
 8006368:	4601      	mov	r1, r0
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	1c5a      	adds	r2, r3, #1
 800636e:	60ba      	str	r2, [r7, #8]
 8006370:	b2ca      	uxtb	r2, r1
 8006372:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	3301      	adds	r3, #1
 8006378:	617b      	str	r3, [r7, #20]
 800637a:	697a      	ldr	r2, [r7, #20]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	429a      	cmp	r2, r3
 8006380:	dbf0      	blt.n	8006364 <_read+0x12>
	}

return len;
 8006382:	687b      	ldr	r3, [r7, #4]
}
 8006384:	4618      	mov	r0, r3
 8006386:	3718      	adds	r7, #24
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b086      	sub	sp, #24
 8006390:	af00      	add	r7, sp, #0
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006398:	2300      	movs	r3, #0
 800639a:	617b      	str	r3, [r7, #20]
 800639c:	e009      	b.n	80063b2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	1c5a      	adds	r2, r3, #1
 80063a2:	60ba      	str	r2, [r7, #8]
 80063a4:	781b      	ldrb	r3, [r3, #0]
 80063a6:	4618      	mov	r0, r3
 80063a8:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	3301      	adds	r3, #1
 80063b0:	617b      	str	r3, [r7, #20]
 80063b2:	697a      	ldr	r2, [r7, #20]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	429a      	cmp	r2, r3
 80063b8:	dbf1      	blt.n	800639e <_write+0x12>
	}
	return len;
 80063ba:	687b      	ldr	r3, [r7, #4]
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3718      	adds	r7, #24
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}

080063c4 <_close>:

int _close(int file)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b083      	sub	sp, #12
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
	return -1;
 80063cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	370c      	adds	r7, #12
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr

080063dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80063dc:	b480      	push	{r7}
 80063de:	b083      	sub	sp, #12
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80063ec:	605a      	str	r2, [r3, #4]
	return 0;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	370c      	adds	r7, #12
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr

080063fc <_isatty>:

int _isatty(int file)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
	return 1;
 8006404:	2301      	movs	r3, #1
}
 8006406:	4618      	mov	r0, r3
 8006408:	370c      	adds	r7, #12
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr

08006412 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006412:	b480      	push	{r7}
 8006414:	b085      	sub	sp, #20
 8006416:	af00      	add	r7, sp, #0
 8006418:	60f8      	str	r0, [r7, #12]
 800641a:	60b9      	str	r1, [r7, #8]
 800641c:	607a      	str	r2, [r7, #4]
	return 0;
 800641e:	2300      	movs	r3, #0
}
 8006420:	4618      	mov	r0, r3
 8006422:	3714      	adds	r7, #20
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr

0800642c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b086      	sub	sp, #24
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006434:	4a14      	ldr	r2, [pc, #80]	@ (8006488 <_sbrk+0x5c>)
 8006436:	4b15      	ldr	r3, [pc, #84]	@ (800648c <_sbrk+0x60>)
 8006438:	1ad3      	subs	r3, r2, r3
 800643a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006440:	4b13      	ldr	r3, [pc, #76]	@ (8006490 <_sbrk+0x64>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d102      	bne.n	800644e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006448:	4b11      	ldr	r3, [pc, #68]	@ (8006490 <_sbrk+0x64>)
 800644a:	4a12      	ldr	r2, [pc, #72]	@ (8006494 <_sbrk+0x68>)
 800644c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800644e:	4b10      	ldr	r3, [pc, #64]	@ (8006490 <_sbrk+0x64>)
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4413      	add	r3, r2
 8006456:	693a      	ldr	r2, [r7, #16]
 8006458:	429a      	cmp	r2, r3
 800645a:	d207      	bcs.n	800646c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800645c:	f010 fd2e 	bl	8016ebc <__errno>
 8006460:	4603      	mov	r3, r0
 8006462:	220c      	movs	r2, #12
 8006464:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006466:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800646a:	e009      	b.n	8006480 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800646c:	4b08      	ldr	r3, [pc, #32]	@ (8006490 <_sbrk+0x64>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006472:	4b07      	ldr	r3, [pc, #28]	@ (8006490 <_sbrk+0x64>)
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4413      	add	r3, r2
 800647a:	4a05      	ldr	r2, [pc, #20]	@ (8006490 <_sbrk+0x64>)
 800647c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800647e:	68fb      	ldr	r3, [r7, #12]
}
 8006480:	4618      	mov	r0, r3
 8006482:	3718      	adds	r7, #24
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}
 8006488:	20050000 	.word	0x20050000
 800648c:	00000400 	.word	0x00000400
 8006490:	20003668 	.word	0x20003668
 8006494:	20009090 	.word	0x20009090

08006498 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8006498:	b480      	push	{r7}
 800649a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800649c:	4b06      	ldr	r3, [pc, #24]	@ (80064b8 <SystemInit+0x20>)
 800649e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064a2:	4a05      	ldr	r2, [pc, #20]	@ (80064b8 <SystemInit+0x20>)
 80064a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80064a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80064ac:	bf00      	nop
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	e000ed00 	.word	0xe000ed00

080064bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80064bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80064f4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80064c0:	f7ff ffea 	bl	8006498 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80064c4:	480c      	ldr	r0, [pc, #48]	@ (80064f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80064c6:	490d      	ldr	r1, [pc, #52]	@ (80064fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80064c8:	4a0d      	ldr	r2, [pc, #52]	@ (8006500 <LoopForever+0xe>)
  movs r3, #0
 80064ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80064cc:	e002      	b.n	80064d4 <LoopCopyDataInit>

080064ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80064ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80064d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80064d2:	3304      	adds	r3, #4

080064d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80064d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80064d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80064d8:	d3f9      	bcc.n	80064ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80064da:	4a0a      	ldr	r2, [pc, #40]	@ (8006504 <LoopForever+0x12>)
  ldr r4, =_ebss
 80064dc:	4c0a      	ldr	r4, [pc, #40]	@ (8006508 <LoopForever+0x16>)
  movs r3, #0
 80064de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80064e0:	e001      	b.n	80064e6 <LoopFillZerobss>

080064e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80064e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80064e4:	3204      	adds	r2, #4

080064e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80064e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80064e8:	d3fb      	bcc.n	80064e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80064ea:	f010 fced 	bl	8016ec8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80064ee:	f7fd ff87 	bl	8004400 <main>

080064f2 <LoopForever>:

LoopForever:
    b LoopForever
 80064f2:	e7fe      	b.n	80064f2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80064f4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80064f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80064fc:	20000570 	.word	0x20000570
  ldr r2, =_sidata
 8006500:	08033348 	.word	0x08033348
  ldr r2, =_sbss
 8006504:	20000570 	.word	0x20000570
  ldr r4, =_ebss
 8006508:	20009090 	.word	0x20009090

0800650c <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800650c:	e7fe      	b.n	800650c <CAN1_RX0_IRQHandler>

0800650e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800650e:	b580      	push	{r7, lr}
 8006510:	b082      	sub	sp, #8
 8006512:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006514:	2300      	movs	r3, #0
 8006516:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006518:	2003      	movs	r0, #3
 800651a:	f002 fcc2 	bl	8008ea2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800651e:	2001      	movs	r0, #1
 8006520:	f7ff fe10 	bl	8006144 <HAL_InitTick>
 8006524:	4603      	mov	r3, r0
 8006526:	2b00      	cmp	r3, #0
 8006528:	d002      	beq.n	8006530 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	71fb      	strb	r3, [r7, #7]
 800652e:	e001      	b.n	8006534 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006530:	f7ff fb4c 	bl	8005bcc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006534:	79fb      	ldrb	r3, [r7, #7]
}
 8006536:	4618      	mov	r0, r3
 8006538:	3708      	adds	r7, #8
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}
	...

08006540 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006540:	b480      	push	{r7}
 8006542:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006544:	4b06      	ldr	r3, [pc, #24]	@ (8006560 <HAL_IncTick+0x20>)
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	461a      	mov	r2, r3
 800654a:	4b06      	ldr	r3, [pc, #24]	@ (8006564 <HAL_IncTick+0x24>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4413      	add	r3, r2
 8006550:	4a04      	ldr	r2, [pc, #16]	@ (8006564 <HAL_IncTick+0x24>)
 8006552:	6013      	str	r3, [r2, #0]
}
 8006554:	bf00      	nop
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
 800655e:	bf00      	nop
 8006560:	200002a0 	.word	0x200002a0
 8006564:	2000366c 	.word	0x2000366c

08006568 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006568:	b480      	push	{r7}
 800656a:	af00      	add	r7, sp, #0
  return uwTick;
 800656c:	4b03      	ldr	r3, [pc, #12]	@ (800657c <HAL_GetTick+0x14>)
 800656e:	681b      	ldr	r3, [r3, #0]
}
 8006570:	4618      	mov	r0, r3
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr
 800657a:	bf00      	nop
 800657c:	2000366c 	.word	0x2000366c

08006580 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b084      	sub	sp, #16
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006588:	f7ff ffee 	bl	8006568 <HAL_GetTick>
 800658c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006598:	d005      	beq.n	80065a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800659a:	4b0a      	ldr	r3, [pc, #40]	@ (80065c4 <HAL_Delay+0x44>)
 800659c:	781b      	ldrb	r3, [r3, #0]
 800659e:	461a      	mov	r2, r3
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	4413      	add	r3, r2
 80065a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80065a6:	bf00      	nop
 80065a8:	f7ff ffde 	bl	8006568 <HAL_GetTick>
 80065ac:	4602      	mov	r2, r0
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	1ad3      	subs	r3, r2, r3
 80065b2:	68fa      	ldr	r2, [r7, #12]
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d8f7      	bhi.n	80065a8 <HAL_Delay+0x28>
  {
  }
}
 80065b8:	bf00      	nop
 80065ba:	bf00      	nop
 80065bc:	3710      	adds	r7, #16
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}
 80065c2:	bf00      	nop
 80065c4:	200002a0 	.word	0x200002a0

080065c8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b083      	sub	sp, #12
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	431a      	orrs	r2, r3
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	609a      	str	r2, [r3, #8]
}
 80065e2:	bf00      	nop
 80065e4:	370c      	adds	r7, #12
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr

080065ee <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80065ee:	b480      	push	{r7}
 80065f0:	b083      	sub	sp, #12
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
 80065f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	431a      	orrs	r2, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	609a      	str	r2, [r3, #8]
}
 8006608:	bf00      	nop
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006624:	4618      	mov	r0, r3
 8006626:	370c      	adds	r7, #12
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006630:	b480      	push	{r7}
 8006632:	b087      	sub	sp, #28
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
 800663c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	3360      	adds	r3, #96	@ 0x60
 8006642:	461a      	mov	r2, r3
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	4413      	add	r3, r2
 800664a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	4b08      	ldr	r3, [pc, #32]	@ (8006674 <LL_ADC_SetOffset+0x44>)
 8006652:	4013      	ands	r3, r2
 8006654:	687a      	ldr	r2, [r7, #4]
 8006656:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800665a:	683a      	ldr	r2, [r7, #0]
 800665c:	430a      	orrs	r2, r1
 800665e:	4313      	orrs	r3, r2
 8006660:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006668:	bf00      	nop
 800666a:	371c      	adds	r7, #28
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr
 8006674:	03fff000 	.word	0x03fff000

08006678 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006678:	b480      	push	{r7}
 800667a:	b085      	sub	sp, #20
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	3360      	adds	r3, #96	@ 0x60
 8006686:	461a      	mov	r2, r3
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	009b      	lsls	r3, r3, #2
 800668c:	4413      	add	r3, r2
 800668e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006698:	4618      	mov	r0, r3
 800669a:	3714      	adds	r7, #20
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr

080066a4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b087      	sub	sp, #28
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	3360      	adds	r3, #96	@ 0x60
 80066b4:	461a      	mov	r2, r3
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	009b      	lsls	r3, r3, #2
 80066ba:	4413      	add	r3, r2
 80066bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	431a      	orrs	r2, r3
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80066ce:	bf00      	nop
 80066d0:	371c      	adds	r7, #28
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr

080066da <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80066da:	b480      	push	{r7}
 80066dc:	b083      	sub	sp, #12
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
 80066e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	695b      	ldr	r3, [r3, #20]
 80066e8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	431a      	orrs	r2, r3
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	615a      	str	r2, [r3, #20]
}
 80066f4:	bf00      	nop
 80066f6:	370c      	adds	r7, #12
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006710:	2b00      	cmp	r3, #0
 8006712:	d101      	bne.n	8006718 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006714:	2301      	movs	r3, #1
 8006716:	e000      	b.n	800671a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006718:	2300      	movs	r3, #0
}
 800671a:	4618      	mov	r0, r3
 800671c:	370c      	adds	r7, #12
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr

08006726 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006726:	b480      	push	{r7}
 8006728:	b087      	sub	sp, #28
 800672a:	af00      	add	r7, sp, #0
 800672c:	60f8      	str	r0, [r7, #12]
 800672e:	60b9      	str	r1, [r7, #8]
 8006730:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	3330      	adds	r3, #48	@ 0x30
 8006736:	461a      	mov	r2, r3
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	0a1b      	lsrs	r3, r3, #8
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	f003 030c 	and.w	r3, r3, #12
 8006742:	4413      	add	r3, r2
 8006744:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	f003 031f 	and.w	r3, r3, #31
 8006750:	211f      	movs	r1, #31
 8006752:	fa01 f303 	lsl.w	r3, r1, r3
 8006756:	43db      	mvns	r3, r3
 8006758:	401a      	ands	r2, r3
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	0e9b      	lsrs	r3, r3, #26
 800675e:	f003 011f 	and.w	r1, r3, #31
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	f003 031f 	and.w	r3, r3, #31
 8006768:	fa01 f303 	lsl.w	r3, r1, r3
 800676c:	431a      	orrs	r2, r3
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006772:	bf00      	nop
 8006774:	371c      	adds	r7, #28
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr

0800677e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800677e:	b480      	push	{r7}
 8006780:	b083      	sub	sp, #12
 8006782:	af00      	add	r7, sp, #0
 8006784:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800678a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800678e:	2b00      	cmp	r3, #0
 8006790:	d101      	bne.n	8006796 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8006792:	2301      	movs	r3, #1
 8006794:	e000      	b.n	8006798 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8006796:	2300      	movs	r3, #0
}
 8006798:	4618      	mov	r0, r3
 800679a:	370c      	adds	r7, #12
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b087      	sub	sp, #28
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	3314      	adds	r3, #20
 80067b4:	461a      	mov	r2, r3
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	0e5b      	lsrs	r3, r3, #25
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	f003 0304 	and.w	r3, r3, #4
 80067c0:	4413      	add	r3, r2
 80067c2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	681a      	ldr	r2, [r3, #0]
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	0d1b      	lsrs	r3, r3, #20
 80067cc:	f003 031f 	and.w	r3, r3, #31
 80067d0:	2107      	movs	r1, #7
 80067d2:	fa01 f303 	lsl.w	r3, r1, r3
 80067d6:	43db      	mvns	r3, r3
 80067d8:	401a      	ands	r2, r3
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	0d1b      	lsrs	r3, r3, #20
 80067de:	f003 031f 	and.w	r3, r3, #31
 80067e2:	6879      	ldr	r1, [r7, #4]
 80067e4:	fa01 f303 	lsl.w	r3, r1, r3
 80067e8:	431a      	orrs	r2, r3
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80067ee:	bf00      	nop
 80067f0:	371c      	adds	r7, #28
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr
	...

080067fc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b085      	sub	sp, #20
 8006800:	af00      	add	r7, sp, #0
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006814:	43db      	mvns	r3, r3
 8006816:	401a      	ands	r2, r3
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f003 0318 	and.w	r3, r3, #24
 800681e:	4908      	ldr	r1, [pc, #32]	@ (8006840 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006820:	40d9      	lsrs	r1, r3
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	400b      	ands	r3, r1
 8006826:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800682a:	431a      	orrs	r2, r3
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006832:	bf00      	nop
 8006834:	3714      	adds	r7, #20
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr
 800683e:	bf00      	nop
 8006840:	0007ffff 	.word	0x0007ffff

08006844 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006844:	b480      	push	{r7}
 8006846:	b083      	sub	sp, #12
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	f003 031f 	and.w	r3, r3, #31
}
 8006854:	4618      	mov	r0, r3
 8006856:	370c      	adds	r7, #12
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr

08006860 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006860:	b480      	push	{r7}
 8006862:	b083      	sub	sp, #12
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8006870:	4618      	mov	r0, r3
 8006872:	370c      	adds	r7, #12
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800687c:	b480      	push	{r7}
 800687e:	b083      	sub	sp, #12
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800688c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006890:	687a      	ldr	r2, [r7, #4]
 8006892:	6093      	str	r3, [r2, #8]
}
 8006894:	bf00      	nop
 8006896:	370c      	adds	r7, #12
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr

080068a0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b083      	sub	sp, #12
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80068b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068b4:	d101      	bne.n	80068ba <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80068b6:	2301      	movs	r3, #1
 80068b8:	e000      	b.n	80068bc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80068ba:	2300      	movs	r3, #0
}
 80068bc:	4618      	mov	r0, r3
 80068be:	370c      	adds	r7, #12
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr

080068c8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b083      	sub	sp, #12
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80068d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80068dc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80068e4:	bf00      	nop
 80068e6:	370c      	adds	r7, #12
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr

080068f0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b083      	sub	sp, #12
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006900:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006904:	d101      	bne.n	800690a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006906:	2301      	movs	r3, #1
 8006908:	e000      	b.n	800690c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800690a:	2300      	movs	r3, #0
}
 800690c:	4618      	mov	r0, r3
 800690e:	370c      	adds	r7, #12
 8006910:	46bd      	mov	sp, r7
 8006912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006916:	4770      	bx	lr

08006918 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006928:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800692c:	f043 0201 	orr.w	r2, r3, #1
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006950:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006954:	f043 0202 	orr.w	r2, r3, #2
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800695c:	bf00      	nop
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	f003 0301 	and.w	r3, r3, #1
 8006978:	2b01      	cmp	r3, #1
 800697a:	d101      	bne.n	8006980 <LL_ADC_IsEnabled+0x18>
 800697c:	2301      	movs	r3, #1
 800697e:	e000      	b.n	8006982 <LL_ADC_IsEnabled+0x1a>
 8006980:	2300      	movs	r3, #0
}
 8006982:	4618      	mov	r0, r3
 8006984:	370c      	adds	r7, #12
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr

0800698e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800698e:	b480      	push	{r7}
 8006990:	b083      	sub	sp, #12
 8006992:	af00      	add	r7, sp, #0
 8006994:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	f003 0302 	and.w	r3, r3, #2
 800699e:	2b02      	cmp	r3, #2
 80069a0:	d101      	bne.n	80069a6 <LL_ADC_IsDisableOngoing+0x18>
 80069a2:	2301      	movs	r3, #1
 80069a4:	e000      	b.n	80069a8 <LL_ADC_IsDisableOngoing+0x1a>
 80069a6:	2300      	movs	r3, #0
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	689b      	ldr	r3, [r3, #8]
 80069c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80069c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80069c8:	f043 0204 	orr.w	r2, r3, #4
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr

080069dc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	f003 0304 	and.w	r3, r3, #4
 80069ec:	2b04      	cmp	r3, #4
 80069ee:	d101      	bne.n	80069f4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80069f0:	2301      	movs	r3, #1
 80069f2:	e000      	b.n	80069f6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80069f4:	2300      	movs	r3, #0
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	370c      	adds	r7, #12
 80069fa:	46bd      	mov	sp, r7
 80069fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a00:	4770      	bx	lr

08006a02 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006a02:	b480      	push	{r7}
 8006a04:	b083      	sub	sp, #12
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	f003 0308 	and.w	r3, r3, #8
 8006a12:	2b08      	cmp	r3, #8
 8006a14:	d101      	bne.n	8006a1a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006a16:	2301      	movs	r3, #1
 8006a18:	e000      	b.n	8006a1c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006a1a:	2300      	movs	r3, #0
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	370c      	adds	r7, #12
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr

08006a28 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006a28:	b590      	push	{r4, r7, lr}
 8006a2a:	b089      	sub	sp, #36	@ 0x24
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006a30:	2300      	movs	r3, #0
 8006a32:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006a34:	2300      	movs	r3, #0
 8006a36:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d101      	bne.n	8006a42 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e12e      	b.n	8006ca0 <HAL_ADC_Init+0x278>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	691b      	ldr	r3, [r3, #16]
 8006a46:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d109      	bne.n	8006a64 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f7ff f8eb 	bl	8005c2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7ff ff19 	bl	80068a0 <LL_ADC_IsDeepPowerDownEnabled>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d004      	beq.n	8006a7e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7ff feff 	bl	800687c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4618      	mov	r0, r3
 8006a84:	f7ff ff34 	bl	80068f0 <LL_ADC_IsInternalRegulatorEnabled>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d115      	bne.n	8006aba <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4618      	mov	r0, r3
 8006a94:	f7ff ff18 	bl	80068c8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006a98:	4b83      	ldr	r3, [pc, #524]	@ (8006ca8 <HAL_ADC_Init+0x280>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	099b      	lsrs	r3, r3, #6
 8006a9e:	4a83      	ldr	r2, [pc, #524]	@ (8006cac <HAL_ADC_Init+0x284>)
 8006aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8006aa4:	099b      	lsrs	r3, r3, #6
 8006aa6:	3301      	adds	r3, #1
 8006aa8:	005b      	lsls	r3, r3, #1
 8006aaa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006aac:	e002      	b.n	8006ab4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	3b01      	subs	r3, #1
 8006ab2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d1f9      	bne.n	8006aae <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f7ff ff16 	bl	80068f0 <LL_ADC_IsInternalRegulatorEnabled>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d10d      	bne.n	8006ae6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ace:	f043 0210 	orr.w	r2, r3, #16
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ada:	f043 0201 	orr.w	r2, r3, #1
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4618      	mov	r0, r3
 8006aec:	f7ff ff76 	bl	80069dc <LL_ADC_REG_IsConversionOngoing>
 8006af0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006af6:	f003 0310 	and.w	r3, r3, #16
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	f040 80c7 	bne.w	8006c8e <HAL_ADC_Init+0x266>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	f040 80c3 	bne.w	8006c8e <HAL_ADC_Init+0x266>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b0c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006b10:	f043 0202 	orr.w	r2, r3, #2
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	f7ff ff23 	bl	8006968 <LL_ADC_IsEnabled>
 8006b22:	4603      	mov	r3, r0
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d110      	bne.n	8006b4a <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006b28:	4861      	ldr	r0, [pc, #388]	@ (8006cb0 <HAL_ADC_Init+0x288>)
 8006b2a:	f7ff ff1d 	bl	8006968 <LL_ADC_IsEnabled>
 8006b2e:	4604      	mov	r4, r0
 8006b30:	4860      	ldr	r0, [pc, #384]	@ (8006cb4 <HAL_ADC_Init+0x28c>)
 8006b32:	f7ff ff19 	bl	8006968 <LL_ADC_IsEnabled>
 8006b36:	4603      	mov	r3, r0
 8006b38:	4323      	orrs	r3, r4
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d105      	bne.n	8006b4a <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	4619      	mov	r1, r3
 8006b44:	485c      	ldr	r0, [pc, #368]	@ (8006cb8 <HAL_ADC_Init+0x290>)
 8006b46:	f7ff fd3f 	bl	80065c8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	7e5b      	ldrb	r3, [r3, #25]
 8006b4e:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006b54:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006b5a:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006b60:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006b68:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d106      	bne.n	8006b86 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	045b      	lsls	r3, r3, #17
 8006b80:	69ba      	ldr	r2, [r7, #24]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d009      	beq.n	8006ba2 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b92:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b9a:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006b9c:	69ba      	ldr	r2, [r7, #24]
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	68da      	ldr	r2, [r3, #12]
 8006ba8:	4b44      	ldr	r3, [pc, #272]	@ (8006cbc <HAL_ADC_Init+0x294>)
 8006baa:	4013      	ands	r3, r2
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	6812      	ldr	r2, [r2, #0]
 8006bb0:	69b9      	ldr	r1, [r7, #24]
 8006bb2:	430b      	orrs	r3, r1
 8006bb4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f7ff ff21 	bl	8006a02 <LL_ADC_INJ_IsConversionOngoing>
 8006bc0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d140      	bne.n	8006c4a <HAL_ADC_Init+0x222>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d13d      	bne.n	8006c4a <HAL_ADC_Init+0x222>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	7e1b      	ldrb	r3, [r3, #24]
 8006bd6:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006bd8:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006be0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006be2:	4313      	orrs	r3, r2
 8006be4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	68db      	ldr	r3, [r3, #12]
 8006bec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006bf0:	f023 0306 	bic.w	r3, r3, #6
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	6812      	ldr	r2, [r2, #0]
 8006bf8:	69b9      	ldr	r1, [r7, #24]
 8006bfa:	430b      	orrs	r3, r1
 8006bfc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d118      	bne.n	8006c3a <HAL_ADC_Init+0x212>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	691b      	ldr	r3, [r3, #16]
 8006c0e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006c12:	f023 0304 	bic.w	r3, r3, #4
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006c1e:	4311      	orrs	r1, r2
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006c24:	4311      	orrs	r1, r2
 8006c26:	687a      	ldr	r2, [r7, #4]
 8006c28:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006c2a:	430a      	orrs	r2, r1
 8006c2c:	431a      	orrs	r2, r3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f042 0201 	orr.w	r2, r2, #1
 8006c36:	611a      	str	r2, [r3, #16]
 8006c38:	e007      	b.n	8006c4a <HAL_ADC_Init+0x222>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	691a      	ldr	r2, [r3, #16]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f022 0201 	bic.w	r2, r2, #1
 8006c48:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	691b      	ldr	r3, [r3, #16]
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d10c      	bne.n	8006c6c <HAL_ADC_Init+0x244>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c58:	f023 010f 	bic.w	r1, r3, #15
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	69db      	ldr	r3, [r3, #28]
 8006c60:	1e5a      	subs	r2, r3, #1
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	430a      	orrs	r2, r1
 8006c68:	631a      	str	r2, [r3, #48]	@ 0x30
 8006c6a:	e007      	b.n	8006c7c <HAL_ADC_Init+0x254>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f022 020f 	bic.w	r2, r2, #15
 8006c7a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c80:	f023 0303 	bic.w	r3, r3, #3
 8006c84:	f043 0201 	orr.w	r2, r3, #1
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	659a      	str	r2, [r3, #88]	@ 0x58
 8006c8c:	e007      	b.n	8006c9e <HAL_ADC_Init+0x276>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c92:	f043 0210 	orr.w	r2, r3, #16
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006c9e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3724      	adds	r7, #36	@ 0x24
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd90      	pop	{r4, r7, pc}
 8006ca8:	20000298 	.word	0x20000298
 8006cac:	053e2d63 	.word	0x053e2d63
 8006cb0:	50040000 	.word	0x50040000
 8006cb4:	50040100 	.word	0x50040100
 8006cb8:	50040300 	.word	0x50040300
 8006cbc:	fff0c007 	.word	0xfff0c007

08006cc0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b086      	sub	sp, #24
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ccc:	4850      	ldr	r0, [pc, #320]	@ (8006e10 <HAL_ADC_Start_DMA+0x150>)
 8006cce:	f7ff fdb9 	bl	8006844 <LL_ADC_GetMultimode>
 8006cd2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7ff fe7f 	bl	80069dc <LL_ADC_REG_IsConversionOngoing>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	f040 808e 	bne.w	8006e02 <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d101      	bne.n	8006cf4 <HAL_ADC_Start_DMA+0x34>
 8006cf0:	2302      	movs	r3, #2
 8006cf2:	e089      	b.n	8006e08 <HAL_ADC_Start_DMA+0x148>
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d005      	beq.n	8006d0e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	2b05      	cmp	r3, #5
 8006d06:	d002      	beq.n	8006d0e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	2b09      	cmp	r3, #9
 8006d0c:	d172      	bne.n	8006df4 <HAL_ADC_Start_DMA+0x134>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8006d0e:	68f8      	ldr	r0, [r7, #12]
 8006d10:	f000 fec8 	bl	8007aa4 <ADC_Enable>
 8006d14:	4603      	mov	r3, r0
 8006d16:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006d18:	7dfb      	ldrb	r3, [r7, #23]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d165      	bne.n	8006dea <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d22:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006d26:	f023 0301 	bic.w	r3, r3, #1
 8006d2a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a37      	ldr	r2, [pc, #220]	@ (8006e14 <HAL_ADC_Start_DMA+0x154>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d002      	beq.n	8006d42 <HAL_ADC_Start_DMA+0x82>
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	e000      	b.n	8006d44 <HAL_ADC_Start_DMA+0x84>
 8006d42:	4b35      	ldr	r3, [pc, #212]	@ (8006e18 <HAL_ADC_Start_DMA+0x158>)
 8006d44:	68fa      	ldr	r2, [r7, #12]
 8006d46:	6812      	ldr	r2, [r2, #0]
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d002      	beq.n	8006d52 <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d105      	bne.n	8006d5e <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d56:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d006      	beq.n	8006d78 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d6e:	f023 0206 	bic.w	r2, r3, #6
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006d76:	e002      	b.n	8006d7e <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d82:	4a26      	ldr	r2, [pc, #152]	@ (8006e1c <HAL_ADC_Start_DMA+0x15c>)
 8006d84:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d8a:	4a25      	ldr	r2, [pc, #148]	@ (8006e20 <HAL_ADC_Start_DMA+0x160>)
 8006d8c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d92:	4a24      	ldr	r2, [pc, #144]	@ (8006e24 <HAL_ADC_Start_DMA+0x164>)
 8006d94:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	221c      	movs	r2, #28
 8006d9c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2200      	movs	r2, #0
 8006da2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	685a      	ldr	r2, [r3, #4]
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f042 0210 	orr.w	r2, r2, #16
 8006db4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	68da      	ldr	r2, [r3, #12]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f042 0201 	orr.w	r2, r2, #1
 8006dc4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	3340      	adds	r3, #64	@ 0x40
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	68ba      	ldr	r2, [r7, #8]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f002 f941 	bl	800905c <HAL_DMA_Start_IT>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4618      	mov	r0, r3
 8006de4:	f7ff fde6 	bl	80069b4 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8006de8:	e00d      	b.n	8006e06 <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2200      	movs	r2, #0
 8006dee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      if (tmp_hal_status == HAL_OK)
 8006df2:	e008      	b.n	8006e06 <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8006e00:	e001      	b.n	8006e06 <HAL_ADC_Start_DMA+0x146>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006e02:	2302      	movs	r3, #2
 8006e04:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006e06:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3718      	adds	r7, #24
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}
 8006e10:	50040300 	.word	0x50040300
 8006e14:	50040100 	.word	0x50040100
 8006e18:	50040000 	.word	0x50040000
 8006e1c:	08007c6f 	.word	0x08007c6f
 8006e20:	08007d47 	.word	0x08007d47
 8006e24:	08007d63 	.word	0x08007d63

08006e28 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b08a      	sub	sp, #40	@ 0x28
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8006e30:	2300      	movs	r3, #0
 8006e32:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006e44:	4882      	ldr	r0, [pc, #520]	@ (8007050 <HAL_ADC_IRQHandler+0x228>)
 8006e46:	f7ff fcfd 	bl	8006844 <LL_ADC_GetMultimode>
 8006e4a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006e4c:	69fb      	ldr	r3, [r7, #28]
 8006e4e:	f003 0302 	and.w	r3, r3, #2
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d017      	beq.n	8006e86 <HAL_ADC_IRQHandler+0x5e>
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	f003 0302 	and.w	r3, r3, #2
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d012      	beq.n	8006e86 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e64:	f003 0310 	and.w	r3, r3, #16
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d105      	bne.n	8006e78 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e70:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f001 f867 	bl	8007f4c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2202      	movs	r2, #2
 8006e84:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006e86:	69fb      	ldr	r3, [r7, #28]
 8006e88:	f003 0304 	and.w	r3, r3, #4
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d004      	beq.n	8006e9a <HAL_ADC_IRQHandler+0x72>
 8006e90:	69bb      	ldr	r3, [r7, #24]
 8006e92:	f003 0304 	and.w	r3, r3, #4
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d10a      	bne.n	8006eb0 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006e9a:	69fb      	ldr	r3, [r7, #28]
 8006e9c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	f000 8083 	beq.w	8006fac <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006ea6:	69bb      	ldr	r3, [r7, #24]
 8006ea8:	f003 0308 	and.w	r3, r3, #8
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d07d      	beq.n	8006fac <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006eb4:	f003 0310 	and.w	r3, r3, #16
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d105      	bne.n	8006ec8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ec0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4618      	mov	r0, r3
 8006ece:	f7ff fc17 	bl	8006700 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d062      	beq.n	8006f9e <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a5d      	ldr	r2, [pc, #372]	@ (8007054 <HAL_ADC_IRQHandler+0x22c>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d002      	beq.n	8006ee8 <HAL_ADC_IRQHandler+0xc0>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	e000      	b.n	8006eea <HAL_ADC_IRQHandler+0xc2>
 8006ee8:	4b5b      	ldr	r3, [pc, #364]	@ (8007058 <HAL_ADC_IRQHandler+0x230>)
 8006eea:	687a      	ldr	r2, [r7, #4]
 8006eec:	6812      	ldr	r2, [r2, #0]
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d008      	beq.n	8006f04 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d005      	beq.n	8006f04 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	2b05      	cmp	r3, #5
 8006efc:	d002      	beq.n	8006f04 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	2b09      	cmp	r3, #9
 8006f02:	d104      	bne.n	8006f0e <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	68db      	ldr	r3, [r3, #12]
 8006f0a:	623b      	str	r3, [r7, #32]
 8006f0c:	e00c      	b.n	8006f28 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a50      	ldr	r2, [pc, #320]	@ (8007054 <HAL_ADC_IRQHandler+0x22c>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d002      	beq.n	8006f1e <HAL_ADC_IRQHandler+0xf6>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	e000      	b.n	8006f20 <HAL_ADC_IRQHandler+0xf8>
 8006f1e:	4b4e      	ldr	r3, [pc, #312]	@ (8007058 <HAL_ADC_IRQHandler+0x230>)
 8006f20:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	68db      	ldr	r3, [r3, #12]
 8006f26:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006f28:	6a3b      	ldr	r3, [r7, #32]
 8006f2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d135      	bne.n	8006f9e <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f003 0308 	and.w	r3, r3, #8
 8006f3c:	2b08      	cmp	r3, #8
 8006f3e:	d12e      	bne.n	8006f9e <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4618      	mov	r0, r3
 8006f46:	f7ff fd49 	bl	80069dc <LL_ADC_REG_IsConversionOngoing>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d11a      	bne.n	8006f86 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	685a      	ldr	r2, [r3, #4]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f022 020c 	bic.w	r2, r2, #12
 8006f5e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f64:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d112      	bne.n	8006f9e <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f7c:	f043 0201 	orr.w	r2, r3, #1
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	659a      	str	r2, [r3, #88]	@ 0x58
 8006f84:	e00b      	b.n	8006f9e <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f8a:	f043 0210 	orr.w	r2, r3, #16
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f96:	f043 0201 	orr.w	r2, r3, #1
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 f95c 	bl	800725c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	220c      	movs	r2, #12
 8006faa:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006fac:	69fb      	ldr	r3, [r7, #28]
 8006fae:	f003 0320 	and.w	r3, r3, #32
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d004      	beq.n	8006fc0 <HAL_ADC_IRQHandler+0x198>
 8006fb6:	69bb      	ldr	r3, [r7, #24]
 8006fb8:	f003 0320 	and.w	r3, r3, #32
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d10b      	bne.n	8006fd8 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006fc0:	69fb      	ldr	r3, [r7, #28]
 8006fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	f000 809f 	beq.w	800710a <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006fcc:	69bb      	ldr	r3, [r7, #24]
 8006fce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	f000 8099 	beq.w	800710a <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fdc:	f003 0310 	and.w	r3, r3, #16
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d105      	bne.n	8006ff0 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fe8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f7ff fbc2 	bl	800677e <LL_ADC_INJ_IsTriggerSourceSWStart>
 8006ffa:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4618      	mov	r0, r3
 8007002:	f7ff fb7d 	bl	8006700 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007006:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a11      	ldr	r2, [pc, #68]	@ (8007054 <HAL_ADC_IRQHandler+0x22c>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d002      	beq.n	8007018 <HAL_ADC_IRQHandler+0x1f0>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	e000      	b.n	800701a <HAL_ADC_IRQHandler+0x1f2>
 8007018:	4b0f      	ldr	r3, [pc, #60]	@ (8007058 <HAL_ADC_IRQHandler+0x230>)
 800701a:	687a      	ldr	r2, [r7, #4]
 800701c:	6812      	ldr	r2, [r2, #0]
 800701e:	4293      	cmp	r3, r2
 8007020:	d008      	beq.n	8007034 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d005      	beq.n	8007034 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	2b06      	cmp	r3, #6
 800702c:	d002      	beq.n	8007034 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	2b07      	cmp	r3, #7
 8007032:	d104      	bne.n	800703e <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	623b      	str	r3, [r7, #32]
 800703c:	e013      	b.n	8007066 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a04      	ldr	r2, [pc, #16]	@ (8007054 <HAL_ADC_IRQHandler+0x22c>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d009      	beq.n	800705c <HAL_ADC_IRQHandler+0x234>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	e007      	b.n	800705e <HAL_ADC_IRQHandler+0x236>
 800704e:	bf00      	nop
 8007050:	50040300 	.word	0x50040300
 8007054:	50040100 	.word	0x50040100
 8007058:	50040000 	.word	0x50040000
 800705c:	4b7d      	ldr	r3, [pc, #500]	@ (8007254 <HAL_ADC_IRQHandler+0x42c>)
 800705e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d047      	beq.n	80070fc <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800706c:	6a3b      	ldr	r3, [r7, #32]
 800706e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007072:	2b00      	cmp	r3, #0
 8007074:	d007      	beq.n	8007086 <HAL_ADC_IRQHandler+0x25e>
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d03f      	beq.n	80070fc <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800707c:	6a3b      	ldr	r3, [r7, #32]
 800707e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8007082:	2b00      	cmp	r3, #0
 8007084:	d13a      	bne.n	80070fc <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007090:	2b40      	cmp	r3, #64	@ 0x40
 8007092:	d133      	bne.n	80070fc <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8007094:	6a3b      	ldr	r3, [r7, #32]
 8007096:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800709a:	2b00      	cmp	r3, #0
 800709c:	d12e      	bne.n	80070fc <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7ff fcad 	bl	8006a02 <LL_ADC_INJ_IsConversionOngoing>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d11a      	bne.n	80070e4 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	685a      	ldr	r2, [r3, #4]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80070bc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d112      	bne.n	80070fc <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070da:	f043 0201 	orr.w	r2, r3, #1
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80070e2:	e00b      	b.n	80070fc <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070e8:	f043 0210 	orr.w	r2, r3, #16
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070f4:	f043 0201 	orr.w	r2, r3, #1
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f000 fefd 	bl	8007efc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	2260      	movs	r2, #96	@ 0x60
 8007108:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800710a:	69fb      	ldr	r3, [r7, #28]
 800710c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007110:	2b00      	cmp	r3, #0
 8007112:	d011      	beq.n	8007138 <HAL_ADC_IRQHandler+0x310>
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800711a:	2b00      	cmp	r3, #0
 800711c:	d00c      	beq.n	8007138 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007122:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 f8aa 	bl	8007284 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2280      	movs	r2, #128	@ 0x80
 8007136:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800713e:	2b00      	cmp	r3, #0
 8007140:	d012      	beq.n	8007168 <HAL_ADC_IRQHandler+0x340>
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007148:	2b00      	cmp	r3, #0
 800714a:	d00d      	beq.n	8007168 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007150:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 fee3 	bl	8007f24 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007166:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800716e:	2b00      	cmp	r3, #0
 8007170:	d012      	beq.n	8007198 <HAL_ADC_IRQHandler+0x370>
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007178:	2b00      	cmp	r3, #0
 800717a:	d00d      	beq.n	8007198 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007180:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f000 fed5 	bl	8007f38 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007196:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8007198:	69fb      	ldr	r3, [r7, #28]
 800719a:	f003 0310 	and.w	r3, r3, #16
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d036      	beq.n	8007210 <HAL_ADC_IRQHandler+0x3e8>
 80071a2:	69bb      	ldr	r3, [r7, #24]
 80071a4:	f003 0310 	and.w	r3, r3, #16
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d031      	beq.n	8007210 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d102      	bne.n	80071ba <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80071b4:	2301      	movs	r3, #1
 80071b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80071b8:	e014      	b.n	80071e4 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d008      	beq.n	80071d2 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80071c0:	4825      	ldr	r0, [pc, #148]	@ (8007258 <HAL_ADC_IRQHandler+0x430>)
 80071c2:	f7ff fb4d 	bl	8006860 <LL_ADC_GetMultiDMATransfer>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d00b      	beq.n	80071e4 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80071cc:	2301      	movs	r3, #1
 80071ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80071d0:	e008      	b.n	80071e4 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	f003 0301 	and.w	r3, r3, #1
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d001      	beq.n	80071e4 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80071e0:	2301      	movs	r3, #1
 80071e2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80071e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d10e      	bne.n	8007208 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071ee:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071fa:	f043 0202 	orr.w	r2, r3, #2
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 f848 	bl	8007298 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	2210      	movs	r2, #16
 800720e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8007210:	69fb      	ldr	r3, [r7, #28]
 8007212:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007216:	2b00      	cmp	r3, #0
 8007218:	d018      	beq.n	800724c <HAL_ADC_IRQHandler+0x424>
 800721a:	69bb      	ldr	r3, [r7, #24]
 800721c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007220:	2b00      	cmp	r3, #0
 8007222:	d013      	beq.n	800724c <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007228:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007234:	f043 0208 	orr.w	r2, r3, #8
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007244:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 fe62 	bl	8007f10 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800724c:	bf00      	nop
 800724e:	3728      	adds	r7, #40	@ 0x28
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}
 8007254:	50040000 	.word	0x50040000
 8007258:	50040300 	.word	0x50040300

0800725c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8007264:	bf00      	nop
 8007266:	370c      	adds	r7, #12
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr

08007270 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8007278:	bf00      	nop
 800727a:	370c      	adds	r7, #12
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr

08007284 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8007284:	b480      	push	{r7}
 8007286:	b083      	sub	sp, #12
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800728c:	bf00      	nop
 800728e:	370c      	adds	r7, #12
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b0b6      	sub	sp, #216	@ 0xd8
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80072b6:	2300      	movs	r3, #0
 80072b8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80072bc:	2300      	movs	r3, #0
 80072be:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d101      	bne.n	80072ce <HAL_ADC_ConfigChannel+0x22>
 80072ca:	2302      	movs	r3, #2
 80072cc:	e3d5      	b.n	8007a7a <HAL_ADC_ConfigChannel+0x7ce>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2201      	movs	r2, #1
 80072d2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4618      	mov	r0, r3
 80072dc:	f7ff fb7e 	bl	80069dc <LL_ADC_REG_IsConversionOngoing>
 80072e0:	4603      	mov	r3, r0
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f040 83ba 	bne.w	8007a5c <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	2b05      	cmp	r3, #5
 80072f6:	d824      	bhi.n	8007342 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	3b02      	subs	r3, #2
 80072fe:	2b03      	cmp	r3, #3
 8007300:	d81b      	bhi.n	800733a <HAL_ADC_ConfigChannel+0x8e>
 8007302:	a201      	add	r2, pc, #4	@ (adr r2, 8007308 <HAL_ADC_ConfigChannel+0x5c>)
 8007304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007308:	08007319 	.word	0x08007319
 800730c:	08007321 	.word	0x08007321
 8007310:	08007329 	.word	0x08007329
 8007314:	08007331 	.word	0x08007331
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8007318:	230c      	movs	r3, #12
 800731a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800731e:	e010      	b.n	8007342 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8007320:	2312      	movs	r3, #18
 8007322:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8007326:	e00c      	b.n	8007342 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8007328:	2318      	movs	r3, #24
 800732a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800732e:	e008      	b.n	8007342 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8007330:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007334:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8007338:	e003      	b.n	8007342 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800733a:	2306      	movs	r3, #6
 800733c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8007340:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6818      	ldr	r0, [r3, #0]
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	461a      	mov	r2, r3
 800734c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8007350:	f7ff f9e9 	bl	8006726 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4618      	mov	r0, r3
 800735a:	f7ff fb3f 	bl	80069dc <LL_ADC_REG_IsConversionOngoing>
 800735e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4618      	mov	r0, r3
 8007368:	f7ff fb4b 	bl	8006a02 <LL_ADC_INJ_IsConversionOngoing>
 800736c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007370:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007374:	2b00      	cmp	r3, #0
 8007376:	f040 81bf 	bne.w	80076f8 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800737a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800737e:	2b00      	cmp	r3, #0
 8007380:	f040 81ba 	bne.w	80076f8 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800738c:	d10f      	bne.n	80073ae <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6818      	ldr	r0, [r3, #0]
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2200      	movs	r2, #0
 8007398:	4619      	mov	r1, r3
 800739a:	f7ff fa03 	bl	80067a4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7ff f997 	bl	80066da <LL_ADC_SetSamplingTimeCommonConfig>
 80073ac:	e00e      	b.n	80073cc <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6818      	ldr	r0, [r3, #0]
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	6819      	ldr	r1, [r3, #0]
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	461a      	mov	r2, r3
 80073bc:	f7ff f9f2 	bl	80067a4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2100      	movs	r1, #0
 80073c6:	4618      	mov	r0, r3
 80073c8:	f7ff f987 	bl	80066da <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	695a      	ldr	r2, [r3, #20]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	08db      	lsrs	r3, r3, #3
 80073d8:	f003 0303 	and.w	r3, r3, #3
 80073dc:	005b      	lsls	r3, r3, #1
 80073de:	fa02 f303 	lsl.w	r3, r2, r3
 80073e2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	691b      	ldr	r3, [r3, #16]
 80073ea:	2b04      	cmp	r3, #4
 80073ec:	d00a      	beq.n	8007404 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6818      	ldr	r0, [r3, #0]
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	6919      	ldr	r1, [r3, #16]
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80073fe:	f7ff f917 	bl	8006630 <LL_ADC_SetOffset>
 8007402:	e179      	b.n	80076f8 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2100      	movs	r1, #0
 800740a:	4618      	mov	r0, r3
 800740c:	f7ff f934 	bl	8006678 <LL_ADC_GetOffsetChannel>
 8007410:	4603      	mov	r3, r0
 8007412:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007416:	2b00      	cmp	r3, #0
 8007418:	d10a      	bne.n	8007430 <HAL_ADC_ConfigChannel+0x184>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2100      	movs	r1, #0
 8007420:	4618      	mov	r0, r3
 8007422:	f7ff f929 	bl	8006678 <LL_ADC_GetOffsetChannel>
 8007426:	4603      	mov	r3, r0
 8007428:	0e9b      	lsrs	r3, r3, #26
 800742a:	f003 021f 	and.w	r2, r3, #31
 800742e:	e01e      	b.n	800746e <HAL_ADC_ConfigChannel+0x1c2>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	2100      	movs	r1, #0
 8007436:	4618      	mov	r0, r3
 8007438:	f7ff f91e 	bl	8006678 <LL_ADC_GetOffsetChannel>
 800743c:	4603      	mov	r3, r0
 800743e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007442:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007446:	fa93 f3a3 	rbit	r3, r3
 800744a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800744e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007452:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007456:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800745a:	2b00      	cmp	r3, #0
 800745c:	d101      	bne.n	8007462 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800745e:	2320      	movs	r3, #32
 8007460:	e004      	b.n	800746c <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8007462:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007466:	fab3 f383 	clz	r3, r3
 800746a:	b2db      	uxtb	r3, r3
 800746c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007476:	2b00      	cmp	r3, #0
 8007478:	d105      	bne.n	8007486 <HAL_ADC_ConfigChannel+0x1da>
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	0e9b      	lsrs	r3, r3, #26
 8007480:	f003 031f 	and.w	r3, r3, #31
 8007484:	e018      	b.n	80074b8 <HAL_ADC_ConfigChannel+0x20c>
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800748e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007492:	fa93 f3a3 	rbit	r3, r3
 8007496:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800749a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800749e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80074a2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d101      	bne.n	80074ae <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80074aa:	2320      	movs	r3, #32
 80074ac:	e004      	b.n	80074b8 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80074ae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80074b2:	fab3 f383 	clz	r3, r3
 80074b6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d106      	bne.n	80074ca <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	2200      	movs	r2, #0
 80074c2:	2100      	movs	r1, #0
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7ff f8ed 	bl	80066a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2101      	movs	r1, #1
 80074d0:	4618      	mov	r0, r3
 80074d2:	f7ff f8d1 	bl	8006678 <LL_ADC_GetOffsetChannel>
 80074d6:	4603      	mov	r3, r0
 80074d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d10a      	bne.n	80074f6 <HAL_ADC_ConfigChannel+0x24a>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	2101      	movs	r1, #1
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7ff f8c6 	bl	8006678 <LL_ADC_GetOffsetChannel>
 80074ec:	4603      	mov	r3, r0
 80074ee:	0e9b      	lsrs	r3, r3, #26
 80074f0:	f003 021f 	and.w	r2, r3, #31
 80074f4:	e01e      	b.n	8007534 <HAL_ADC_ConfigChannel+0x288>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	2101      	movs	r1, #1
 80074fc:	4618      	mov	r0, r3
 80074fe:	f7ff f8bb 	bl	8006678 <LL_ADC_GetOffsetChannel>
 8007502:	4603      	mov	r3, r0
 8007504:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007508:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800750c:	fa93 f3a3 	rbit	r3, r3
 8007510:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8007514:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007518:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800751c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007520:	2b00      	cmp	r3, #0
 8007522:	d101      	bne.n	8007528 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8007524:	2320      	movs	r3, #32
 8007526:	e004      	b.n	8007532 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8007528:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800752c:	fab3 f383 	clz	r3, r3
 8007530:	b2db      	uxtb	r3, r3
 8007532:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800753c:	2b00      	cmp	r3, #0
 800753e:	d105      	bne.n	800754c <HAL_ADC_ConfigChannel+0x2a0>
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	0e9b      	lsrs	r3, r3, #26
 8007546:	f003 031f 	and.w	r3, r3, #31
 800754a:	e018      	b.n	800757e <HAL_ADC_ConfigChannel+0x2d2>
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007554:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007558:	fa93 f3a3 	rbit	r3, r3
 800755c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8007560:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007564:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8007568:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800756c:	2b00      	cmp	r3, #0
 800756e:	d101      	bne.n	8007574 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8007570:	2320      	movs	r3, #32
 8007572:	e004      	b.n	800757e <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8007574:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007578:	fab3 f383 	clz	r3, r3
 800757c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800757e:	429a      	cmp	r2, r3
 8007580:	d106      	bne.n	8007590 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	2200      	movs	r2, #0
 8007588:	2101      	movs	r1, #1
 800758a:	4618      	mov	r0, r3
 800758c:	f7ff f88a 	bl	80066a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	2102      	movs	r1, #2
 8007596:	4618      	mov	r0, r3
 8007598:	f7ff f86e 	bl	8006678 <LL_ADC_GetOffsetChannel>
 800759c:	4603      	mov	r3, r0
 800759e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d10a      	bne.n	80075bc <HAL_ADC_ConfigChannel+0x310>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	2102      	movs	r1, #2
 80075ac:	4618      	mov	r0, r3
 80075ae:	f7ff f863 	bl	8006678 <LL_ADC_GetOffsetChannel>
 80075b2:	4603      	mov	r3, r0
 80075b4:	0e9b      	lsrs	r3, r3, #26
 80075b6:	f003 021f 	and.w	r2, r3, #31
 80075ba:	e01e      	b.n	80075fa <HAL_ADC_ConfigChannel+0x34e>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2102      	movs	r1, #2
 80075c2:	4618      	mov	r0, r3
 80075c4:	f7ff f858 	bl	8006678 <LL_ADC_GetOffsetChannel>
 80075c8:	4603      	mov	r3, r0
 80075ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80075d2:	fa93 f3a3 	rbit	r3, r3
 80075d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80075da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80075de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80075e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d101      	bne.n	80075ee <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80075ea:	2320      	movs	r3, #32
 80075ec:	e004      	b.n	80075f8 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80075ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80075f2:	fab3 f383 	clz	r3, r3
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007602:	2b00      	cmp	r3, #0
 8007604:	d105      	bne.n	8007612 <HAL_ADC_ConfigChannel+0x366>
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	0e9b      	lsrs	r3, r3, #26
 800760c:	f003 031f 	and.w	r3, r3, #31
 8007610:	e014      	b.n	800763c <HAL_ADC_ConfigChannel+0x390>
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007618:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800761a:	fa93 f3a3 	rbit	r3, r3
 800761e:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8007620:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007622:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8007626:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800762a:	2b00      	cmp	r3, #0
 800762c:	d101      	bne.n	8007632 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800762e:	2320      	movs	r3, #32
 8007630:	e004      	b.n	800763c <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8007632:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007636:	fab3 f383 	clz	r3, r3
 800763a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800763c:	429a      	cmp	r2, r3
 800763e:	d106      	bne.n	800764e <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	2200      	movs	r2, #0
 8007646:	2102      	movs	r1, #2
 8007648:	4618      	mov	r0, r3
 800764a:	f7ff f82b 	bl	80066a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	2103      	movs	r1, #3
 8007654:	4618      	mov	r0, r3
 8007656:	f7ff f80f 	bl	8006678 <LL_ADC_GetOffsetChannel>
 800765a:	4603      	mov	r3, r0
 800765c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007660:	2b00      	cmp	r3, #0
 8007662:	d10a      	bne.n	800767a <HAL_ADC_ConfigChannel+0x3ce>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	2103      	movs	r1, #3
 800766a:	4618      	mov	r0, r3
 800766c:	f7ff f804 	bl	8006678 <LL_ADC_GetOffsetChannel>
 8007670:	4603      	mov	r3, r0
 8007672:	0e9b      	lsrs	r3, r3, #26
 8007674:	f003 021f 	and.w	r2, r3, #31
 8007678:	e017      	b.n	80076aa <HAL_ADC_ConfigChannel+0x3fe>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	2103      	movs	r1, #3
 8007680:	4618      	mov	r0, r3
 8007682:	f7fe fff9 	bl	8006678 <LL_ADC_GetOffsetChannel>
 8007686:	4603      	mov	r3, r0
 8007688:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800768a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800768c:	fa93 f3a3 	rbit	r3, r3
 8007690:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8007692:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007694:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8007696:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007698:	2b00      	cmp	r3, #0
 800769a:	d101      	bne.n	80076a0 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 800769c:	2320      	movs	r3, #32
 800769e:	e003      	b.n	80076a8 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80076a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076a2:	fab3 f383 	clz	r3, r3
 80076a6:	b2db      	uxtb	r3, r3
 80076a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d105      	bne.n	80076c2 <HAL_ADC_ConfigChannel+0x416>
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	0e9b      	lsrs	r3, r3, #26
 80076bc:	f003 031f 	and.w	r3, r3, #31
 80076c0:	e011      	b.n	80076e6 <HAL_ADC_ConfigChannel+0x43a>
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076ca:	fa93 f3a3 	rbit	r3, r3
 80076ce:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80076d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80076d2:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80076d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d101      	bne.n	80076de <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80076da:	2320      	movs	r3, #32
 80076dc:	e003      	b.n	80076e6 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80076de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80076e0:	fab3 f383 	clz	r3, r3
 80076e4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d106      	bne.n	80076f8 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	2200      	movs	r2, #0
 80076f0:	2103      	movs	r1, #3
 80076f2:	4618      	mov	r0, r3
 80076f4:	f7fe ffd6 	bl	80066a4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4618      	mov	r0, r3
 80076fe:	f7ff f933 	bl	8006968 <LL_ADC_IsEnabled>
 8007702:	4603      	mov	r3, r0
 8007704:	2b00      	cmp	r3, #0
 8007706:	f040 813f 	bne.w	8007988 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6818      	ldr	r0, [r3, #0]
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	6819      	ldr	r1, [r3, #0]
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	68db      	ldr	r3, [r3, #12]
 8007716:	461a      	mov	r2, r3
 8007718:	f7ff f870 	bl	80067fc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	4a8e      	ldr	r2, [pc, #568]	@ (800795c <HAL_ADC_ConfigChannel+0x6b0>)
 8007722:	4293      	cmp	r3, r2
 8007724:	f040 8130 	bne.w	8007988 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007734:	2b00      	cmp	r3, #0
 8007736:	d10b      	bne.n	8007750 <HAL_ADC_ConfigChannel+0x4a4>
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	0e9b      	lsrs	r3, r3, #26
 800773e:	3301      	adds	r3, #1
 8007740:	f003 031f 	and.w	r3, r3, #31
 8007744:	2b09      	cmp	r3, #9
 8007746:	bf94      	ite	ls
 8007748:	2301      	movls	r3, #1
 800774a:	2300      	movhi	r3, #0
 800774c:	b2db      	uxtb	r3, r3
 800774e:	e019      	b.n	8007784 <HAL_ADC_ConfigChannel+0x4d8>
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007756:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007758:	fa93 f3a3 	rbit	r3, r3
 800775c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800775e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007760:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8007762:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007764:	2b00      	cmp	r3, #0
 8007766:	d101      	bne.n	800776c <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8007768:	2320      	movs	r3, #32
 800776a:	e003      	b.n	8007774 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 800776c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800776e:	fab3 f383 	clz	r3, r3
 8007772:	b2db      	uxtb	r3, r3
 8007774:	3301      	adds	r3, #1
 8007776:	f003 031f 	and.w	r3, r3, #31
 800777a:	2b09      	cmp	r3, #9
 800777c:	bf94      	ite	ls
 800777e:	2301      	movls	r3, #1
 8007780:	2300      	movhi	r3, #0
 8007782:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007784:	2b00      	cmp	r3, #0
 8007786:	d079      	beq.n	800787c <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007790:	2b00      	cmp	r3, #0
 8007792:	d107      	bne.n	80077a4 <HAL_ADC_ConfigChannel+0x4f8>
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	0e9b      	lsrs	r3, r3, #26
 800779a:	3301      	adds	r3, #1
 800779c:	069b      	lsls	r3, r3, #26
 800779e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80077a2:	e015      	b.n	80077d0 <HAL_ADC_ConfigChannel+0x524>
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077ac:	fa93 f3a3 	rbit	r3, r3
 80077b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80077b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077b4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80077b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d101      	bne.n	80077c0 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80077bc:	2320      	movs	r3, #32
 80077be:	e003      	b.n	80077c8 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80077c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077c2:	fab3 f383 	clz	r3, r3
 80077c6:	b2db      	uxtb	r3, r3
 80077c8:	3301      	adds	r3, #1
 80077ca:	069b      	lsls	r3, r3, #26
 80077cc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d109      	bne.n	80077f0 <HAL_ADC_ConfigChannel+0x544>
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	0e9b      	lsrs	r3, r3, #26
 80077e2:	3301      	adds	r3, #1
 80077e4:	f003 031f 	and.w	r3, r3, #31
 80077e8:	2101      	movs	r1, #1
 80077ea:	fa01 f303 	lsl.w	r3, r1, r3
 80077ee:	e017      	b.n	8007820 <HAL_ADC_ConfigChannel+0x574>
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077f8:	fa93 f3a3 	rbit	r3, r3
 80077fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80077fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007800:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8007802:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007804:	2b00      	cmp	r3, #0
 8007806:	d101      	bne.n	800780c <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8007808:	2320      	movs	r3, #32
 800780a:	e003      	b.n	8007814 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 800780c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800780e:	fab3 f383 	clz	r3, r3
 8007812:	b2db      	uxtb	r3, r3
 8007814:	3301      	adds	r3, #1
 8007816:	f003 031f 	and.w	r3, r3, #31
 800781a:	2101      	movs	r1, #1
 800781c:	fa01 f303 	lsl.w	r3, r1, r3
 8007820:	ea42 0103 	orr.w	r1, r2, r3
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800782c:	2b00      	cmp	r3, #0
 800782e:	d10a      	bne.n	8007846 <HAL_ADC_ConfigChannel+0x59a>
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	0e9b      	lsrs	r3, r3, #26
 8007836:	3301      	adds	r3, #1
 8007838:	f003 021f 	and.w	r2, r3, #31
 800783c:	4613      	mov	r3, r2
 800783e:	005b      	lsls	r3, r3, #1
 8007840:	4413      	add	r3, r2
 8007842:	051b      	lsls	r3, r3, #20
 8007844:	e018      	b.n	8007878 <HAL_ADC_ConfigChannel+0x5cc>
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800784c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800784e:	fa93 f3a3 	rbit	r3, r3
 8007852:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8007854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007856:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8007858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800785a:	2b00      	cmp	r3, #0
 800785c:	d101      	bne.n	8007862 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800785e:	2320      	movs	r3, #32
 8007860:	e003      	b.n	800786a <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8007862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007864:	fab3 f383 	clz	r3, r3
 8007868:	b2db      	uxtb	r3, r3
 800786a:	3301      	adds	r3, #1
 800786c:	f003 021f 	and.w	r2, r3, #31
 8007870:	4613      	mov	r3, r2
 8007872:	005b      	lsls	r3, r3, #1
 8007874:	4413      	add	r3, r2
 8007876:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007878:	430b      	orrs	r3, r1
 800787a:	e080      	b.n	800797e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007884:	2b00      	cmp	r3, #0
 8007886:	d107      	bne.n	8007898 <HAL_ADC_ConfigChannel+0x5ec>
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	0e9b      	lsrs	r3, r3, #26
 800788e:	3301      	adds	r3, #1
 8007890:	069b      	lsls	r3, r3, #26
 8007892:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007896:	e015      	b.n	80078c4 <HAL_ADC_ConfigChannel+0x618>
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800789e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078a0:	fa93 f3a3 	rbit	r3, r3
 80078a4:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80078a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80078aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d101      	bne.n	80078b4 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80078b0:	2320      	movs	r3, #32
 80078b2:	e003      	b.n	80078bc <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80078b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078b6:	fab3 f383 	clz	r3, r3
 80078ba:	b2db      	uxtb	r3, r3
 80078bc:	3301      	adds	r3, #1
 80078be:	069b      	lsls	r3, r3, #26
 80078c0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d109      	bne.n	80078e4 <HAL_ADC_ConfigChannel+0x638>
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	0e9b      	lsrs	r3, r3, #26
 80078d6:	3301      	adds	r3, #1
 80078d8:	f003 031f 	and.w	r3, r3, #31
 80078dc:	2101      	movs	r1, #1
 80078de:	fa01 f303 	lsl.w	r3, r1, r3
 80078e2:	e017      	b.n	8007914 <HAL_ADC_ConfigChannel+0x668>
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078ea:	69fb      	ldr	r3, [r7, #28]
 80078ec:	fa93 f3a3 	rbit	r3, r3
 80078f0:	61bb      	str	r3, [r7, #24]
  return result;
 80078f2:	69bb      	ldr	r3, [r7, #24]
 80078f4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80078f6:	6a3b      	ldr	r3, [r7, #32]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d101      	bne.n	8007900 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80078fc:	2320      	movs	r3, #32
 80078fe:	e003      	b.n	8007908 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8007900:	6a3b      	ldr	r3, [r7, #32]
 8007902:	fab3 f383 	clz	r3, r3
 8007906:	b2db      	uxtb	r3, r3
 8007908:	3301      	adds	r3, #1
 800790a:	f003 031f 	and.w	r3, r3, #31
 800790e:	2101      	movs	r1, #1
 8007910:	fa01 f303 	lsl.w	r3, r1, r3
 8007914:	ea42 0103 	orr.w	r1, r2, r3
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007920:	2b00      	cmp	r3, #0
 8007922:	d10d      	bne.n	8007940 <HAL_ADC_ConfigChannel+0x694>
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	0e9b      	lsrs	r3, r3, #26
 800792a:	3301      	adds	r3, #1
 800792c:	f003 021f 	and.w	r2, r3, #31
 8007930:	4613      	mov	r3, r2
 8007932:	005b      	lsls	r3, r3, #1
 8007934:	4413      	add	r3, r2
 8007936:	3b1e      	subs	r3, #30
 8007938:	051b      	lsls	r3, r3, #20
 800793a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800793e:	e01d      	b.n	800797c <HAL_ADC_ConfigChannel+0x6d0>
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	fa93 f3a3 	rbit	r3, r3
 800794c:	60fb      	str	r3, [r7, #12]
  return result;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d103      	bne.n	8007960 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8007958:	2320      	movs	r3, #32
 800795a:	e005      	b.n	8007968 <HAL_ADC_ConfigChannel+0x6bc>
 800795c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	fab3 f383 	clz	r3, r3
 8007966:	b2db      	uxtb	r3, r3
 8007968:	3301      	adds	r3, #1
 800796a:	f003 021f 	and.w	r2, r3, #31
 800796e:	4613      	mov	r3, r2
 8007970:	005b      	lsls	r3, r3, #1
 8007972:	4413      	add	r3, r2
 8007974:	3b1e      	subs	r3, #30
 8007976:	051b      	lsls	r3, r3, #20
 8007978:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800797c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800797e:	683a      	ldr	r2, [r7, #0]
 8007980:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007982:	4619      	mov	r1, r3
 8007984:	f7fe ff0e 	bl	80067a4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	4b3d      	ldr	r3, [pc, #244]	@ (8007a84 <HAL_ADC_ConfigChannel+0x7d8>)
 800798e:	4013      	ands	r3, r2
 8007990:	2b00      	cmp	r3, #0
 8007992:	d06c      	beq.n	8007a6e <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007994:	483c      	ldr	r0, [pc, #240]	@ (8007a88 <HAL_ADC_ConfigChannel+0x7dc>)
 8007996:	f7fe fe3d 	bl	8006614 <LL_ADC_GetCommonPathInternalCh>
 800799a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a3a      	ldr	r2, [pc, #232]	@ (8007a8c <HAL_ADC_ConfigChannel+0x7e0>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d127      	bne.n	80079f8 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80079a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80079ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d121      	bne.n	80079f8 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a35      	ldr	r2, [pc, #212]	@ (8007a90 <HAL_ADC_ConfigChannel+0x7e4>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d157      	bne.n	8007a6e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80079be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80079c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80079c6:	4619      	mov	r1, r3
 80079c8:	482f      	ldr	r0, [pc, #188]	@ (8007a88 <HAL_ADC_ConfigChannel+0x7dc>)
 80079ca:	f7fe fe10 	bl	80065ee <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80079ce:	4b31      	ldr	r3, [pc, #196]	@ (8007a94 <HAL_ADC_ConfigChannel+0x7e8>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	099b      	lsrs	r3, r3, #6
 80079d4:	4a30      	ldr	r2, [pc, #192]	@ (8007a98 <HAL_ADC_ConfigChannel+0x7ec>)
 80079d6:	fba2 2303 	umull	r2, r3, r2, r3
 80079da:	099b      	lsrs	r3, r3, #6
 80079dc:	1c5a      	adds	r2, r3, #1
 80079de:	4613      	mov	r3, r2
 80079e0:	005b      	lsls	r3, r3, #1
 80079e2:	4413      	add	r3, r2
 80079e4:	009b      	lsls	r3, r3, #2
 80079e6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80079e8:	e002      	b.n	80079f0 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	3b01      	subs	r3, #1
 80079ee:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d1f9      	bne.n	80079ea <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80079f6:	e03a      	b.n	8007a6e <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a27      	ldr	r2, [pc, #156]	@ (8007a9c <HAL_ADC_ConfigChannel+0x7f0>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d113      	bne.n	8007a2a <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007a02:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d10d      	bne.n	8007a2a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a1f      	ldr	r2, [pc, #124]	@ (8007a90 <HAL_ADC_ConfigChannel+0x7e4>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d12a      	bne.n	8007a6e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007a18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007a20:	4619      	mov	r1, r3
 8007a22:	4819      	ldr	r0, [pc, #100]	@ (8007a88 <HAL_ADC_ConfigChannel+0x7dc>)
 8007a24:	f7fe fde3 	bl	80065ee <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007a28:	e021      	b.n	8007a6e <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a1c      	ldr	r2, [pc, #112]	@ (8007aa0 <HAL_ADC_ConfigChannel+0x7f4>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d11c      	bne.n	8007a6e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007a34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d116      	bne.n	8007a6e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4a12      	ldr	r2, [pc, #72]	@ (8007a90 <HAL_ADC_ConfigChannel+0x7e4>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d111      	bne.n	8007a6e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007a4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a4e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007a52:	4619      	mov	r1, r3
 8007a54:	480c      	ldr	r0, [pc, #48]	@ (8007a88 <HAL_ADC_ConfigChannel+0x7dc>)
 8007a56:	f7fe fdca 	bl	80065ee <LL_ADC_SetCommonPathInternalCh>
 8007a5a:	e008      	b.n	8007a6e <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a60:	f043 0220 	orr.w	r2, r3, #32
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2200      	movs	r2, #0
 8007a72:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8007a76:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	37d8      	adds	r7, #216	@ 0xd8
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}
 8007a82:	bf00      	nop
 8007a84:	80080000 	.word	0x80080000
 8007a88:	50040300 	.word	0x50040300
 8007a8c:	c7520000 	.word	0xc7520000
 8007a90:	50040000 	.word	0x50040000
 8007a94:	20000298 	.word	0x20000298
 8007a98:	053e2d63 	.word	0x053e2d63
 8007a9c:	cb840000 	.word	0xcb840000
 8007aa0:	80000001 	.word	0x80000001

08007aa4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007aac:	2300      	movs	r3, #0
 8007aae:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f7fe ff57 	bl	8006968 <LL_ADC_IsEnabled>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d169      	bne.n	8007b94 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	689a      	ldr	r2, [r3, #8]
 8007ac6:	4b36      	ldr	r3, [pc, #216]	@ (8007ba0 <ADC_Enable+0xfc>)
 8007ac8:	4013      	ands	r3, r2
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d00d      	beq.n	8007aea <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ad2:	f043 0210 	orr.w	r2, r3, #16
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ade:	f043 0201 	orr.w	r2, r3, #1
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	e055      	b.n	8007b96 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4618      	mov	r0, r3
 8007af0:	f7fe ff12 	bl	8006918 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007af4:	482b      	ldr	r0, [pc, #172]	@ (8007ba4 <ADC_Enable+0x100>)
 8007af6:	f7fe fd8d 	bl	8006614 <LL_ADC_GetCommonPathInternalCh>
 8007afa:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007afc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d013      	beq.n	8007b2c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007b04:	4b28      	ldr	r3, [pc, #160]	@ (8007ba8 <ADC_Enable+0x104>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	099b      	lsrs	r3, r3, #6
 8007b0a:	4a28      	ldr	r2, [pc, #160]	@ (8007bac <ADC_Enable+0x108>)
 8007b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8007b10:	099b      	lsrs	r3, r3, #6
 8007b12:	1c5a      	adds	r2, r3, #1
 8007b14:	4613      	mov	r3, r2
 8007b16:	005b      	lsls	r3, r3, #1
 8007b18:	4413      	add	r3, r2
 8007b1a:	009b      	lsls	r3, r3, #2
 8007b1c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007b1e:	e002      	b.n	8007b26 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	3b01      	subs	r3, #1
 8007b24:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1f9      	bne.n	8007b20 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007b2c:	f7fe fd1c 	bl	8006568 <HAL_GetTick>
 8007b30:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007b32:	e028      	b.n	8007b86 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7fe ff15 	bl	8006968 <LL_ADC_IsEnabled>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d104      	bne.n	8007b4e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	4618      	mov	r0, r3
 8007b4a:	f7fe fee5 	bl	8006918 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007b4e:	f7fe fd0b 	bl	8006568 <HAL_GetTick>
 8007b52:	4602      	mov	r2, r0
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	1ad3      	subs	r3, r2, r3
 8007b58:	2b02      	cmp	r3, #2
 8007b5a:	d914      	bls.n	8007b86 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f003 0301 	and.w	r3, r3, #1
 8007b66:	2b01      	cmp	r3, #1
 8007b68:	d00d      	beq.n	8007b86 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b6e:	f043 0210 	orr.w	r2, r3, #16
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b7a:	f043 0201 	orr.w	r2, r3, #1
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8007b82:	2301      	movs	r3, #1
 8007b84:	e007      	b.n	8007b96 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f003 0301 	and.w	r3, r3, #1
 8007b90:	2b01      	cmp	r3, #1
 8007b92:	d1cf      	bne.n	8007b34 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007b94:	2300      	movs	r3, #0
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3710      	adds	r7, #16
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop
 8007ba0:	8000003f 	.word	0x8000003f
 8007ba4:	50040300 	.word	0x50040300
 8007ba8:	20000298 	.word	0x20000298
 8007bac:	053e2d63 	.word	0x053e2d63

08007bb0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f7fe fee6 	bl	800698e <LL_ADC_IsDisableOngoing>
 8007bc2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f7fe fecd 	bl	8006968 <LL_ADC_IsEnabled>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d047      	beq.n	8007c64 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d144      	bne.n	8007c64 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	f003 030d 	and.w	r3, r3, #13
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d10c      	bne.n	8007c02 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4618      	mov	r0, r3
 8007bee:	f7fe fea7 	bl	8006940 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	2203      	movs	r2, #3
 8007bf8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007bfa:	f7fe fcb5 	bl	8006568 <HAL_GetTick>
 8007bfe:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007c00:	e029      	b.n	8007c56 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c06:	f043 0210 	orr.w	r2, r3, #16
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c12:	f043 0201 	orr.w	r2, r3, #1
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	e023      	b.n	8007c66 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007c1e:	f7fe fca3 	bl	8006568 <HAL_GetTick>
 8007c22:	4602      	mov	r2, r0
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	1ad3      	subs	r3, r2, r3
 8007c28:	2b02      	cmp	r3, #2
 8007c2a:	d914      	bls.n	8007c56 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	689b      	ldr	r3, [r3, #8]
 8007c32:	f003 0301 	and.w	r3, r3, #1
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d00d      	beq.n	8007c56 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c3e:	f043 0210 	orr.w	r2, r3, #16
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c4a:	f043 0201 	orr.w	r2, r3, #1
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	e007      	b.n	8007c66 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	f003 0301 	and.w	r3, r3, #1
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d1dc      	bne.n	8007c1e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}

08007c6e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007c6e:	b580      	push	{r7, lr}
 8007c70:	b084      	sub	sp, #16
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c7a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c80:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d14b      	bne.n	8007d20 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c8c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f003 0308 	and.w	r3, r3, #8
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d021      	beq.n	8007ce6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	f7fe fd2a 	bl	8006700 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d032      	beq.n	8007d18 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	68db      	ldr	r3, [r3, #12]
 8007cb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d12b      	bne.n	8007d18 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cc4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cd0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d11f      	bne.n	8007d18 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cdc:	f043 0201 	orr.w	r2, r3, #1
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	659a      	str	r2, [r3, #88]	@ 0x58
 8007ce4:	e018      	b.n	8007d18 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	f003 0302 	and.w	r3, r3, #2
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d111      	bne.n	8007d18 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cf8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d105      	bne.n	8007d18 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d10:	f043 0201 	orr.w	r2, r3, #1
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007d18:	68f8      	ldr	r0, [r7, #12]
 8007d1a:	f7ff fa9f 	bl	800725c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8007d1e:	e00e      	b.n	8007d3e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d24:	f003 0310 	and.w	r3, r3, #16
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d003      	beq.n	8007d34 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8007d2c:	68f8      	ldr	r0, [r7, #12]
 8007d2e:	f7ff fab3 	bl	8007298 <HAL_ADC_ErrorCallback>
}
 8007d32:	e004      	b.n	8007d3e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	4798      	blx	r3
}
 8007d3e:	bf00      	nop
 8007d40:	3710      	adds	r7, #16
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}

08007d46 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8007d46:	b580      	push	{r7, lr}
 8007d48:	b084      	sub	sp, #16
 8007d4a:	af00      	add	r7, sp, #0
 8007d4c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d52:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007d54:	68f8      	ldr	r0, [r7, #12]
 8007d56:	f7ff fa8b 	bl	8007270 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007d5a:	bf00      	nop
 8007d5c:	3710      	adds	r7, #16
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d62:	b580      	push	{r7, lr}
 8007d64:	b084      	sub	sp, #16
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d6e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d74:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d80:	f043 0204 	orr.w	r2, r3, #4
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007d88:	68f8      	ldr	r0, [r7, #12]
 8007d8a:	f7ff fa85 	bl	8007298 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007d8e:	bf00      	nop
 8007d90:	3710      	adds	r7, #16
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}

08007d96 <LL_ADC_IsEnabled>:
{
 8007d96:	b480      	push	{r7}
 8007d98:	b083      	sub	sp, #12
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	f003 0301 	and.w	r3, r3, #1
 8007da6:	2b01      	cmp	r3, #1
 8007da8:	d101      	bne.n	8007dae <LL_ADC_IsEnabled+0x18>
 8007daa:	2301      	movs	r3, #1
 8007dac:	e000      	b.n	8007db0 <LL_ADC_IsEnabled+0x1a>
 8007dae:	2300      	movs	r3, #0
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <LL_ADC_StartCalibration>:
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
 8007dc4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8007dce:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007dd2:	683a      	ldr	r2, [r7, #0]
 8007dd4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	609a      	str	r2, [r3, #8]
}
 8007de2:	bf00      	nop
 8007de4:	370c      	adds	r7, #12
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr

08007dee <LL_ADC_IsCalibrationOnGoing>:
{
 8007dee:	b480      	push	{r7}
 8007df0:	b083      	sub	sp, #12
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007dfe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e02:	d101      	bne.n	8007e08 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8007e04:	2301      	movs	r3, #1
 8007e06:	e000      	b.n	8007e0a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007e08:	2300      	movs	r3, #0
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	370c      	adds	r7, #12
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e14:	4770      	bx	lr

08007e16 <LL_ADC_REG_IsConversionOngoing>:
{
 8007e16:	b480      	push	{r7}
 8007e18:	b083      	sub	sp, #12
 8007e1a:	af00      	add	r7, sp, #0
 8007e1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	f003 0304 	and.w	r3, r3, #4
 8007e26:	2b04      	cmp	r3, #4
 8007e28:	d101      	bne.n	8007e2e <LL_ADC_REG_IsConversionOngoing+0x18>
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e000      	b.n	8007e30 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007e2e:	2300      	movs	r3, #0
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	370c      	adds	r7, #12
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr

08007e3c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b084      	sub	sp, #16
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
 8007e44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007e46:	2300      	movs	r3, #0
 8007e48:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d101      	bne.n	8007e58 <HAL_ADCEx_Calibration_Start+0x1c>
 8007e54:	2302      	movs	r3, #2
 8007e56:	e04d      	b.n	8007ef4 <HAL_ADCEx_Calibration_Start+0xb8>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f7ff fea5 	bl	8007bb0 <ADC_Disable>
 8007e66:	4603      	mov	r3, r0
 8007e68:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007e6a:	7bfb      	ldrb	r3, [r7, #15]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d136      	bne.n	8007ede <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e74:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007e78:	f023 0302 	bic.w	r3, r3, #2
 8007e7c:	f043 0202 	orr.w	r2, r3, #2
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	6839      	ldr	r1, [r7, #0]
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f7ff ff96 	bl	8007dbc <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007e90:	e014      	b.n	8007ebc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	3301      	adds	r3, #1
 8007e96:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8007e9e:	d30d      	bcc.n	8007ebc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ea4:	f023 0312 	bic.w	r3, r3, #18
 8007ea8:	f043 0210 	orr.w	r2, r3, #16
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8007eb8:	2301      	movs	r3, #1
 8007eba:	e01b      	b.n	8007ef4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f7ff ff94 	bl	8007dee <LL_ADC_IsCalibrationOnGoing>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d1e2      	bne.n	8007e92 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ed0:	f023 0303 	bic.w	r3, r3, #3
 8007ed4:	f043 0201 	orr.w	r2, r3, #1
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	659a      	str	r2, [r3, #88]	@ 0x58
 8007edc:	e005      	b.n	8007eea <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ee2:	f043 0210 	orr.w	r2, r3, #16
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2200      	movs	r2, #0
 8007eee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8007ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3710      	adds	r7, #16
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}

08007efc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b083      	sub	sp, #12
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8007f04:	bf00      	nop
 8007f06:	370c      	adds	r7, #12
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0e:	4770      	bx	lr

08007f10 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8007f18:	bf00      	nop
 8007f1a:	370c      	adds	r7, #12
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b083      	sub	sp, #12
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8007f2c:	bf00      	nop
 8007f2e:	370c      	adds	r7, #12
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr

08007f38 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b083      	sub	sp, #12
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8007f40:	bf00      	nop
 8007f42:	370c      	adds	r7, #12
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr

08007f4c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8007f54:	bf00      	nop
 8007f56:	370c      	adds	r7, #12
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr

08007f60 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8007f60:	b590      	push	{r4, r7, lr}
 8007f62:	b0a1      	sub	sp, #132	@ 0x84
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8007f76:	2b01      	cmp	r3, #1
 8007f78:	d101      	bne.n	8007f7e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007f7a:	2302      	movs	r3, #2
 8007f7c:	e089      	b.n	8008092 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2201      	movs	r2, #1
 8007f82:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8007f86:	2300      	movs	r3, #0
 8007f88:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4a42      	ldr	r2, [pc, #264]	@ (800809c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d102      	bne.n	8007f9e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007f98:	4b41      	ldr	r3, [pc, #260]	@ (80080a0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007f9a:	60fb      	str	r3, [r7, #12]
 8007f9c:	e001      	b.n	8007fa2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d10b      	bne.n	8007fc0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fac:	f043 0220 	orr.w	r2, r3, #32
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e068      	b.n	8008092 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f7ff ff27 	bl	8007e16 <LL_ADC_REG_IsConversionOngoing>
 8007fc8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	4618      	mov	r0, r3
 8007fd0:	f7ff ff21 	bl	8007e16 <LL_ADC_REG_IsConversionOngoing>
 8007fd4:	4603      	mov	r3, r0
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d14a      	bne.n	8008070 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007fda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d147      	bne.n	8008070 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007fe0:	4b30      	ldr	r3, [pc, #192]	@ (80080a4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8007fe2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d027      	beq.n	800803c <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007fec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007fee:	689b      	ldr	r3, [r3, #8]
 8007ff0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	6859      	ldr	r1, [r3, #4]
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007ffe:	035b      	lsls	r3, r3, #13
 8008000:	430b      	orrs	r3, r1
 8008002:	431a      	orrs	r2, r3
 8008004:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008006:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008008:	4824      	ldr	r0, [pc, #144]	@ (800809c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800800a:	f7ff fec4 	bl	8007d96 <LL_ADC_IsEnabled>
 800800e:	4604      	mov	r4, r0
 8008010:	4823      	ldr	r0, [pc, #140]	@ (80080a0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8008012:	f7ff fec0 	bl	8007d96 <LL_ADC_IsEnabled>
 8008016:	4603      	mov	r3, r0
 8008018:	4323      	orrs	r3, r4
 800801a:	2b00      	cmp	r3, #0
 800801c:	d132      	bne.n	8008084 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800801e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008020:	689b      	ldr	r3, [r3, #8]
 8008022:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8008026:	f023 030f 	bic.w	r3, r3, #15
 800802a:	683a      	ldr	r2, [r7, #0]
 800802c:	6811      	ldr	r1, [r2, #0]
 800802e:	683a      	ldr	r2, [r7, #0]
 8008030:	6892      	ldr	r2, [r2, #8]
 8008032:	430a      	orrs	r2, r1
 8008034:	431a      	orrs	r2, r3
 8008036:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008038:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800803a:	e023      	b.n	8008084 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800803c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800803e:	689b      	ldr	r3, [r3, #8]
 8008040:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008044:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008046:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008048:	4814      	ldr	r0, [pc, #80]	@ (800809c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800804a:	f7ff fea4 	bl	8007d96 <LL_ADC_IsEnabled>
 800804e:	4604      	mov	r4, r0
 8008050:	4813      	ldr	r0, [pc, #76]	@ (80080a0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8008052:	f7ff fea0 	bl	8007d96 <LL_ADC_IsEnabled>
 8008056:	4603      	mov	r3, r0
 8008058:	4323      	orrs	r3, r4
 800805a:	2b00      	cmp	r3, #0
 800805c:	d112      	bne.n	8008084 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800805e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008060:	689b      	ldr	r3, [r3, #8]
 8008062:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8008066:	f023 030f 	bic.w	r3, r3, #15
 800806a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800806c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800806e:	e009      	b.n	8008084 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008074:	f043 0220 	orr.w	r2, r3, #32
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800807c:	2301      	movs	r3, #1
 800807e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8008082:	e000      	b.n	8008086 <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8008084:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2200      	movs	r2, #0
 800808a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800808e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8008092:	4618      	mov	r0, r3
 8008094:	3784      	adds	r7, #132	@ 0x84
 8008096:	46bd      	mov	sp, r7
 8008098:	bd90      	pop	{r4, r7, pc}
 800809a:	bf00      	nop
 800809c:	50040000 	.word	0x50040000
 80080a0:	50040100 	.word	0x50040100
 80080a4:	50040300 	.word	0x50040300

080080a8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b084      	sub	sp, #16
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d101      	bne.n	80080ba <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80080b6:	2301      	movs	r3, #1
 80080b8:	e0ed      	b.n	8008296 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80080c0:	b2db      	uxtb	r3, r3
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d102      	bne.n	80080cc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f7fd ff08 	bl	8005edc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f042 0201 	orr.w	r2, r2, #1
 80080da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80080dc:	f7fe fa44 	bl	8006568 <HAL_GetTick>
 80080e0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80080e2:	e012      	b.n	800810a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80080e4:	f7fe fa40 	bl	8006568 <HAL_GetTick>
 80080e8:	4602      	mov	r2, r0
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	1ad3      	subs	r3, r2, r3
 80080ee:	2b0a      	cmp	r3, #10
 80080f0:	d90b      	bls.n	800810a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080f6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2205      	movs	r2, #5
 8008102:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	e0c5      	b.n	8008296 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	f003 0301 	and.w	r3, r3, #1
 8008114:	2b00      	cmp	r3, #0
 8008116:	d0e5      	beq.n	80080e4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	681a      	ldr	r2, [r3, #0]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f022 0202 	bic.w	r2, r2, #2
 8008126:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008128:	f7fe fa1e 	bl	8006568 <HAL_GetTick>
 800812c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800812e:	e012      	b.n	8008156 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008130:	f7fe fa1a 	bl	8006568 <HAL_GetTick>
 8008134:	4602      	mov	r2, r0
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	1ad3      	subs	r3, r2, r3
 800813a:	2b0a      	cmp	r3, #10
 800813c:	d90b      	bls.n	8008156 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008142:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2205      	movs	r2, #5
 800814e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008152:	2301      	movs	r3, #1
 8008154:	e09f      	b.n	8008296 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	685b      	ldr	r3, [r3, #4]
 800815c:	f003 0302 	and.w	r3, r3, #2
 8008160:	2b00      	cmp	r3, #0
 8008162:	d1e5      	bne.n	8008130 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	7e1b      	ldrb	r3, [r3, #24]
 8008168:	2b01      	cmp	r3, #1
 800816a:	d108      	bne.n	800817e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	681a      	ldr	r2, [r3, #0]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800817a:	601a      	str	r2, [r3, #0]
 800817c:	e007      	b.n	800818e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681a      	ldr	r2, [r3, #0]
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800818c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	7e5b      	ldrb	r3, [r3, #25]
 8008192:	2b01      	cmp	r3, #1
 8008194:	d108      	bne.n	80081a8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	681a      	ldr	r2, [r3, #0]
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80081a4:	601a      	str	r2, [r3, #0]
 80081a6:	e007      	b.n	80081b8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	681a      	ldr	r2, [r3, #0]
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80081b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	7e9b      	ldrb	r3, [r3, #26]
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d108      	bne.n	80081d2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	681a      	ldr	r2, [r3, #0]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f042 0220 	orr.w	r2, r2, #32
 80081ce:	601a      	str	r2, [r3, #0]
 80081d0:	e007      	b.n	80081e2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	681a      	ldr	r2, [r3, #0]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f022 0220 	bic.w	r2, r2, #32
 80081e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	7edb      	ldrb	r3, [r3, #27]
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d108      	bne.n	80081fc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	681a      	ldr	r2, [r3, #0]
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f022 0210 	bic.w	r2, r2, #16
 80081f8:	601a      	str	r2, [r3, #0]
 80081fa:	e007      	b.n	800820c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	681a      	ldr	r2, [r3, #0]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f042 0210 	orr.w	r2, r2, #16
 800820a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	7f1b      	ldrb	r3, [r3, #28]
 8008210:	2b01      	cmp	r3, #1
 8008212:	d108      	bne.n	8008226 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	681a      	ldr	r2, [r3, #0]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f042 0208 	orr.w	r2, r2, #8
 8008222:	601a      	str	r2, [r3, #0]
 8008224:	e007      	b.n	8008236 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f022 0208 	bic.w	r2, r2, #8
 8008234:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	7f5b      	ldrb	r3, [r3, #29]
 800823a:	2b01      	cmp	r3, #1
 800823c:	d108      	bne.n	8008250 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	681a      	ldr	r2, [r3, #0]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f042 0204 	orr.w	r2, r2, #4
 800824c:	601a      	str	r2, [r3, #0]
 800824e:	e007      	b.n	8008260 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f022 0204 	bic.w	r2, r2, #4
 800825e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	689a      	ldr	r2, [r3, #8]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	68db      	ldr	r3, [r3, #12]
 8008268:	431a      	orrs	r2, r3
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	691b      	ldr	r3, [r3, #16]
 800826e:	431a      	orrs	r2, r3
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	695b      	ldr	r3, [r3, #20]
 8008274:	ea42 0103 	orr.w	r1, r2, r3
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	1e5a      	subs	r2, r3, #1
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	430a      	orrs	r2, r1
 8008284:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2200      	movs	r2, #0
 800828a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8008294:	2300      	movs	r3, #0
}
 8008296:	4618      	mov	r0, r3
 8008298:	3710      	adds	r7, #16
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}

0800829e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800829e:	b480      	push	{r7}
 80082a0:	b087      	sub	sp, #28
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	6078      	str	r0, [r7, #4]
 80082a6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80082b4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80082b6:	7cfb      	ldrb	r3, [r7, #19]
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d003      	beq.n	80082c4 <HAL_CAN_ConfigFilter+0x26>
 80082bc:	7cfb      	ldrb	r3, [r7, #19]
 80082be:	2b02      	cmp	r3, #2
 80082c0:	f040 80aa 	bne.w	8008418 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80082ca:	f043 0201 	orr.w	r2, r3, #1
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	695b      	ldr	r3, [r3, #20]
 80082d8:	f003 031f 	and.w	r3, r3, #31
 80082dc:	2201      	movs	r2, #1
 80082de:	fa02 f303 	lsl.w	r3, r2, r3
 80082e2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	43db      	mvns	r3, r3
 80082ee:	401a      	ands	r2, r3
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	69db      	ldr	r3, [r3, #28]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d123      	bne.n	8008346 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	43db      	mvns	r3, r3
 8008308:	401a      	ands	r2, r3
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	68db      	ldr	r3, [r3, #12]
 8008314:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	685b      	ldr	r3, [r3, #4]
 800831a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800831c:	683a      	ldr	r2, [r7, #0]
 800831e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8008320:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	3248      	adds	r2, #72	@ 0x48
 8008326:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800833a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800833c:	6979      	ldr	r1, [r7, #20]
 800833e:	3348      	adds	r3, #72	@ 0x48
 8008340:	00db      	lsls	r3, r3, #3
 8008342:	440b      	add	r3, r1
 8008344:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	69db      	ldr	r3, [r3, #28]
 800834a:	2b01      	cmp	r3, #1
 800834c:	d122      	bne.n	8008394 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	431a      	orrs	r2, r3
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800836a:	683a      	ldr	r2, [r7, #0]
 800836c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800836e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	3248      	adds	r2, #72	@ 0x48
 8008374:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	689b      	ldr	r3, [r3, #8]
 800837c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	68db      	ldr	r3, [r3, #12]
 8008382:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8008388:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800838a:	6979      	ldr	r1, [r7, #20]
 800838c:	3348      	adds	r3, #72	@ 0x48
 800838e:	00db      	lsls	r3, r3, #3
 8008390:	440b      	add	r3, r1
 8008392:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	699b      	ldr	r3, [r3, #24]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d109      	bne.n	80083b0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	43db      	mvns	r3, r3
 80083a6:	401a      	ands	r2, r3
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80083ae:	e007      	b.n	80083c0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80083b0:	697b      	ldr	r3, [r7, #20]
 80083b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	431a      	orrs	r2, r3
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	691b      	ldr	r3, [r3, #16]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d109      	bne.n	80083dc <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80083c8:	697b      	ldr	r3, [r7, #20]
 80083ca:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	43db      	mvns	r3, r3
 80083d2:	401a      	ands	r2, r3
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80083da:	e007      	b.n	80083ec <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	431a      	orrs	r2, r3
 80083e6:	697b      	ldr	r3, [r7, #20]
 80083e8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	6a1b      	ldr	r3, [r3, #32]
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d107      	bne.n	8008404 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80083f4:	697b      	ldr	r3, [r7, #20]
 80083f6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	431a      	orrs	r2, r3
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800840a:	f023 0201 	bic.w	r2, r3, #1
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8008414:	2300      	movs	r3, #0
 8008416:	e006      	b.n	8008426 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800841c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8008424:	2301      	movs	r3, #1
  }
}
 8008426:	4618      	mov	r0, r3
 8008428:	371c      	adds	r7, #28
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr

08008432 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8008432:	b580      	push	{r7, lr}
 8008434:	b084      	sub	sp, #16
 8008436:	af00      	add	r7, sp, #0
 8008438:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008440:	b2db      	uxtb	r3, r3
 8008442:	2b01      	cmp	r3, #1
 8008444:	d12e      	bne.n	80084a4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2202      	movs	r2, #2
 800844a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f022 0201 	bic.w	r2, r2, #1
 800845c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800845e:	f7fe f883 	bl	8006568 <HAL_GetTick>
 8008462:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8008464:	e012      	b.n	800848c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008466:	f7fe f87f 	bl	8006568 <HAL_GetTick>
 800846a:	4602      	mov	r2, r0
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	1ad3      	subs	r3, r2, r3
 8008470:	2b0a      	cmp	r3, #10
 8008472:	d90b      	bls.n	800848c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008478:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2205      	movs	r2, #5
 8008484:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8008488:	2301      	movs	r3, #1
 800848a:	e012      	b.n	80084b2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	f003 0301 	and.w	r3, r3, #1
 8008496:	2b00      	cmp	r3, #0
 8008498:	d1e5      	bne.n	8008466 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2200      	movs	r2, #0
 800849e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80084a0:	2300      	movs	r3, #0
 80084a2:	e006      	b.n	80084b2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084a8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80084b0:	2301      	movs	r3, #1
  }
}
 80084b2:	4618      	mov	r0, r3
 80084b4:	3710      	adds	r7, #16
 80084b6:	46bd      	mov	sp, r7
 80084b8:	bd80      	pop	{r7, pc}

080084ba <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80084ba:	b480      	push	{r7}
 80084bc:	b089      	sub	sp, #36	@ 0x24
 80084be:	af00      	add	r7, sp, #0
 80084c0:	60f8      	str	r0, [r7, #12]
 80084c2:	60b9      	str	r1, [r7, #8]
 80084c4:	607a      	str	r2, [r7, #4]
 80084c6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80084ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	689b      	ldr	r3, [r3, #8]
 80084d6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80084d8:	7ffb      	ldrb	r3, [r7, #31]
 80084da:	2b01      	cmp	r3, #1
 80084dc:	d003      	beq.n	80084e6 <HAL_CAN_AddTxMessage+0x2c>
 80084de:	7ffb      	ldrb	r3, [r7, #31]
 80084e0:	2b02      	cmp	r3, #2
 80084e2:	f040 80ad 	bne.w	8008640 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80084e6:	69bb      	ldr	r3, [r7, #24]
 80084e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d10a      	bne.n	8008506 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80084f0:	69bb      	ldr	r3, [r7, #24]
 80084f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d105      	bne.n	8008506 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80084fa:	69bb      	ldr	r3, [r7, #24]
 80084fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8008500:	2b00      	cmp	r3, #0
 8008502:	f000 8095 	beq.w	8008630 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8008506:	69bb      	ldr	r3, [r7, #24]
 8008508:	0e1b      	lsrs	r3, r3, #24
 800850a:	f003 0303 	and.w	r3, r3, #3
 800850e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8008510:	2201      	movs	r2, #1
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	409a      	lsls	r2, r3
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d10d      	bne.n	800853e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800852c:	68f9      	ldr	r1, [r7, #12]
 800852e:	6809      	ldr	r1, [r1, #0]
 8008530:	431a      	orrs	r2, r3
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	3318      	adds	r3, #24
 8008536:	011b      	lsls	r3, r3, #4
 8008538:	440b      	add	r3, r1
 800853a:	601a      	str	r2, [r3, #0]
 800853c:	e00f      	b.n	800855e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8008548:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800854e:	68f9      	ldr	r1, [r7, #12]
 8008550:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8008552:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	3318      	adds	r3, #24
 8008558:	011b      	lsls	r3, r3, #4
 800855a:	440b      	add	r3, r1
 800855c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6819      	ldr	r1, [r3, #0]
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	691a      	ldr	r2, [r3, #16]
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	3318      	adds	r3, #24
 800856a:	011b      	lsls	r3, r3, #4
 800856c:	440b      	add	r3, r1
 800856e:	3304      	adds	r3, #4
 8008570:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	7d1b      	ldrb	r3, [r3, #20]
 8008576:	2b01      	cmp	r3, #1
 8008578:	d111      	bne.n	800859e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	3318      	adds	r3, #24
 8008582:	011b      	lsls	r3, r3, #4
 8008584:	4413      	add	r3, r2
 8008586:	3304      	adds	r3, #4
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	68fa      	ldr	r2, [r7, #12]
 800858c:	6811      	ldr	r1, [r2, #0]
 800858e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	3318      	adds	r3, #24
 8008596:	011b      	lsls	r3, r3, #4
 8008598:	440b      	add	r3, r1
 800859a:	3304      	adds	r3, #4
 800859c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	3307      	adds	r3, #7
 80085a2:	781b      	ldrb	r3, [r3, #0]
 80085a4:	061a      	lsls	r2, r3, #24
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	3306      	adds	r3, #6
 80085aa:	781b      	ldrb	r3, [r3, #0]
 80085ac:	041b      	lsls	r3, r3, #16
 80085ae:	431a      	orrs	r2, r3
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	3305      	adds	r3, #5
 80085b4:	781b      	ldrb	r3, [r3, #0]
 80085b6:	021b      	lsls	r3, r3, #8
 80085b8:	4313      	orrs	r3, r2
 80085ba:	687a      	ldr	r2, [r7, #4]
 80085bc:	3204      	adds	r2, #4
 80085be:	7812      	ldrb	r2, [r2, #0]
 80085c0:	4610      	mov	r0, r2
 80085c2:	68fa      	ldr	r2, [r7, #12]
 80085c4:	6811      	ldr	r1, [r2, #0]
 80085c6:	ea43 0200 	orr.w	r2, r3, r0
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	011b      	lsls	r3, r3, #4
 80085ce:	440b      	add	r3, r1
 80085d0:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80085d4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	3303      	adds	r3, #3
 80085da:	781b      	ldrb	r3, [r3, #0]
 80085dc:	061a      	lsls	r2, r3, #24
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	3302      	adds	r3, #2
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	041b      	lsls	r3, r3, #16
 80085e6:	431a      	orrs	r2, r3
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	3301      	adds	r3, #1
 80085ec:	781b      	ldrb	r3, [r3, #0]
 80085ee:	021b      	lsls	r3, r3, #8
 80085f0:	4313      	orrs	r3, r2
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	7812      	ldrb	r2, [r2, #0]
 80085f6:	4610      	mov	r0, r2
 80085f8:	68fa      	ldr	r2, [r7, #12]
 80085fa:	6811      	ldr	r1, [r2, #0]
 80085fc:	ea43 0200 	orr.w	r2, r3, r0
 8008600:	697b      	ldr	r3, [r7, #20]
 8008602:	011b      	lsls	r3, r3, #4
 8008604:	440b      	add	r3, r1
 8008606:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800860a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681a      	ldr	r2, [r3, #0]
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	3318      	adds	r3, #24
 8008614:	011b      	lsls	r3, r3, #4
 8008616:	4413      	add	r3, r2
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	6811      	ldr	r1, [r2, #0]
 800861e:	f043 0201 	orr.w	r2, r3, #1
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	3318      	adds	r3, #24
 8008626:	011b      	lsls	r3, r3, #4
 8008628:	440b      	add	r3, r1
 800862a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800862c:	2300      	movs	r3, #0
 800862e:	e00e      	b.n	800864e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008634:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800863c:	2301      	movs	r3, #1
 800863e:	e006      	b.n	800864e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008644:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800864c:	2301      	movs	r3, #1
  }
}
 800864e:	4618      	mov	r0, r3
 8008650:	3724      	adds	r7, #36	@ 0x24
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr

0800865a <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800865a:	b480      	push	{r7}
 800865c:	b087      	sub	sp, #28
 800865e:	af00      	add	r7, sp, #0
 8008660:	60f8      	str	r0, [r7, #12]
 8008662:	60b9      	str	r1, [r7, #8]
 8008664:	607a      	str	r2, [r7, #4]
 8008666:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800866e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8008670:	7dfb      	ldrb	r3, [r7, #23]
 8008672:	2b01      	cmp	r3, #1
 8008674:	d003      	beq.n	800867e <HAL_CAN_GetRxMessage+0x24>
 8008676:	7dfb      	ldrb	r3, [r7, #23]
 8008678:	2b02      	cmp	r3, #2
 800867a:	f040 8103 	bne.w	8008884 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d10e      	bne.n	80086a2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	f003 0303 	and.w	r3, r3, #3
 800868e:	2b00      	cmp	r3, #0
 8008690:	d116      	bne.n	80086c0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008696:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800869e:	2301      	movs	r3, #1
 80086a0:	e0f7      	b.n	8008892 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	691b      	ldr	r3, [r3, #16]
 80086a8:	f003 0303 	and.w	r3, r3, #3
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d107      	bne.n	80086c0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086b4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80086bc:	2301      	movs	r3, #1
 80086be:	e0e8      	b.n	8008892 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681a      	ldr	r2, [r3, #0]
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	331b      	adds	r3, #27
 80086c8:	011b      	lsls	r3, r3, #4
 80086ca:	4413      	add	r3, r2
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f003 0204 	and.w	r2, r3, #4
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d10c      	bne.n	80086f8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	331b      	adds	r3, #27
 80086e6:	011b      	lsls	r3, r3, #4
 80086e8:	4413      	add	r3, r2
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	0d5b      	lsrs	r3, r3, #21
 80086ee:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	601a      	str	r2, [r3, #0]
 80086f6:	e00b      	b.n	8008710 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	331b      	adds	r3, #27
 8008700:	011b      	lsls	r3, r3, #4
 8008702:	4413      	add	r3, r2
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	08db      	lsrs	r3, r3, #3
 8008708:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681a      	ldr	r2, [r3, #0]
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	331b      	adds	r3, #27
 8008718:	011b      	lsls	r3, r3, #4
 800871a:	4413      	add	r3, r2
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f003 0202 	and.w	r2, r3, #2
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	331b      	adds	r3, #27
 800872e:	011b      	lsls	r3, r3, #4
 8008730:	4413      	add	r3, r2
 8008732:	3304      	adds	r3, #4
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f003 0308 	and.w	r3, r3, #8
 800873a:	2b00      	cmp	r3, #0
 800873c:	d003      	beq.n	8008746 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2208      	movs	r2, #8
 8008742:	611a      	str	r2, [r3, #16]
 8008744:	e00b      	b.n	800875e <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	331b      	adds	r3, #27
 800874e:	011b      	lsls	r3, r3, #4
 8008750:	4413      	add	r3, r2
 8008752:	3304      	adds	r3, #4
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f003 020f 	and.w	r2, r3, #15
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681a      	ldr	r2, [r3, #0]
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	331b      	adds	r3, #27
 8008766:	011b      	lsls	r3, r3, #4
 8008768:	4413      	add	r3, r2
 800876a:	3304      	adds	r3, #4
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	0a1b      	lsrs	r3, r3, #8
 8008770:	b2da      	uxtb	r2, r3
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681a      	ldr	r2, [r3, #0]
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	331b      	adds	r3, #27
 800877e:	011b      	lsls	r3, r3, #4
 8008780:	4413      	add	r3, r2
 8008782:	3304      	adds	r3, #4
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	0c1b      	lsrs	r3, r3, #16
 8008788:	b29a      	uxth	r2, r3
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681a      	ldr	r2, [r3, #0]
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	011b      	lsls	r3, r3, #4
 8008796:	4413      	add	r3, r2
 8008798:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	b2da      	uxtb	r2, r3
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	011b      	lsls	r3, r3, #4
 80087ac:	4413      	add	r3, r2
 80087ae:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	0a1a      	lsrs	r2, r3, #8
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	3301      	adds	r3, #1
 80087ba:	b2d2      	uxtb	r2, r2
 80087bc:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681a      	ldr	r2, [r3, #0]
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	011b      	lsls	r3, r3, #4
 80087c6:	4413      	add	r3, r2
 80087c8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	0c1a      	lsrs	r2, r3, #16
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	3302      	adds	r3, #2
 80087d4:	b2d2      	uxtb	r2, r2
 80087d6:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681a      	ldr	r2, [r3, #0]
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	011b      	lsls	r3, r3, #4
 80087e0:	4413      	add	r3, r2
 80087e2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	0e1a      	lsrs	r2, r3, #24
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	3303      	adds	r3, #3
 80087ee:	b2d2      	uxtb	r2, r2
 80087f0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681a      	ldr	r2, [r3, #0]
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	011b      	lsls	r3, r3, #4
 80087fa:	4413      	add	r3, r2
 80087fc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8008800:	681a      	ldr	r2, [r3, #0]
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	3304      	adds	r3, #4
 8008806:	b2d2      	uxtb	r2, r2
 8008808:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	011b      	lsls	r3, r3, #4
 8008812:	4413      	add	r3, r2
 8008814:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	0a1a      	lsrs	r2, r3, #8
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	3305      	adds	r3, #5
 8008820:	b2d2      	uxtb	r2, r2
 8008822:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681a      	ldr	r2, [r3, #0]
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	011b      	lsls	r3, r3, #4
 800882c:	4413      	add	r3, r2
 800882e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	0c1a      	lsrs	r2, r3, #16
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	3306      	adds	r3, #6
 800883a:	b2d2      	uxtb	r2, r2
 800883c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	011b      	lsls	r3, r3, #4
 8008846:	4413      	add	r3, r2
 8008848:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	0e1a      	lsrs	r2, r3, #24
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	3307      	adds	r3, #7
 8008854:	b2d2      	uxtb	r2, r2
 8008856:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d108      	bne.n	8008870 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	68da      	ldr	r2, [r3, #12]
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f042 0220 	orr.w	r2, r2, #32
 800886c:	60da      	str	r2, [r3, #12]
 800886e:	e007      	b.n	8008880 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	691a      	ldr	r2, [r3, #16]
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f042 0220 	orr.w	r2, r2, #32
 800887e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8008880:	2300      	movs	r3, #0
 8008882:	e006      	b.n	8008892 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008888:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8008890:	2301      	movs	r3, #1
  }
}
 8008892:	4618      	mov	r0, r3
 8008894:	371c      	adds	r7, #28
 8008896:	46bd      	mov	sp, r7
 8008898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889c:	4770      	bx	lr

0800889e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800889e:	b480      	push	{r7}
 80088a0:	b085      	sub	sp, #20
 80088a2:	af00      	add	r7, sp, #0
 80088a4:	6078      	str	r0, [r7, #4]
 80088a6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80088ae:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80088b0:	7bfb      	ldrb	r3, [r7, #15]
 80088b2:	2b01      	cmp	r3, #1
 80088b4:	d002      	beq.n	80088bc <HAL_CAN_ActivateNotification+0x1e>
 80088b6:	7bfb      	ldrb	r3, [r7, #15]
 80088b8:	2b02      	cmp	r3, #2
 80088ba:	d109      	bne.n	80088d0 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	6959      	ldr	r1, [r3, #20]
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	683a      	ldr	r2, [r7, #0]
 80088c8:	430a      	orrs	r2, r1
 80088ca:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80088cc:	2300      	movs	r3, #0
 80088ce:	e006      	b.n	80088de <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088d4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80088dc:	2301      	movs	r3, #1
  }
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3714      	adds	r7, #20
 80088e2:	46bd      	mov	sp, r7
 80088e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e8:	4770      	bx	lr

080088ea <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80088ea:	b580      	push	{r7, lr}
 80088ec:	b08a      	sub	sp, #40	@ 0x28
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80088f2:	2300      	movs	r3, #0
 80088f4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	695b      	ldr	r3, [r3, #20]
 80088fc:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	68db      	ldr	r3, [r3, #12]
 8008914:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	691b      	ldr	r3, [r3, #16]
 800891c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	699b      	ldr	r3, [r3, #24]
 8008924:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8008926:	6a3b      	ldr	r3, [r7, #32]
 8008928:	f003 0301 	and.w	r3, r3, #1
 800892c:	2b00      	cmp	r3, #0
 800892e:	d07c      	beq.n	8008a2a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8008930:	69bb      	ldr	r3, [r7, #24]
 8008932:	f003 0301 	and.w	r3, r3, #1
 8008936:	2b00      	cmp	r3, #0
 8008938:	d023      	beq.n	8008982 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	2201      	movs	r2, #1
 8008940:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8008942:	69bb      	ldr	r3, [r7, #24]
 8008944:	f003 0302 	and.w	r3, r3, #2
 8008948:	2b00      	cmp	r3, #0
 800894a:	d003      	beq.n	8008954 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f000 f983 	bl	8008c58 <HAL_CAN_TxMailbox0CompleteCallback>
 8008952:	e016      	b.n	8008982 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8008954:	69bb      	ldr	r3, [r7, #24]
 8008956:	f003 0304 	and.w	r3, r3, #4
 800895a:	2b00      	cmp	r3, #0
 800895c:	d004      	beq.n	8008968 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800895e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008960:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008964:	627b      	str	r3, [r7, #36]	@ 0x24
 8008966:	e00c      	b.n	8008982 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8008968:	69bb      	ldr	r3, [r7, #24]
 800896a:	f003 0308 	and.w	r3, r3, #8
 800896e:	2b00      	cmp	r3, #0
 8008970:	d004      	beq.n	800897c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8008972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008974:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008978:	627b      	str	r3, [r7, #36]	@ 0x24
 800897a:	e002      	b.n	8008982 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f000 f989 	bl	8008c94 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8008982:	69bb      	ldr	r3, [r7, #24]
 8008984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008988:	2b00      	cmp	r3, #0
 800898a:	d024      	beq.n	80089d6 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008994:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8008996:	69bb      	ldr	r3, [r7, #24]
 8008998:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800899c:	2b00      	cmp	r3, #0
 800899e:	d003      	beq.n	80089a8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f000 f963 	bl	8008c6c <HAL_CAN_TxMailbox1CompleteCallback>
 80089a6:	e016      	b.n	80089d6 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80089a8:	69bb      	ldr	r3, [r7, #24]
 80089aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d004      	beq.n	80089bc <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80089b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089b4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80089b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80089ba:	e00c      	b.n	80089d6 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80089bc:	69bb      	ldr	r3, [r7, #24]
 80089be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d004      	beq.n	80089d0 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80089c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80089cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80089ce:	e002      	b.n	80089d6 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f000 f969 	bl	8008ca8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80089d6:	69bb      	ldr	r3, [r7, #24]
 80089d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d024      	beq.n	8008a2a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80089e8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d003      	beq.n	80089fc <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	f000 f943 	bl	8008c80 <HAL_CAN_TxMailbox2CompleteCallback>
 80089fa:	e016      	b.n	8008a2a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80089fc:	69bb      	ldr	r3, [r7, #24]
 80089fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d004      	beq.n	8008a10 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8008a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a0e:	e00c      	b.n	8008a2a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8008a10:	69bb      	ldr	r3, [r7, #24]
 8008a12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d004      	beq.n	8008a24 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a20:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a22:	e002      	b.n	8008a2a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f000 f949 	bl	8008cbc <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8008a2a:	6a3b      	ldr	r3, [r7, #32]
 8008a2c:	f003 0308 	and.w	r3, r3, #8
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d00c      	beq.n	8008a4e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	f003 0310 	and.w	r3, r3, #16
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d007      	beq.n	8008a4e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8008a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a40:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008a44:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2210      	movs	r2, #16
 8008a4c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8008a4e:	6a3b      	ldr	r3, [r7, #32]
 8008a50:	f003 0304 	and.w	r3, r3, #4
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d00b      	beq.n	8008a70 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	f003 0308 	and.w	r3, r3, #8
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d006      	beq.n	8008a70 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	2208      	movs	r2, #8
 8008a68:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f000 f930 	bl	8008cd0 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8008a70:	6a3b      	ldr	r3, [r7, #32]
 8008a72:	f003 0302 	and.w	r3, r3, #2
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d009      	beq.n	8008a8e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	68db      	ldr	r3, [r3, #12]
 8008a80:	f003 0303 	and.w	r3, r3, #3
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d002      	beq.n	8008a8e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f7f8 fd6b 	bl	8001564 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8008a8e:	6a3b      	ldr	r3, [r7, #32]
 8008a90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d00c      	beq.n	8008ab2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	f003 0310 	and.w	r3, r3, #16
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d007      	beq.n	8008ab2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8008aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aa4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008aa8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	2210      	movs	r2, #16
 8008ab0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8008ab2:	6a3b      	ldr	r3, [r7, #32]
 8008ab4:	f003 0320 	and.w	r3, r3, #32
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d00b      	beq.n	8008ad4 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	f003 0308 	and.w	r3, r3, #8
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d006      	beq.n	8008ad4 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	2208      	movs	r2, #8
 8008acc:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f000 f912 	bl	8008cf8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8008ad4:	6a3b      	ldr	r3, [r7, #32]
 8008ad6:	f003 0310 	and.w	r3, r3, #16
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d009      	beq.n	8008af2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	691b      	ldr	r3, [r3, #16]
 8008ae4:	f003 0303 	and.w	r3, r3, #3
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d002      	beq.n	8008af2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f000 f8f9 	bl	8008ce4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8008af2:	6a3b      	ldr	r3, [r7, #32]
 8008af4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d00b      	beq.n	8008b14 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8008afc:	69fb      	ldr	r3, [r7, #28]
 8008afe:	f003 0310 	and.w	r3, r3, #16
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d006      	beq.n	8008b14 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	2210      	movs	r2, #16
 8008b0c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 f8fc 	bl	8008d0c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8008b14:	6a3b      	ldr	r3, [r7, #32]
 8008b16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d00b      	beq.n	8008b36 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8008b1e:	69fb      	ldr	r3, [r7, #28]
 8008b20:	f003 0308 	and.w	r3, r3, #8
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d006      	beq.n	8008b36 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	2208      	movs	r2, #8
 8008b2e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8008b30:	6878      	ldr	r0, [r7, #4]
 8008b32:	f000 f8f5 	bl	8008d20 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8008b36:	6a3b      	ldr	r3, [r7, #32]
 8008b38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d07b      	beq.n	8008c38 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8008b40:	69fb      	ldr	r3, [r7, #28]
 8008b42:	f003 0304 	and.w	r3, r3, #4
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d072      	beq.n	8008c30 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8008b4a:	6a3b      	ldr	r3, [r7, #32]
 8008b4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d008      	beq.n	8008b66 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d003      	beq.n	8008b66 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8008b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b60:	f043 0301 	orr.w	r3, r3, #1
 8008b64:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8008b66:	6a3b      	ldr	r3, [r7, #32]
 8008b68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d008      	beq.n	8008b82 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d003      	beq.n	8008b82 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8008b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b7c:	f043 0302 	orr.w	r3, r3, #2
 8008b80:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8008b82:	6a3b      	ldr	r3, [r7, #32]
 8008b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d008      	beq.n	8008b9e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d003      	beq.n	8008b9e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8008b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b98:	f043 0304 	orr.w	r3, r3, #4
 8008b9c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8008b9e:	6a3b      	ldr	r3, [r7, #32]
 8008ba0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d043      	beq.n	8008c30 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d03e      	beq.n	8008c30 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008bb8:	2b60      	cmp	r3, #96	@ 0x60
 8008bba:	d02b      	beq.n	8008c14 <HAL_CAN_IRQHandler+0x32a>
 8008bbc:	2b60      	cmp	r3, #96	@ 0x60
 8008bbe:	d82e      	bhi.n	8008c1e <HAL_CAN_IRQHandler+0x334>
 8008bc0:	2b50      	cmp	r3, #80	@ 0x50
 8008bc2:	d022      	beq.n	8008c0a <HAL_CAN_IRQHandler+0x320>
 8008bc4:	2b50      	cmp	r3, #80	@ 0x50
 8008bc6:	d82a      	bhi.n	8008c1e <HAL_CAN_IRQHandler+0x334>
 8008bc8:	2b40      	cmp	r3, #64	@ 0x40
 8008bca:	d019      	beq.n	8008c00 <HAL_CAN_IRQHandler+0x316>
 8008bcc:	2b40      	cmp	r3, #64	@ 0x40
 8008bce:	d826      	bhi.n	8008c1e <HAL_CAN_IRQHandler+0x334>
 8008bd0:	2b30      	cmp	r3, #48	@ 0x30
 8008bd2:	d010      	beq.n	8008bf6 <HAL_CAN_IRQHandler+0x30c>
 8008bd4:	2b30      	cmp	r3, #48	@ 0x30
 8008bd6:	d822      	bhi.n	8008c1e <HAL_CAN_IRQHandler+0x334>
 8008bd8:	2b10      	cmp	r3, #16
 8008bda:	d002      	beq.n	8008be2 <HAL_CAN_IRQHandler+0x2f8>
 8008bdc:	2b20      	cmp	r3, #32
 8008bde:	d005      	beq.n	8008bec <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8008be0:	e01d      	b.n	8008c1e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8008be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be4:	f043 0308 	orr.w	r3, r3, #8
 8008be8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8008bea:	e019      	b.n	8008c20 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8008bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bee:	f043 0310 	orr.w	r3, r3, #16
 8008bf2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8008bf4:	e014      	b.n	8008c20 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8008bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf8:	f043 0320 	orr.w	r3, r3, #32
 8008bfc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8008bfe:	e00f      	b.n	8008c20 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8008c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c06:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8008c08:	e00a      	b.n	8008c20 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8008c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c10:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8008c12:	e005      	b.n	8008c20 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8008c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c1a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8008c1c:	e000      	b.n	8008c20 <HAL_CAN_IRQHandler+0x336>
            break;
 8008c1e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	699a      	ldr	r2, [r3, #24]
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8008c2e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	2204      	movs	r2, #4
 8008c36:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8008c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d008      	beq.n	8008c50 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c44:	431a      	orrs	r2, r3
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 f872 	bl	8008d34 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8008c50:	bf00      	nop
 8008c52:	3728      	adds	r7, #40	@ 0x28
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b083      	sub	sp, #12
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8008c60:	bf00      	nop
 8008c62:	370c      	adds	r7, #12
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr

08008c6c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b083      	sub	sp, #12
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8008c74:	bf00      	nop
 8008c76:	370c      	adds	r7, #12
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7e:	4770      	bx	lr

08008c80 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8008c80:	b480      	push	{r7}
 8008c82:	b083      	sub	sp, #12
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8008c88:	bf00      	nop
 8008c8a:	370c      	adds	r7, #12
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c92:	4770      	bx	lr

08008c94 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8008c94:	b480      	push	{r7}
 8008c96:	b083      	sub	sp, #12
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8008c9c:	bf00      	nop
 8008c9e:	370c      	adds	r7, #12
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	4770      	bx	lr

08008ca8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b083      	sub	sp, #12
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8008cb0:	bf00      	nop
 8008cb2:	370c      	adds	r7, #12
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cba:	4770      	bx	lr

08008cbc <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b083      	sub	sp, #12
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8008cc4:	bf00      	nop
 8008cc6:	370c      	adds	r7, #12
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr

08008cd0 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b083      	sub	sp, #12
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8008cd8:	bf00      	nop
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr

08008ce4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8008ce4:	b480      	push	{r7}
 8008ce6:	b083      	sub	sp, #12
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8008cec:	bf00      	nop
 8008cee:	370c      	adds	r7, #12
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf6:	4770      	bx	lr

08008cf8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b083      	sub	sp, #12
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8008d00:	bf00      	nop
 8008d02:	370c      	adds	r7, #12
 8008d04:	46bd      	mov	sp, r7
 8008d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0a:	4770      	bx	lr

08008d0c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b083      	sub	sp, #12
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8008d14:	bf00      	nop
 8008d16:	370c      	adds	r7, #12
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr

08008d20 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8008d28:	bf00      	nop
 8008d2a:	370c      	adds	r7, #12
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d32:	4770      	bx	lr

08008d34 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b083      	sub	sp, #12
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8008d3c:	bf00      	nop
 8008d3e:	370c      	adds	r7, #12
 8008d40:	46bd      	mov	sp, r7
 8008d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d46:	4770      	bx	lr

08008d48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b085      	sub	sp, #20
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f003 0307 	and.w	r3, r3, #7
 8008d56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008d58:	4b0c      	ldr	r3, [pc, #48]	@ (8008d8c <__NVIC_SetPriorityGrouping+0x44>)
 8008d5a:	68db      	ldr	r3, [r3, #12]
 8008d5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008d5e:	68ba      	ldr	r2, [r7, #8]
 8008d60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008d64:	4013      	ands	r3, r2
 8008d66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008d70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008d74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008d7a:	4a04      	ldr	r2, [pc, #16]	@ (8008d8c <__NVIC_SetPriorityGrouping+0x44>)
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	60d3      	str	r3, [r2, #12]
}
 8008d80:	bf00      	nop
 8008d82:	3714      	adds	r7, #20
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr
 8008d8c:	e000ed00 	.word	0xe000ed00

08008d90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008d90:	b480      	push	{r7}
 8008d92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008d94:	4b04      	ldr	r3, [pc, #16]	@ (8008da8 <__NVIC_GetPriorityGrouping+0x18>)
 8008d96:	68db      	ldr	r3, [r3, #12]
 8008d98:	0a1b      	lsrs	r3, r3, #8
 8008d9a:	f003 0307 	and.w	r3, r3, #7
}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	46bd      	mov	sp, r7
 8008da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da6:	4770      	bx	lr
 8008da8:	e000ed00 	.word	0xe000ed00

08008dac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b083      	sub	sp, #12
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	4603      	mov	r3, r0
 8008db4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	db0b      	blt.n	8008dd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008dbe:	79fb      	ldrb	r3, [r7, #7]
 8008dc0:	f003 021f 	and.w	r2, r3, #31
 8008dc4:	4907      	ldr	r1, [pc, #28]	@ (8008de4 <__NVIC_EnableIRQ+0x38>)
 8008dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008dca:	095b      	lsrs	r3, r3, #5
 8008dcc:	2001      	movs	r0, #1
 8008dce:	fa00 f202 	lsl.w	r2, r0, r2
 8008dd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008dd6:	bf00      	nop
 8008dd8:	370c      	adds	r7, #12
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de0:	4770      	bx	lr
 8008de2:	bf00      	nop
 8008de4:	e000e100 	.word	0xe000e100

08008de8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b083      	sub	sp, #12
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	4603      	mov	r3, r0
 8008df0:	6039      	str	r1, [r7, #0]
 8008df2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	db0a      	blt.n	8008e12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	b2da      	uxtb	r2, r3
 8008e00:	490c      	ldr	r1, [pc, #48]	@ (8008e34 <__NVIC_SetPriority+0x4c>)
 8008e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008e06:	0112      	lsls	r2, r2, #4
 8008e08:	b2d2      	uxtb	r2, r2
 8008e0a:	440b      	add	r3, r1
 8008e0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008e10:	e00a      	b.n	8008e28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	b2da      	uxtb	r2, r3
 8008e16:	4908      	ldr	r1, [pc, #32]	@ (8008e38 <__NVIC_SetPriority+0x50>)
 8008e18:	79fb      	ldrb	r3, [r7, #7]
 8008e1a:	f003 030f 	and.w	r3, r3, #15
 8008e1e:	3b04      	subs	r3, #4
 8008e20:	0112      	lsls	r2, r2, #4
 8008e22:	b2d2      	uxtb	r2, r2
 8008e24:	440b      	add	r3, r1
 8008e26:	761a      	strb	r2, [r3, #24]
}
 8008e28:	bf00      	nop
 8008e2a:	370c      	adds	r7, #12
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr
 8008e34:	e000e100 	.word	0xe000e100
 8008e38:	e000ed00 	.word	0xe000ed00

08008e3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b089      	sub	sp, #36	@ 0x24
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	60f8      	str	r0, [r7, #12]
 8008e44:	60b9      	str	r1, [r7, #8]
 8008e46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f003 0307 	and.w	r3, r3, #7
 8008e4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	f1c3 0307 	rsb	r3, r3, #7
 8008e56:	2b04      	cmp	r3, #4
 8008e58:	bf28      	it	cs
 8008e5a:	2304      	movcs	r3, #4
 8008e5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008e5e:	69fb      	ldr	r3, [r7, #28]
 8008e60:	3304      	adds	r3, #4
 8008e62:	2b06      	cmp	r3, #6
 8008e64:	d902      	bls.n	8008e6c <NVIC_EncodePriority+0x30>
 8008e66:	69fb      	ldr	r3, [r7, #28]
 8008e68:	3b03      	subs	r3, #3
 8008e6a:	e000      	b.n	8008e6e <NVIC_EncodePriority+0x32>
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008e70:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008e74:	69bb      	ldr	r3, [r7, #24]
 8008e76:	fa02 f303 	lsl.w	r3, r2, r3
 8008e7a:	43da      	mvns	r2, r3
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	401a      	ands	r2, r3
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008e84:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008e88:	697b      	ldr	r3, [r7, #20]
 8008e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8008e8e:	43d9      	mvns	r1, r3
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008e94:	4313      	orrs	r3, r2
         );
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3724      	adds	r7, #36	@ 0x24
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea0:	4770      	bx	lr

08008ea2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008ea2:	b580      	push	{r7, lr}
 8008ea4:	b082      	sub	sp, #8
 8008ea6:	af00      	add	r7, sp, #0
 8008ea8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f7ff ff4c 	bl	8008d48 <__NVIC_SetPriorityGrouping>
}
 8008eb0:	bf00      	nop
 8008eb2:	3708      	adds	r7, #8
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	bd80      	pop	{r7, pc}

08008eb8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b086      	sub	sp, #24
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	60b9      	str	r1, [r7, #8]
 8008ec2:	607a      	str	r2, [r7, #4]
 8008ec4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008eca:	f7ff ff61 	bl	8008d90 <__NVIC_GetPriorityGrouping>
 8008ece:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008ed0:	687a      	ldr	r2, [r7, #4]
 8008ed2:	68b9      	ldr	r1, [r7, #8]
 8008ed4:	6978      	ldr	r0, [r7, #20]
 8008ed6:	f7ff ffb1 	bl	8008e3c <NVIC_EncodePriority>
 8008eda:	4602      	mov	r2, r0
 8008edc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ee0:	4611      	mov	r1, r2
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f7ff ff80 	bl	8008de8 <__NVIC_SetPriority>
}
 8008ee8:	bf00      	nop
 8008eea:	3718      	adds	r7, #24
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}

08008ef0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b082      	sub	sp, #8
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008efe:	4618      	mov	r0, r3
 8008f00:	f7ff ff54 	bl	8008dac <__NVIC_EnableIRQ>
}
 8008f04:	bf00      	nop
 8008f06:	3708      	adds	r7, #8
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}

08008f0c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b084      	sub	sp, #16
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d101      	bne.n	8008f1e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	e08d      	b.n	800903a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	461a      	mov	r2, r3
 8008f24:	4b47      	ldr	r3, [pc, #284]	@ (8009044 <HAL_DMA_Init+0x138>)
 8008f26:	429a      	cmp	r2, r3
 8008f28:	d80f      	bhi.n	8008f4a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	461a      	mov	r2, r3
 8008f30:	4b45      	ldr	r3, [pc, #276]	@ (8009048 <HAL_DMA_Init+0x13c>)
 8008f32:	4413      	add	r3, r2
 8008f34:	4a45      	ldr	r2, [pc, #276]	@ (800904c <HAL_DMA_Init+0x140>)
 8008f36:	fba2 2303 	umull	r2, r3, r2, r3
 8008f3a:	091b      	lsrs	r3, r3, #4
 8008f3c:	009a      	lsls	r2, r3, #2
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	4a42      	ldr	r2, [pc, #264]	@ (8009050 <HAL_DMA_Init+0x144>)
 8008f46:	641a      	str	r2, [r3, #64]	@ 0x40
 8008f48:	e00e      	b.n	8008f68 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	461a      	mov	r2, r3
 8008f50:	4b40      	ldr	r3, [pc, #256]	@ (8009054 <HAL_DMA_Init+0x148>)
 8008f52:	4413      	add	r3, r2
 8008f54:	4a3d      	ldr	r2, [pc, #244]	@ (800904c <HAL_DMA_Init+0x140>)
 8008f56:	fba2 2303 	umull	r2, r3, r2, r3
 8008f5a:	091b      	lsrs	r3, r3, #4
 8008f5c:	009a      	lsls	r2, r3, #2
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	4a3c      	ldr	r2, [pc, #240]	@ (8009058 <HAL_DMA_Init+0x14c>)
 8008f66:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2202      	movs	r2, #2
 8008f6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008f7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f82:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008f8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	691b      	ldr	r3, [r3, #16]
 8008f92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008f98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	699b      	ldr	r3, [r3, #24]
 8008f9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008fa4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6a1b      	ldr	r3, [r3, #32]
 8008faa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008fac:	68fa      	ldr	r2, [r7, #12]
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	68fa      	ldr	r2, [r7, #12]
 8008fb8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 f9b6 	bl	800932c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008fc8:	d102      	bne.n	8008fd0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	685a      	ldr	r2, [r3, #4]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008fd8:	b2d2      	uxtb	r2, r2
 8008fda:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008fe0:	687a      	ldr	r2, [r7, #4]
 8008fe2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008fe4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d010      	beq.n	8009010 <HAL_DMA_Init+0x104>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	2b04      	cmp	r3, #4
 8008ff4:	d80c      	bhi.n	8009010 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f000 f9d6 	bl	80093a8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009000:	2200      	movs	r2, #0
 8009002:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009008:	687a      	ldr	r2, [r7, #4]
 800900a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800900c:	605a      	str	r2, [r3, #4]
 800900e:	e008      	b.n	8009022 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2200      	movs	r2, #0
 8009014:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2200      	movs	r2, #0
 8009020:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2200      	movs	r2, #0
 8009026:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2201      	movs	r2, #1
 800902c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2200      	movs	r2, #0
 8009034:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8009038:	2300      	movs	r3, #0
}
 800903a:	4618      	mov	r0, r3
 800903c:	3710      	adds	r7, #16
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}
 8009042:	bf00      	nop
 8009044:	40020407 	.word	0x40020407
 8009048:	bffdfff8 	.word	0xbffdfff8
 800904c:	cccccccd 	.word	0xcccccccd
 8009050:	40020000 	.word	0x40020000
 8009054:	bffdfbf8 	.word	0xbffdfbf8
 8009058:	40020400 	.word	0x40020400

0800905c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b086      	sub	sp, #24
 8009060:	af00      	add	r7, sp, #0
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	60b9      	str	r1, [r7, #8]
 8009066:	607a      	str	r2, [r7, #4]
 8009068:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800906a:	2300      	movs	r3, #0
 800906c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009074:	2b01      	cmp	r3, #1
 8009076:	d101      	bne.n	800907c <HAL_DMA_Start_IT+0x20>
 8009078:	2302      	movs	r3, #2
 800907a:	e066      	b.n	800914a <HAL_DMA_Start_IT+0xee>
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2201      	movs	r2, #1
 8009080:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800908a:	b2db      	uxtb	r3, r3
 800908c:	2b01      	cmp	r3, #1
 800908e:	d155      	bne.n	800913c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2202      	movs	r2, #2
 8009094:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2200      	movs	r2, #0
 800909c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	681a      	ldr	r2, [r3, #0]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f022 0201 	bic.w	r2, r2, #1
 80090ac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	687a      	ldr	r2, [r7, #4]
 80090b2:	68b9      	ldr	r1, [r7, #8]
 80090b4:	68f8      	ldr	r0, [r7, #12]
 80090b6:	f000 f8fb 	bl	80092b0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d008      	beq.n	80090d4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	681a      	ldr	r2, [r3, #0]
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f042 020e 	orr.w	r2, r2, #14
 80090d0:	601a      	str	r2, [r3, #0]
 80090d2:	e00f      	b.n	80090f4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	681a      	ldr	r2, [r3, #0]
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f022 0204 	bic.w	r2, r2, #4
 80090e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	681a      	ldr	r2, [r3, #0]
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f042 020a 	orr.w	r2, r2, #10
 80090f2:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d007      	beq.n	8009112 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009106:	681a      	ldr	r2, [r3, #0]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800910c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009110:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009116:	2b00      	cmp	r3, #0
 8009118:	d007      	beq.n	800912a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800911e:	681a      	ldr	r2, [r3, #0]
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009124:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009128:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	681a      	ldr	r2, [r3, #0]
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	f042 0201 	orr.w	r2, r2, #1
 8009138:	601a      	str	r2, [r3, #0]
 800913a:	e005      	b.n	8009148 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	2200      	movs	r2, #0
 8009140:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8009144:	2302      	movs	r3, #2
 8009146:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8009148:	7dfb      	ldrb	r3, [r7, #23]
}
 800914a:	4618      	mov	r0, r3
 800914c:	3718      	adds	r7, #24
 800914e:	46bd      	mov	sp, r7
 8009150:	bd80      	pop	{r7, pc}

08009152 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009152:	b580      	push	{r7, lr}
 8009154:	b084      	sub	sp, #16
 8009156:	af00      	add	r7, sp, #0
 8009158:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800916e:	f003 031c 	and.w	r3, r3, #28
 8009172:	2204      	movs	r2, #4
 8009174:	409a      	lsls	r2, r3
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	4013      	ands	r3, r2
 800917a:	2b00      	cmp	r3, #0
 800917c:	d026      	beq.n	80091cc <HAL_DMA_IRQHandler+0x7a>
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	f003 0304 	and.w	r3, r3, #4
 8009184:	2b00      	cmp	r3, #0
 8009186:	d021      	beq.n	80091cc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f003 0320 	and.w	r3, r3, #32
 8009192:	2b00      	cmp	r3, #0
 8009194:	d107      	bne.n	80091a6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	681a      	ldr	r2, [r3, #0]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f022 0204 	bic.w	r2, r2, #4
 80091a4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091aa:	f003 021c 	and.w	r2, r3, #28
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091b2:	2104      	movs	r1, #4
 80091b4:	fa01 f202 	lsl.w	r2, r1, r2
 80091b8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d071      	beq.n	80092a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80091ca:	e06c      	b.n	80092a6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091d0:	f003 031c 	and.w	r3, r3, #28
 80091d4:	2202      	movs	r2, #2
 80091d6:	409a      	lsls	r2, r3
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	4013      	ands	r3, r2
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d02e      	beq.n	800923e <HAL_DMA_IRQHandler+0xec>
 80091e0:	68bb      	ldr	r3, [r7, #8]
 80091e2:	f003 0302 	and.w	r3, r3, #2
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d029      	beq.n	800923e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f003 0320 	and.w	r3, r3, #32
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d10b      	bne.n	8009210 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	681a      	ldr	r2, [r3, #0]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f022 020a 	bic.w	r2, r2, #10
 8009206:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2201      	movs	r2, #1
 800920c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009214:	f003 021c 	and.w	r2, r3, #28
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800921c:	2102      	movs	r1, #2
 800921e:	fa01 f202 	lsl.w	r2, r1, r2
 8009222:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2200      	movs	r2, #0
 8009228:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009230:	2b00      	cmp	r3, #0
 8009232:	d038      	beq.n	80092a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800923c:	e033      	b.n	80092a6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009242:	f003 031c 	and.w	r3, r3, #28
 8009246:	2208      	movs	r2, #8
 8009248:	409a      	lsls	r2, r3
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	4013      	ands	r3, r2
 800924e:	2b00      	cmp	r3, #0
 8009250:	d02a      	beq.n	80092a8 <HAL_DMA_IRQHandler+0x156>
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	f003 0308 	and.w	r3, r3, #8
 8009258:	2b00      	cmp	r3, #0
 800925a:	d025      	beq.n	80092a8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	681a      	ldr	r2, [r3, #0]
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f022 020e 	bic.w	r2, r2, #14
 800926a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009270:	f003 021c 	and.w	r2, r3, #28
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009278:	2101      	movs	r1, #1
 800927a:	fa01 f202 	lsl.w	r2, r1, r2
 800927e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2201      	movs	r2, #1
 8009284:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2201      	movs	r2, #1
 800928a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2200      	movs	r2, #0
 8009292:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800929a:	2b00      	cmp	r3, #0
 800929c:	d004      	beq.n	80092a8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80092a6:	bf00      	nop
 80092a8:	bf00      	nop
}
 80092aa:	3710      	adds	r7, #16
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bd80      	pop	{r7, pc}

080092b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b085      	sub	sp, #20
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	607a      	str	r2, [r7, #4]
 80092bc:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092c2:	68fa      	ldr	r2, [r7, #12]
 80092c4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80092c6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d004      	beq.n	80092da <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092d4:	68fa      	ldr	r2, [r7, #12]
 80092d6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80092d8:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092de:	f003 021c 	and.w	r2, r3, #28
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092e6:	2101      	movs	r1, #1
 80092e8:	fa01 f202 	lsl.w	r2, r1, r2
 80092ec:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	683a      	ldr	r2, [r7, #0]
 80092f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	689b      	ldr	r3, [r3, #8]
 80092fa:	2b10      	cmp	r3, #16
 80092fc:	d108      	bne.n	8009310 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	687a      	ldr	r2, [r7, #4]
 8009304:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	68ba      	ldr	r2, [r7, #8]
 800930c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800930e:	e007      	b.n	8009320 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	68ba      	ldr	r2, [r7, #8]
 8009316:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	687a      	ldr	r2, [r7, #4]
 800931e:	60da      	str	r2, [r3, #12]
}
 8009320:	bf00      	nop
 8009322:	3714      	adds	r7, #20
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr

0800932c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800932c:	b480      	push	{r7}
 800932e:	b085      	sub	sp, #20
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	461a      	mov	r2, r3
 800933a:	4b17      	ldr	r3, [pc, #92]	@ (8009398 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800933c:	429a      	cmp	r2, r3
 800933e:	d80a      	bhi.n	8009356 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009344:	089b      	lsrs	r3, r3, #2
 8009346:	009b      	lsls	r3, r3, #2
 8009348:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800934c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8009350:	687a      	ldr	r2, [r7, #4]
 8009352:	6493      	str	r3, [r2, #72]	@ 0x48
 8009354:	e007      	b.n	8009366 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800935a:	089b      	lsrs	r3, r3, #2
 800935c:	009a      	lsls	r2, r3, #2
 800935e:	4b0f      	ldr	r3, [pc, #60]	@ (800939c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8009360:	4413      	add	r3, r2
 8009362:	687a      	ldr	r2, [r7, #4]
 8009364:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	b2db      	uxtb	r3, r3
 800936c:	3b08      	subs	r3, #8
 800936e:	4a0c      	ldr	r2, [pc, #48]	@ (80093a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8009370:	fba2 2303 	umull	r2, r3, r2, r3
 8009374:	091b      	lsrs	r3, r3, #4
 8009376:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	4a0a      	ldr	r2, [pc, #40]	@ (80093a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800937c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	f003 031f 	and.w	r3, r3, #31
 8009384:	2201      	movs	r2, #1
 8009386:	409a      	lsls	r2, r3
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800938c:	bf00      	nop
 800938e:	3714      	adds	r7, #20
 8009390:	46bd      	mov	sp, r7
 8009392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009396:	4770      	bx	lr
 8009398:	40020407 	.word	0x40020407
 800939c:	4002081c 	.word	0x4002081c
 80093a0:	cccccccd 	.word	0xcccccccd
 80093a4:	40020880 	.word	0x40020880

080093a8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80093a8:	b480      	push	{r7}
 80093aa:	b085      	sub	sp, #20
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	b2db      	uxtb	r3, r3
 80093b6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80093b8:	68fa      	ldr	r2, [r7, #12]
 80093ba:	4b0b      	ldr	r3, [pc, #44]	@ (80093e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80093bc:	4413      	add	r3, r2
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	461a      	mov	r2, r3
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	4a08      	ldr	r2, [pc, #32]	@ (80093ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80093ca:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	3b01      	subs	r3, #1
 80093d0:	f003 0303 	and.w	r3, r3, #3
 80093d4:	2201      	movs	r2, #1
 80093d6:	409a      	lsls	r2, r3
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80093dc:	bf00      	nop
 80093de:	3714      	adds	r7, #20
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr
 80093e8:	1000823f 	.word	0x1000823f
 80093ec:	40020940 	.word	0x40020940

080093f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80093f0:	b480      	push	{r7}
 80093f2:	b087      	sub	sp, #28
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80093fa:	2300      	movs	r3, #0
 80093fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80093fe:	e166      	b.n	80096ce <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	681a      	ldr	r2, [r3, #0]
 8009404:	2101      	movs	r1, #1
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	fa01 f303 	lsl.w	r3, r1, r3
 800940c:	4013      	ands	r3, r2
 800940e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2b00      	cmp	r3, #0
 8009414:	f000 8158 	beq.w	80096c8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	f003 0303 	and.w	r3, r3, #3
 8009420:	2b01      	cmp	r3, #1
 8009422:	d005      	beq.n	8009430 <HAL_GPIO_Init+0x40>
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	685b      	ldr	r3, [r3, #4]
 8009428:	f003 0303 	and.w	r3, r3, #3
 800942c:	2b02      	cmp	r3, #2
 800942e:	d130      	bne.n	8009492 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	689b      	ldr	r3, [r3, #8]
 8009434:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	005b      	lsls	r3, r3, #1
 800943a:	2203      	movs	r2, #3
 800943c:	fa02 f303 	lsl.w	r3, r2, r3
 8009440:	43db      	mvns	r3, r3
 8009442:	693a      	ldr	r2, [r7, #16]
 8009444:	4013      	ands	r3, r2
 8009446:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	68da      	ldr	r2, [r3, #12]
 800944c:	697b      	ldr	r3, [r7, #20]
 800944e:	005b      	lsls	r3, r3, #1
 8009450:	fa02 f303 	lsl.w	r3, r2, r3
 8009454:	693a      	ldr	r2, [r7, #16]
 8009456:	4313      	orrs	r3, r2
 8009458:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	693a      	ldr	r2, [r7, #16]
 800945e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	685b      	ldr	r3, [r3, #4]
 8009464:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009466:	2201      	movs	r2, #1
 8009468:	697b      	ldr	r3, [r7, #20]
 800946a:	fa02 f303 	lsl.w	r3, r2, r3
 800946e:	43db      	mvns	r3, r3
 8009470:	693a      	ldr	r2, [r7, #16]
 8009472:	4013      	ands	r3, r2
 8009474:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	091b      	lsrs	r3, r3, #4
 800947c:	f003 0201 	and.w	r2, r3, #1
 8009480:	697b      	ldr	r3, [r7, #20]
 8009482:	fa02 f303 	lsl.w	r3, r2, r3
 8009486:	693a      	ldr	r2, [r7, #16]
 8009488:	4313      	orrs	r3, r2
 800948a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	693a      	ldr	r2, [r7, #16]
 8009490:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	685b      	ldr	r3, [r3, #4]
 8009496:	f003 0303 	and.w	r3, r3, #3
 800949a:	2b03      	cmp	r3, #3
 800949c:	d017      	beq.n	80094ce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	68db      	ldr	r3, [r3, #12]
 80094a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80094a4:	697b      	ldr	r3, [r7, #20]
 80094a6:	005b      	lsls	r3, r3, #1
 80094a8:	2203      	movs	r2, #3
 80094aa:	fa02 f303 	lsl.w	r3, r2, r3
 80094ae:	43db      	mvns	r3, r3
 80094b0:	693a      	ldr	r2, [r7, #16]
 80094b2:	4013      	ands	r3, r2
 80094b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	689a      	ldr	r2, [r3, #8]
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	005b      	lsls	r3, r3, #1
 80094be:	fa02 f303 	lsl.w	r3, r2, r3
 80094c2:	693a      	ldr	r2, [r7, #16]
 80094c4:	4313      	orrs	r3, r2
 80094c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	693a      	ldr	r2, [r7, #16]
 80094cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	685b      	ldr	r3, [r3, #4]
 80094d2:	f003 0303 	and.w	r3, r3, #3
 80094d6:	2b02      	cmp	r3, #2
 80094d8:	d123      	bne.n	8009522 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	08da      	lsrs	r2, r3, #3
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	3208      	adds	r2, #8
 80094e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80094e8:	697b      	ldr	r3, [r7, #20]
 80094ea:	f003 0307 	and.w	r3, r3, #7
 80094ee:	009b      	lsls	r3, r3, #2
 80094f0:	220f      	movs	r2, #15
 80094f2:	fa02 f303 	lsl.w	r3, r2, r3
 80094f6:	43db      	mvns	r3, r3
 80094f8:	693a      	ldr	r2, [r7, #16]
 80094fa:	4013      	ands	r3, r2
 80094fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	691a      	ldr	r2, [r3, #16]
 8009502:	697b      	ldr	r3, [r7, #20]
 8009504:	f003 0307 	and.w	r3, r3, #7
 8009508:	009b      	lsls	r3, r3, #2
 800950a:	fa02 f303 	lsl.w	r3, r2, r3
 800950e:	693a      	ldr	r2, [r7, #16]
 8009510:	4313      	orrs	r3, r2
 8009512:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8009514:	697b      	ldr	r3, [r7, #20]
 8009516:	08da      	lsrs	r2, r3, #3
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	3208      	adds	r2, #8
 800951c:	6939      	ldr	r1, [r7, #16]
 800951e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	005b      	lsls	r3, r3, #1
 800952c:	2203      	movs	r2, #3
 800952e:	fa02 f303 	lsl.w	r3, r2, r3
 8009532:	43db      	mvns	r3, r3
 8009534:	693a      	ldr	r2, [r7, #16]
 8009536:	4013      	ands	r3, r2
 8009538:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	f003 0203 	and.w	r2, r3, #3
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	005b      	lsls	r3, r3, #1
 8009546:	fa02 f303 	lsl.w	r3, r2, r3
 800954a:	693a      	ldr	r2, [r7, #16]
 800954c:	4313      	orrs	r3, r2
 800954e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	693a      	ldr	r2, [r7, #16]
 8009554:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800955e:	2b00      	cmp	r3, #0
 8009560:	f000 80b2 	beq.w	80096c8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009564:	4b61      	ldr	r3, [pc, #388]	@ (80096ec <HAL_GPIO_Init+0x2fc>)
 8009566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009568:	4a60      	ldr	r2, [pc, #384]	@ (80096ec <HAL_GPIO_Init+0x2fc>)
 800956a:	f043 0301 	orr.w	r3, r3, #1
 800956e:	6613      	str	r3, [r2, #96]	@ 0x60
 8009570:	4b5e      	ldr	r3, [pc, #376]	@ (80096ec <HAL_GPIO_Init+0x2fc>)
 8009572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009574:	f003 0301 	and.w	r3, r3, #1
 8009578:	60bb      	str	r3, [r7, #8]
 800957a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800957c:	4a5c      	ldr	r2, [pc, #368]	@ (80096f0 <HAL_GPIO_Init+0x300>)
 800957e:	697b      	ldr	r3, [r7, #20]
 8009580:	089b      	lsrs	r3, r3, #2
 8009582:	3302      	adds	r3, #2
 8009584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009588:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800958a:	697b      	ldr	r3, [r7, #20]
 800958c:	f003 0303 	and.w	r3, r3, #3
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	220f      	movs	r2, #15
 8009594:	fa02 f303 	lsl.w	r3, r2, r3
 8009598:	43db      	mvns	r3, r3
 800959a:	693a      	ldr	r2, [r7, #16]
 800959c:	4013      	ands	r3, r2
 800959e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80095a6:	d02b      	beq.n	8009600 <HAL_GPIO_Init+0x210>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a52      	ldr	r2, [pc, #328]	@ (80096f4 <HAL_GPIO_Init+0x304>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d025      	beq.n	80095fc <HAL_GPIO_Init+0x20c>
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	4a51      	ldr	r2, [pc, #324]	@ (80096f8 <HAL_GPIO_Init+0x308>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d01f      	beq.n	80095f8 <HAL_GPIO_Init+0x208>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	4a50      	ldr	r2, [pc, #320]	@ (80096fc <HAL_GPIO_Init+0x30c>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d019      	beq.n	80095f4 <HAL_GPIO_Init+0x204>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	4a4f      	ldr	r2, [pc, #316]	@ (8009700 <HAL_GPIO_Init+0x310>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d013      	beq.n	80095f0 <HAL_GPIO_Init+0x200>
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	4a4e      	ldr	r2, [pc, #312]	@ (8009704 <HAL_GPIO_Init+0x314>)
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d00d      	beq.n	80095ec <HAL_GPIO_Init+0x1fc>
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	4a4d      	ldr	r2, [pc, #308]	@ (8009708 <HAL_GPIO_Init+0x318>)
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d007      	beq.n	80095e8 <HAL_GPIO_Init+0x1f8>
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	4a4c      	ldr	r2, [pc, #304]	@ (800970c <HAL_GPIO_Init+0x31c>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d101      	bne.n	80095e4 <HAL_GPIO_Init+0x1f4>
 80095e0:	2307      	movs	r3, #7
 80095e2:	e00e      	b.n	8009602 <HAL_GPIO_Init+0x212>
 80095e4:	2308      	movs	r3, #8
 80095e6:	e00c      	b.n	8009602 <HAL_GPIO_Init+0x212>
 80095e8:	2306      	movs	r3, #6
 80095ea:	e00a      	b.n	8009602 <HAL_GPIO_Init+0x212>
 80095ec:	2305      	movs	r3, #5
 80095ee:	e008      	b.n	8009602 <HAL_GPIO_Init+0x212>
 80095f0:	2304      	movs	r3, #4
 80095f2:	e006      	b.n	8009602 <HAL_GPIO_Init+0x212>
 80095f4:	2303      	movs	r3, #3
 80095f6:	e004      	b.n	8009602 <HAL_GPIO_Init+0x212>
 80095f8:	2302      	movs	r3, #2
 80095fa:	e002      	b.n	8009602 <HAL_GPIO_Init+0x212>
 80095fc:	2301      	movs	r3, #1
 80095fe:	e000      	b.n	8009602 <HAL_GPIO_Init+0x212>
 8009600:	2300      	movs	r3, #0
 8009602:	697a      	ldr	r2, [r7, #20]
 8009604:	f002 0203 	and.w	r2, r2, #3
 8009608:	0092      	lsls	r2, r2, #2
 800960a:	4093      	lsls	r3, r2
 800960c:	693a      	ldr	r2, [r7, #16]
 800960e:	4313      	orrs	r3, r2
 8009610:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8009612:	4937      	ldr	r1, [pc, #220]	@ (80096f0 <HAL_GPIO_Init+0x300>)
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	089b      	lsrs	r3, r3, #2
 8009618:	3302      	adds	r3, #2
 800961a:	693a      	ldr	r2, [r7, #16]
 800961c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009620:	4b3b      	ldr	r3, [pc, #236]	@ (8009710 <HAL_GPIO_Init+0x320>)
 8009622:	689b      	ldr	r3, [r3, #8]
 8009624:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	43db      	mvns	r3, r3
 800962a:	693a      	ldr	r2, [r7, #16]
 800962c:	4013      	ands	r3, r2
 800962e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	685b      	ldr	r3, [r3, #4]
 8009634:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009638:	2b00      	cmp	r3, #0
 800963a:	d003      	beq.n	8009644 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800963c:	693a      	ldr	r2, [r7, #16]
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	4313      	orrs	r3, r2
 8009642:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009644:	4a32      	ldr	r2, [pc, #200]	@ (8009710 <HAL_GPIO_Init+0x320>)
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800964a:	4b31      	ldr	r3, [pc, #196]	@ (8009710 <HAL_GPIO_Init+0x320>)
 800964c:	68db      	ldr	r3, [r3, #12]
 800964e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	43db      	mvns	r3, r3
 8009654:	693a      	ldr	r2, [r7, #16]
 8009656:	4013      	ands	r3, r2
 8009658:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	685b      	ldr	r3, [r3, #4]
 800965e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009662:	2b00      	cmp	r3, #0
 8009664:	d003      	beq.n	800966e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8009666:	693a      	ldr	r2, [r7, #16]
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	4313      	orrs	r3, r2
 800966c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800966e:	4a28      	ldr	r2, [pc, #160]	@ (8009710 <HAL_GPIO_Init+0x320>)
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8009674:	4b26      	ldr	r3, [pc, #152]	@ (8009710 <HAL_GPIO_Init+0x320>)
 8009676:	685b      	ldr	r3, [r3, #4]
 8009678:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	43db      	mvns	r3, r3
 800967e:	693a      	ldr	r2, [r7, #16]
 8009680:	4013      	ands	r3, r2
 8009682:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	685b      	ldr	r3, [r3, #4]
 8009688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800968c:	2b00      	cmp	r3, #0
 800968e:	d003      	beq.n	8009698 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8009690:	693a      	ldr	r2, [r7, #16]
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	4313      	orrs	r3, r2
 8009696:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009698:	4a1d      	ldr	r2, [pc, #116]	@ (8009710 <HAL_GPIO_Init+0x320>)
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800969e:	4b1c      	ldr	r3, [pc, #112]	@ (8009710 <HAL_GPIO_Init+0x320>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	43db      	mvns	r3, r3
 80096a8:	693a      	ldr	r2, [r7, #16]
 80096aa:	4013      	ands	r3, r2
 80096ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	685b      	ldr	r3, [r3, #4]
 80096b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d003      	beq.n	80096c2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80096ba:	693a      	ldr	r2, [r7, #16]
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	4313      	orrs	r3, r2
 80096c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80096c2:	4a13      	ldr	r2, [pc, #76]	@ (8009710 <HAL_GPIO_Init+0x320>)
 80096c4:	693b      	ldr	r3, [r7, #16]
 80096c6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	3301      	adds	r3, #1
 80096cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	681a      	ldr	r2, [r3, #0]
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	fa22 f303 	lsr.w	r3, r2, r3
 80096d8:	2b00      	cmp	r3, #0
 80096da:	f47f ae91 	bne.w	8009400 <HAL_GPIO_Init+0x10>
  }
}
 80096de:	bf00      	nop
 80096e0:	bf00      	nop
 80096e2:	371c      	adds	r7, #28
 80096e4:	46bd      	mov	sp, r7
 80096e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ea:	4770      	bx	lr
 80096ec:	40021000 	.word	0x40021000
 80096f0:	40010000 	.word	0x40010000
 80096f4:	48000400 	.word	0x48000400
 80096f8:	48000800 	.word	0x48000800
 80096fc:	48000c00 	.word	0x48000c00
 8009700:	48001000 	.word	0x48001000
 8009704:	48001400 	.word	0x48001400
 8009708:	48001800 	.word	0x48001800
 800970c:	48001c00 	.word	0x48001c00
 8009710:	40010400 	.word	0x40010400

08009714 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009714:	b480      	push	{r7}
 8009716:	b085      	sub	sp, #20
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
 800971c:	460b      	mov	r3, r1
 800971e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	691a      	ldr	r2, [r3, #16]
 8009724:	887b      	ldrh	r3, [r7, #2]
 8009726:	4013      	ands	r3, r2
 8009728:	2b00      	cmp	r3, #0
 800972a:	d002      	beq.n	8009732 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800972c:	2301      	movs	r3, #1
 800972e:	73fb      	strb	r3, [r7, #15]
 8009730:	e001      	b.n	8009736 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009732:	2300      	movs	r3, #0
 8009734:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009736:	7bfb      	ldrb	r3, [r7, #15]
}
 8009738:	4618      	mov	r0, r3
 800973a:	3714      	adds	r7, #20
 800973c:	46bd      	mov	sp, r7
 800973e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009742:	4770      	bx	lr

08009744 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009744:	b480      	push	{r7}
 8009746:	b083      	sub	sp, #12
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
 800974c:	460b      	mov	r3, r1
 800974e:	807b      	strh	r3, [r7, #2]
 8009750:	4613      	mov	r3, r2
 8009752:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009754:	787b      	ldrb	r3, [r7, #1]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d003      	beq.n	8009762 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800975a:	887a      	ldrh	r2, [r7, #2]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009760:	e002      	b.n	8009768 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009762:	887a      	ldrh	r2, [r7, #2]
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009768:	bf00      	nop
 800976a:	370c      	adds	r7, #12
 800976c:	46bd      	mov	sp, r7
 800976e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009772:	4770      	bx	lr

08009774 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009776:	b08f      	sub	sp, #60	@ 0x3c
 8009778:	af0a      	add	r7, sp, #40	@ 0x28
 800977a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d101      	bne.n	8009786 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009782:	2301      	movs	r3, #1
 8009784:	e116      	b.n	80099b4 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8009792:	b2db      	uxtb	r3, r3
 8009794:	2b00      	cmp	r3, #0
 8009796:	d106      	bne.n	80097a6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2200      	movs	r2, #0
 800979c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f00a fea5 	bl	80144f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2203      	movs	r2, #3
 80097aa:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80097ae:	68bb      	ldr	r3, [r7, #8]
 80097b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d102      	bne.n	80097c0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2200      	movs	r2, #0
 80097be:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4618      	mov	r0, r3
 80097c6:	f004 fcec 	bl	800e1a2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	603b      	str	r3, [r7, #0]
 80097d0:	687e      	ldr	r6, [r7, #4]
 80097d2:	466d      	mov	r5, sp
 80097d4:	f106 0410 	add.w	r4, r6, #16
 80097d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80097da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80097dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80097de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80097e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80097e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80097e8:	1d33      	adds	r3, r6, #4
 80097ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80097ec:	6838      	ldr	r0, [r7, #0]
 80097ee:	f004 fbff 	bl	800dff0 <USB_CoreInit>
 80097f2:	4603      	mov	r3, r0
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d005      	beq.n	8009804 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2202      	movs	r2, #2
 80097fc:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8009800:	2301      	movs	r3, #1
 8009802:	e0d7      	b.n	80099b4 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	2100      	movs	r1, #0
 800980a:	4618      	mov	r0, r3
 800980c:	f004 fcda 	bl	800e1c4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009810:	2300      	movs	r3, #0
 8009812:	73fb      	strb	r3, [r7, #15]
 8009814:	e04a      	b.n	80098ac <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009816:	7bfa      	ldrb	r2, [r7, #15]
 8009818:	6879      	ldr	r1, [r7, #4]
 800981a:	4613      	mov	r3, r2
 800981c:	00db      	lsls	r3, r3, #3
 800981e:	4413      	add	r3, r2
 8009820:	009b      	lsls	r3, r3, #2
 8009822:	440b      	add	r3, r1
 8009824:	333d      	adds	r3, #61	@ 0x3d
 8009826:	2201      	movs	r2, #1
 8009828:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800982a:	7bfa      	ldrb	r2, [r7, #15]
 800982c:	6879      	ldr	r1, [r7, #4]
 800982e:	4613      	mov	r3, r2
 8009830:	00db      	lsls	r3, r3, #3
 8009832:	4413      	add	r3, r2
 8009834:	009b      	lsls	r3, r3, #2
 8009836:	440b      	add	r3, r1
 8009838:	333c      	adds	r3, #60	@ 0x3c
 800983a:	7bfa      	ldrb	r2, [r7, #15]
 800983c:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 800983e:	7bfa      	ldrb	r2, [r7, #15]
 8009840:	7bfb      	ldrb	r3, [r7, #15]
 8009842:	b298      	uxth	r0, r3
 8009844:	6879      	ldr	r1, [r7, #4]
 8009846:	4613      	mov	r3, r2
 8009848:	00db      	lsls	r3, r3, #3
 800984a:	4413      	add	r3, r2
 800984c:	009b      	lsls	r3, r3, #2
 800984e:	440b      	add	r3, r1
 8009850:	3356      	adds	r3, #86	@ 0x56
 8009852:	4602      	mov	r2, r0
 8009854:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009856:	7bfa      	ldrb	r2, [r7, #15]
 8009858:	6879      	ldr	r1, [r7, #4]
 800985a:	4613      	mov	r3, r2
 800985c:	00db      	lsls	r3, r3, #3
 800985e:	4413      	add	r3, r2
 8009860:	009b      	lsls	r3, r3, #2
 8009862:	440b      	add	r3, r1
 8009864:	3340      	adds	r3, #64	@ 0x40
 8009866:	2200      	movs	r2, #0
 8009868:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800986a:	7bfa      	ldrb	r2, [r7, #15]
 800986c:	6879      	ldr	r1, [r7, #4]
 800986e:	4613      	mov	r3, r2
 8009870:	00db      	lsls	r3, r3, #3
 8009872:	4413      	add	r3, r2
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	440b      	add	r3, r1
 8009878:	3344      	adds	r3, #68	@ 0x44
 800987a:	2200      	movs	r2, #0
 800987c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800987e:	7bfa      	ldrb	r2, [r7, #15]
 8009880:	6879      	ldr	r1, [r7, #4]
 8009882:	4613      	mov	r3, r2
 8009884:	00db      	lsls	r3, r3, #3
 8009886:	4413      	add	r3, r2
 8009888:	009b      	lsls	r3, r3, #2
 800988a:	440b      	add	r3, r1
 800988c:	3348      	adds	r3, #72	@ 0x48
 800988e:	2200      	movs	r2, #0
 8009890:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009892:	7bfa      	ldrb	r2, [r7, #15]
 8009894:	6879      	ldr	r1, [r7, #4]
 8009896:	4613      	mov	r3, r2
 8009898:	00db      	lsls	r3, r3, #3
 800989a:	4413      	add	r3, r2
 800989c:	009b      	lsls	r3, r3, #2
 800989e:	440b      	add	r3, r1
 80098a0:	334c      	adds	r3, #76	@ 0x4c
 80098a2:	2200      	movs	r2, #0
 80098a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80098a6:	7bfb      	ldrb	r3, [r7, #15]
 80098a8:	3301      	adds	r3, #1
 80098aa:	73fb      	strb	r3, [r7, #15]
 80098ac:	7bfa      	ldrb	r2, [r7, #15]
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	429a      	cmp	r2, r3
 80098b4:	d3af      	bcc.n	8009816 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80098b6:	2300      	movs	r3, #0
 80098b8:	73fb      	strb	r3, [r7, #15]
 80098ba:	e044      	b.n	8009946 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80098bc:	7bfa      	ldrb	r2, [r7, #15]
 80098be:	6879      	ldr	r1, [r7, #4]
 80098c0:	4613      	mov	r3, r2
 80098c2:	00db      	lsls	r3, r3, #3
 80098c4:	4413      	add	r3, r2
 80098c6:	009b      	lsls	r3, r3, #2
 80098c8:	440b      	add	r3, r1
 80098ca:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 80098ce:	2200      	movs	r2, #0
 80098d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80098d2:	7bfa      	ldrb	r2, [r7, #15]
 80098d4:	6879      	ldr	r1, [r7, #4]
 80098d6:	4613      	mov	r3, r2
 80098d8:	00db      	lsls	r3, r3, #3
 80098da:	4413      	add	r3, r2
 80098dc:	009b      	lsls	r3, r3, #2
 80098de:	440b      	add	r3, r1
 80098e0:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 80098e4:	7bfa      	ldrb	r2, [r7, #15]
 80098e6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80098e8:	7bfa      	ldrb	r2, [r7, #15]
 80098ea:	6879      	ldr	r1, [r7, #4]
 80098ec:	4613      	mov	r3, r2
 80098ee:	00db      	lsls	r3, r3, #3
 80098f0:	4413      	add	r3, r2
 80098f2:	009b      	lsls	r3, r3, #2
 80098f4:	440b      	add	r3, r1
 80098f6:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80098fa:	2200      	movs	r2, #0
 80098fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80098fe:	7bfa      	ldrb	r2, [r7, #15]
 8009900:	6879      	ldr	r1, [r7, #4]
 8009902:	4613      	mov	r3, r2
 8009904:	00db      	lsls	r3, r3, #3
 8009906:	4413      	add	r3, r2
 8009908:	009b      	lsls	r3, r3, #2
 800990a:	440b      	add	r3, r1
 800990c:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8009910:	2200      	movs	r2, #0
 8009912:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009914:	7bfa      	ldrb	r2, [r7, #15]
 8009916:	6879      	ldr	r1, [r7, #4]
 8009918:	4613      	mov	r3, r2
 800991a:	00db      	lsls	r3, r3, #3
 800991c:	4413      	add	r3, r2
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	440b      	add	r3, r1
 8009922:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8009926:	2200      	movs	r2, #0
 8009928:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800992a:	7bfa      	ldrb	r2, [r7, #15]
 800992c:	6879      	ldr	r1, [r7, #4]
 800992e:	4613      	mov	r3, r2
 8009930:	00db      	lsls	r3, r3, #3
 8009932:	4413      	add	r3, r2
 8009934:	009b      	lsls	r3, r3, #2
 8009936:	440b      	add	r3, r1
 8009938:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 800993c:	2200      	movs	r2, #0
 800993e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009940:	7bfb      	ldrb	r3, [r7, #15]
 8009942:	3301      	adds	r3, #1
 8009944:	73fb      	strb	r3, [r7, #15]
 8009946:	7bfa      	ldrb	r2, [r7, #15]
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	685b      	ldr	r3, [r3, #4]
 800994c:	429a      	cmp	r2, r3
 800994e:	d3b5      	bcc.n	80098bc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	603b      	str	r3, [r7, #0]
 8009956:	687e      	ldr	r6, [r7, #4]
 8009958:	466d      	mov	r5, sp
 800995a:	f106 0410 	add.w	r4, r6, #16
 800995e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009960:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009962:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009964:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009966:	e894 0003 	ldmia.w	r4, {r0, r1}
 800996a:	e885 0003 	stmia.w	r5, {r0, r1}
 800996e:	1d33      	adds	r3, r6, #4
 8009970:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009972:	6838      	ldr	r0, [r7, #0]
 8009974:	f004 fc72 	bl	800e25c <USB_DevInit>
 8009978:	4603      	mov	r3, r0
 800997a:	2b00      	cmp	r3, #0
 800997c:	d005      	beq.n	800998a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2202      	movs	r2, #2
 8009982:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8009986:	2301      	movs	r3, #1
 8009988:	e014      	b.n	80099b4 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2200      	movs	r2, #0
 800998e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2201      	movs	r2, #1
 8009996:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800999e:	2b01      	cmp	r3, #1
 80099a0:	d102      	bne.n	80099a8 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f001 f86a 	bl	800aa7c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4618      	mov	r0, r3
 80099ae:	f005 fc20 	bl	800f1f2 <USB_DevDisconnect>

  return HAL_OK;
 80099b2:	2300      	movs	r3, #0
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3714      	adds	r7, #20
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080099bc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b084      	sub	sp, #16
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80099d0:	2b01      	cmp	r3, #1
 80099d2:	d101      	bne.n	80099d8 <HAL_PCD_Start+0x1c>
 80099d4:	2302      	movs	r3, #2
 80099d6:	e01c      	b.n	8009a12 <HAL_PCD_Start+0x56>
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2201      	movs	r2, #1
 80099dc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099e4:	2b01      	cmp	r3, #1
 80099e6:	d105      	bne.n	80099f4 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099ec:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	4618      	mov	r0, r3
 80099fa:	f004 fbc1 	bl	800e180 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	4618      	mov	r0, r3
 8009a04:	f005 fbd4 	bl	800f1b0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8009a10:	2300      	movs	r3, #0
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3710      	adds	r7, #16
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}

08009a1a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009a1a:	b590      	push	{r4, r7, lr}
 8009a1c:	b08d      	sub	sp, #52	@ 0x34
 8009a1e:	af00      	add	r7, sp, #0
 8009a20:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a28:	6a3b      	ldr	r3, [r7, #32]
 8009a2a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4618      	mov	r0, r3
 8009a32:	f005 fc92 	bl	800f35a <USB_GetMode>
 8009a36:	4603      	mov	r3, r0
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	f040 847e 	bne.w	800a33a <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	4618      	mov	r0, r3
 8009a44:	f005 fbf6 	bl	800f234 <USB_ReadInterrupts>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	f000 8474 	beq.w	800a338 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8009a50:	69fb      	ldr	r3, [r7, #28]
 8009a52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a56:	689b      	ldr	r3, [r3, #8]
 8009a58:	0a1b      	lsrs	r3, r3, #8
 8009a5a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f005 fbe3 	bl	800f234 <USB_ReadInterrupts>
 8009a6e:	4603      	mov	r3, r0
 8009a70:	f003 0302 	and.w	r3, r3, #2
 8009a74:	2b02      	cmp	r3, #2
 8009a76:	d107      	bne.n	8009a88 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	695a      	ldr	r2, [r3, #20]
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f002 0202 	and.w	r2, r2, #2
 8009a86:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f005 fbd1 	bl	800f234 <USB_ReadInterrupts>
 8009a92:	4603      	mov	r3, r0
 8009a94:	f003 0310 	and.w	r3, r3, #16
 8009a98:	2b10      	cmp	r3, #16
 8009a9a:	d161      	bne.n	8009b60 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	699a      	ldr	r2, [r3, #24]
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f022 0210 	bic.w	r2, r2, #16
 8009aaa:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8009aac:	6a3b      	ldr	r3, [r7, #32]
 8009aae:	6a1b      	ldr	r3, [r3, #32]
 8009ab0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8009ab2:	69bb      	ldr	r3, [r7, #24]
 8009ab4:	f003 020f 	and.w	r2, r3, #15
 8009ab8:	4613      	mov	r3, r2
 8009aba:	00db      	lsls	r3, r3, #3
 8009abc:	4413      	add	r3, r2
 8009abe:	009b      	lsls	r3, r3, #2
 8009ac0:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8009ac4:	687a      	ldr	r2, [r7, #4]
 8009ac6:	4413      	add	r3, r2
 8009ac8:	3304      	adds	r3, #4
 8009aca:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8009acc:	69bb      	ldr	r3, [r7, #24]
 8009ace:	0c5b      	lsrs	r3, r3, #17
 8009ad0:	f003 030f 	and.w	r3, r3, #15
 8009ad4:	2b02      	cmp	r3, #2
 8009ad6:	d124      	bne.n	8009b22 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8009ad8:	69ba      	ldr	r2, [r7, #24]
 8009ada:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8009ade:	4013      	ands	r3, r2
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d035      	beq.n	8009b50 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8009ae8:	69bb      	ldr	r3, [r7, #24]
 8009aea:	091b      	lsrs	r3, r3, #4
 8009aec:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009aee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009af2:	b29b      	uxth	r3, r3
 8009af4:	461a      	mov	r2, r3
 8009af6:	6a38      	ldr	r0, [r7, #32]
 8009af8:	f005 fa08 	bl	800ef0c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009afc:	697b      	ldr	r3, [r7, #20]
 8009afe:	68da      	ldr	r2, [r3, #12]
 8009b00:	69bb      	ldr	r3, [r7, #24]
 8009b02:	091b      	lsrs	r3, r3, #4
 8009b04:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009b08:	441a      	add	r2, r3
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009b0e:	697b      	ldr	r3, [r7, #20]
 8009b10:	695a      	ldr	r2, [r3, #20]
 8009b12:	69bb      	ldr	r3, [r7, #24]
 8009b14:	091b      	lsrs	r3, r3, #4
 8009b16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009b1a:	441a      	add	r2, r3
 8009b1c:	697b      	ldr	r3, [r7, #20]
 8009b1e:	615a      	str	r2, [r3, #20]
 8009b20:	e016      	b.n	8009b50 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8009b22:	69bb      	ldr	r3, [r7, #24]
 8009b24:	0c5b      	lsrs	r3, r3, #17
 8009b26:	f003 030f 	and.w	r3, r3, #15
 8009b2a:	2b06      	cmp	r3, #6
 8009b2c:	d110      	bne.n	8009b50 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8009b34:	2208      	movs	r2, #8
 8009b36:	4619      	mov	r1, r3
 8009b38:	6a38      	ldr	r0, [r7, #32]
 8009b3a:	f005 f9e7 	bl	800ef0c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009b3e:	697b      	ldr	r3, [r7, #20]
 8009b40:	695a      	ldr	r2, [r3, #20]
 8009b42:	69bb      	ldr	r3, [r7, #24]
 8009b44:	091b      	lsrs	r3, r3, #4
 8009b46:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009b4a:	441a      	add	r2, r3
 8009b4c:	697b      	ldr	r3, [r7, #20]
 8009b4e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	699a      	ldr	r2, [r3, #24]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f042 0210 	orr.w	r2, r2, #16
 8009b5e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	4618      	mov	r0, r3
 8009b66:	f005 fb65 	bl	800f234 <USB_ReadInterrupts>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009b70:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009b74:	f040 80a7 	bne.w	8009cc6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	4618      	mov	r0, r3
 8009b82:	f005 fb6a 	bl	800f25a <USB_ReadDevAllOutEpInterrupt>
 8009b86:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8009b88:	e099      	b.n	8009cbe <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8009b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b8c:	f003 0301 	and.w	r3, r3, #1
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	f000 808e 	beq.w	8009cb2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b9c:	b2d2      	uxtb	r2, r2
 8009b9e:	4611      	mov	r1, r2
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	f005 fb8e 	bl	800f2c2 <USB_ReadDevOutEPInterrupt>
 8009ba6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	f003 0301 	and.w	r3, r3, #1
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d00c      	beq.n	8009bcc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8009bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bb4:	015a      	lsls	r2, r3, #5
 8009bb6:	69fb      	ldr	r3, [r7, #28]
 8009bb8:	4413      	add	r3, r2
 8009bba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	2301      	movs	r3, #1
 8009bc2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8009bc4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f000 fe7e 	bl	800a8c8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	f003 0308 	and.w	r3, r3, #8
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d00c      	beq.n	8009bf0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bd8:	015a      	lsls	r2, r3, #5
 8009bda:	69fb      	ldr	r3, [r7, #28]
 8009bdc:	4413      	add	r3, r2
 8009bde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009be2:	461a      	mov	r2, r3
 8009be4:	2308      	movs	r3, #8
 8009be6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8009be8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 feba 	bl	800a964 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	f003 0310 	and.w	r3, r3, #16
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d008      	beq.n	8009c0c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8009bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bfc:	015a      	lsls	r2, r3, #5
 8009bfe:	69fb      	ldr	r3, [r7, #28]
 8009c00:	4413      	add	r3, r2
 8009c02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c06:	461a      	mov	r2, r3
 8009c08:	2310      	movs	r3, #16
 8009c0a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8009c0c:	693b      	ldr	r3, [r7, #16]
 8009c0e:	f003 0302 	and.w	r3, r3, #2
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d030      	beq.n	8009c78 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8009c16:	6a3b      	ldr	r3, [r7, #32]
 8009c18:	695b      	ldr	r3, [r3, #20]
 8009c1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c1e:	2b80      	cmp	r3, #128	@ 0x80
 8009c20:	d109      	bne.n	8009c36 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8009c22:	69fb      	ldr	r3, [r7, #28]
 8009c24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	69fa      	ldr	r2, [r7, #28]
 8009c2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009c30:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009c34:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8009c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c38:	4613      	mov	r3, r2
 8009c3a:	00db      	lsls	r3, r3, #3
 8009c3c:	4413      	add	r3, r2
 8009c3e:	009b      	lsls	r3, r3, #2
 8009c40:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8009c44:	687a      	ldr	r2, [r7, #4]
 8009c46:	4413      	add	r3, r2
 8009c48:	3304      	adds	r3, #4
 8009c4a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009c4c:	697b      	ldr	r3, [r7, #20]
 8009c4e:	78db      	ldrb	r3, [r3, #3]
 8009c50:	2b01      	cmp	r3, #1
 8009c52:	d108      	bne.n	8009c66 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	2200      	movs	r2, #0
 8009c58:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c5c:	b2db      	uxtb	r3, r3
 8009c5e:	4619      	mov	r1, r3
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f00a fda1 	bl	80147a8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8009c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c68:	015a      	lsls	r2, r3, #5
 8009c6a:	69fb      	ldr	r3, [r7, #28]
 8009c6c:	4413      	add	r3, r2
 8009c6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c72:	461a      	mov	r2, r3
 8009c74:	2302      	movs	r3, #2
 8009c76:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009c78:	693b      	ldr	r3, [r7, #16]
 8009c7a:	f003 0320 	and.w	r3, r3, #32
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d008      	beq.n	8009c94 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c84:	015a      	lsls	r2, r3, #5
 8009c86:	69fb      	ldr	r3, [r7, #28]
 8009c88:	4413      	add	r3, r2
 8009c8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c8e:	461a      	mov	r2, r3
 8009c90:	2320      	movs	r3, #32
 8009c92:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009c94:	693b      	ldr	r3, [r7, #16]
 8009c96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d009      	beq.n	8009cb2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8009c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ca0:	015a      	lsls	r2, r3, #5
 8009ca2:	69fb      	ldr	r3, [r7, #28]
 8009ca4:	4413      	add	r3, r2
 8009ca6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009caa:	461a      	mov	r2, r3
 8009cac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009cb0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8009cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cb4:	3301      	adds	r3, #1
 8009cb6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8009cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cba:	085b      	lsrs	r3, r3, #1
 8009cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8009cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	f47f af62 	bne.w	8009b8a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f005 fab2 	bl	800f234 <USB_ReadInterrupts>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009cd6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009cda:	f040 80a4 	bne.w	8009e26 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f005 fad3 	bl	800f28e <USB_ReadDevAllInEpInterrupt>
 8009ce8:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8009cea:	2300      	movs	r3, #0
 8009cec:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8009cee:	e096      	b.n	8009e1e <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cf2:	f003 0301 	and.w	r3, r3, #1
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	f000 808b 	beq.w	8009e12 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d02:	b2d2      	uxtb	r2, r2
 8009d04:	4611      	mov	r1, r2
 8009d06:	4618      	mov	r0, r3
 8009d08:	f005 faf9 	bl	800f2fe <USB_ReadDevInEPInterrupt>
 8009d0c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009d0e:	693b      	ldr	r3, [r7, #16]
 8009d10:	f003 0301 	and.w	r3, r3, #1
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d020      	beq.n	8009d5a <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d1a:	f003 030f 	and.w	r3, r3, #15
 8009d1e:	2201      	movs	r2, #1
 8009d20:	fa02 f303 	lsl.w	r3, r2, r3
 8009d24:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009d26:	69fb      	ldr	r3, [r7, #28]
 8009d28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	43db      	mvns	r3, r3
 8009d32:	69f9      	ldr	r1, [r7, #28]
 8009d34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009d38:	4013      	ands	r3, r2
 8009d3a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d3e:	015a      	lsls	r2, r3, #5
 8009d40:	69fb      	ldr	r3, [r7, #28]
 8009d42:	4413      	add	r3, r2
 8009d44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d48:	461a      	mov	r2, r3
 8009d4a:	2301      	movs	r3, #1
 8009d4c:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d50:	b2db      	uxtb	r3, r3
 8009d52:	4619      	mov	r1, r3
 8009d54:	6878      	ldr	r0, [r7, #4]
 8009d56:	f00a fc92 	bl	801467e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009d5a:	693b      	ldr	r3, [r7, #16]
 8009d5c:	f003 0308 	and.w	r3, r3, #8
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d008      	beq.n	8009d76 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8009d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d66:	015a      	lsls	r2, r3, #5
 8009d68:	69fb      	ldr	r3, [r7, #28]
 8009d6a:	4413      	add	r3, r2
 8009d6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d70:	461a      	mov	r2, r3
 8009d72:	2308      	movs	r3, #8
 8009d74:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009d76:	693b      	ldr	r3, [r7, #16]
 8009d78:	f003 0310 	and.w	r3, r3, #16
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d008      	beq.n	8009d92 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d82:	015a      	lsls	r2, r3, #5
 8009d84:	69fb      	ldr	r3, [r7, #28]
 8009d86:	4413      	add	r3, r2
 8009d88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d8c:	461a      	mov	r2, r3
 8009d8e:	2310      	movs	r3, #16
 8009d90:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d008      	beq.n	8009dae <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d9e:	015a      	lsls	r2, r3, #5
 8009da0:	69fb      	ldr	r3, [r7, #28]
 8009da2:	4413      	add	r3, r2
 8009da4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009da8:	461a      	mov	r2, r3
 8009daa:	2340      	movs	r3, #64	@ 0x40
 8009dac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009dae:	693b      	ldr	r3, [r7, #16]
 8009db0:	f003 0302 	and.w	r3, r3, #2
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d023      	beq.n	8009e00 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8009db8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009dba:	6a38      	ldr	r0, [r7, #32]
 8009dbc:	f004 fb90 	bl	800e4e0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8009dc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009dc2:	4613      	mov	r3, r2
 8009dc4:	00db      	lsls	r3, r3, #3
 8009dc6:	4413      	add	r3, r2
 8009dc8:	009b      	lsls	r3, r3, #2
 8009dca:	3338      	adds	r3, #56	@ 0x38
 8009dcc:	687a      	ldr	r2, [r7, #4]
 8009dce:	4413      	add	r3, r2
 8009dd0:	3304      	adds	r3, #4
 8009dd2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009dd4:	697b      	ldr	r3, [r7, #20]
 8009dd6:	78db      	ldrb	r3, [r3, #3]
 8009dd8:	2b01      	cmp	r3, #1
 8009dda:	d108      	bne.n	8009dee <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8009ddc:	697b      	ldr	r3, [r7, #20]
 8009dde:	2200      	movs	r2, #0
 8009de0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009de4:	b2db      	uxtb	r3, r3
 8009de6:	4619      	mov	r1, r3
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f00a fcef 	bl	80147cc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009df0:	015a      	lsls	r2, r3, #5
 8009df2:	69fb      	ldr	r3, [r7, #28]
 8009df4:	4413      	add	r3, r2
 8009df6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dfa:	461a      	mov	r2, r3
 8009dfc:	2302      	movs	r3, #2
 8009dfe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d003      	beq.n	8009e12 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8009e0a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f000 fcd2 	bl	800a7b6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e14:	3301      	adds	r3, #1
 8009e16:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8009e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e1a:	085b      	lsrs	r3, r3, #1
 8009e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8009e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	f47f af65 	bne.w	8009cf0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	f005 fa02 	bl	800f234 <USB_ReadInterrupts>
 8009e30:	4603      	mov	r3, r0
 8009e32:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009e36:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009e3a:	d122      	bne.n	8009e82 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009e3c:	69fb      	ldr	r3, [r7, #28]
 8009e3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e42:	685b      	ldr	r3, [r3, #4]
 8009e44:	69fa      	ldr	r2, [r7, #28]
 8009e46:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009e4a:	f023 0301 	bic.w	r3, r3, #1
 8009e4e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 8009e56:	2b01      	cmp	r3, #1
 8009e58:	d108      	bne.n	8009e6c <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009e62:	2100      	movs	r1, #0
 8009e64:	6878      	ldr	r0, [r7, #4]
 8009e66:	f00a ff23 	bl	8014cb0 <HAL_PCDEx_LPM_Callback>
 8009e6a:	e002      	b.n	8009e72 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f00a fc73 	bl	8014758 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	695a      	ldr	r2, [r3, #20]
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8009e80:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	4618      	mov	r0, r3
 8009e88:	f005 f9d4 	bl	800f234 <USB_ReadInterrupts>
 8009e8c:	4603      	mov	r3, r0
 8009e8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009e92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009e96:	d112      	bne.n	8009ebe <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009e98:	69fb      	ldr	r3, [r7, #28]
 8009e9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e9e:	689b      	ldr	r3, [r3, #8]
 8009ea0:	f003 0301 	and.w	r3, r3, #1
 8009ea4:	2b01      	cmp	r3, #1
 8009ea6:	d102      	bne.n	8009eae <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	f00a fc2f 	bl	801470c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	695a      	ldr	r2, [r3, #20]
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8009ebc:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f005 f9b6 	bl	800f234 <USB_ReadInterrupts>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009ece:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ed2:	d121      	bne.n	8009f18 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	695a      	ldr	r2, [r3, #20]
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8009ee2:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d111      	bne.n	8009f12 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2201      	movs	r2, #1
 8009ef2:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009efc:	089b      	lsrs	r3, r3, #2
 8009efe:	f003 020f 	and.w	r2, r3, #15
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f8c3 24f8 	str.w	r2, [r3, #1272]	@ 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009f08:	2101      	movs	r1, #1
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	f00a fed0 	bl	8014cb0 <HAL_PCDEx_LPM_Callback>
 8009f10:	e002      	b.n	8009f18 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009f12:	6878      	ldr	r0, [r7, #4]
 8009f14:	f00a fbfa 	bl	801470c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f005 f989 	bl	800f234 <USB_ReadInterrupts>
 8009f22:	4603      	mov	r3, r0
 8009f24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009f28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f2c:	f040 80b5 	bne.w	800a09a <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009f30:	69fb      	ldr	r3, [r7, #28]
 8009f32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f36:	685b      	ldr	r3, [r3, #4]
 8009f38:	69fa      	ldr	r2, [r7, #28]
 8009f3a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f3e:	f023 0301 	bic.w	r3, r3, #1
 8009f42:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	2110      	movs	r1, #16
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f004 fac8 	bl	800e4e0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009f50:	2300      	movs	r3, #0
 8009f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f54:	e046      	b.n	8009fe4 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009f56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f58:	015a      	lsls	r2, r3, #5
 8009f5a:	69fb      	ldr	r3, [r7, #28]
 8009f5c:	4413      	add	r3, r2
 8009f5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f62:	461a      	mov	r2, r3
 8009f64:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009f68:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f6c:	015a      	lsls	r2, r3, #5
 8009f6e:	69fb      	ldr	r3, [r7, #28]
 8009f70:	4413      	add	r3, r2
 8009f72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f7a:	0151      	lsls	r1, r2, #5
 8009f7c:	69fa      	ldr	r2, [r7, #28]
 8009f7e:	440a      	add	r2, r1
 8009f80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f84:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009f88:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f8c:	015a      	lsls	r2, r3, #5
 8009f8e:	69fb      	ldr	r3, [r7, #28]
 8009f90:	4413      	add	r3, r2
 8009f92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f96:	461a      	mov	r2, r3
 8009f98:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009f9c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fa0:	015a      	lsls	r2, r3, #5
 8009fa2:	69fb      	ldr	r3, [r7, #28]
 8009fa4:	4413      	add	r3, r2
 8009fa6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fae:	0151      	lsls	r1, r2, #5
 8009fb0:	69fa      	ldr	r2, [r7, #28]
 8009fb2:	440a      	add	r2, r1
 8009fb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009fb8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009fbc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fc0:	015a      	lsls	r2, r3, #5
 8009fc2:	69fb      	ldr	r3, [r7, #28]
 8009fc4:	4413      	add	r3, r2
 8009fc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fce:	0151      	lsls	r1, r2, #5
 8009fd0:	69fa      	ldr	r2, [r7, #28]
 8009fd2:	440a      	add	r2, r1
 8009fd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009fd8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009fdc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fe0:	3301      	adds	r3, #1
 8009fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	685b      	ldr	r3, [r3, #4]
 8009fe8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fea:	429a      	cmp	r2, r3
 8009fec:	d3b3      	bcc.n	8009f56 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009fee:	69fb      	ldr	r3, [r7, #28]
 8009ff0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ff4:	69db      	ldr	r3, [r3, #28]
 8009ff6:	69fa      	ldr	r2, [r7, #28]
 8009ff8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009ffc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800a000:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a006:	2b00      	cmp	r3, #0
 800a008:	d016      	beq.n	800a038 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800a00a:	69fb      	ldr	r3, [r7, #28]
 800a00c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a010:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a014:	69fa      	ldr	r2, [r7, #28]
 800a016:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a01a:	f043 030b 	orr.w	r3, r3, #11
 800a01e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800a022:	69fb      	ldr	r3, [r7, #28]
 800a024:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a02a:	69fa      	ldr	r2, [r7, #28]
 800a02c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a030:	f043 030b 	orr.w	r3, r3, #11
 800a034:	6453      	str	r3, [r2, #68]	@ 0x44
 800a036:	e015      	b.n	800a064 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800a038:	69fb      	ldr	r3, [r7, #28]
 800a03a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a03e:	695b      	ldr	r3, [r3, #20]
 800a040:	69fa      	ldr	r2, [r7, #28]
 800a042:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a046:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a04a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800a04e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800a050:	69fb      	ldr	r3, [r7, #28]
 800a052:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a056:	691b      	ldr	r3, [r3, #16]
 800a058:	69fa      	ldr	r2, [r7, #28]
 800a05a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a05e:	f043 030b 	orr.w	r3, r3, #11
 800a062:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800a064:	69fb      	ldr	r3, [r7, #28]
 800a066:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	69fa      	ldr	r2, [r7, #28]
 800a06e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a072:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a076:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681a      	ldr	r2, [r3, #0]
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800a082:	4619      	mov	r1, r3
 800a084:	4610      	mov	r0, r2
 800a086:	f005 f999 	bl	800f3bc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	695a      	ldr	r2, [r3, #20]
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800a098:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f005 f8c8 	bl	800f234 <USB_ReadInterrupts>
 800a0a4:	4603      	mov	r3, r0
 800a0a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a0aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a0ae:	d124      	bne.n	800a0fa <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	f005 f95e 	bl	800f376 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	4618      	mov	r0, r3
 800a0c0:	f004 fa8b 	bl	800e5da <USB_GetDevSpeed>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	461a      	mov	r2, r3
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681c      	ldr	r4, [r3, #0]
 800a0d0:	f001 fc0c 	bl	800b8ec <HAL_RCC_GetHCLKFreq>
 800a0d4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800a0da:	b2db      	uxtb	r3, r3
 800a0dc:	461a      	mov	r2, r3
 800a0de:	4620      	mov	r0, r4
 800a0e0:	f003 ffb2 	bl	800e048 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f00a faf2 	bl	80146ce <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	695a      	ldr	r2, [r3, #20]
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800a0f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	4618      	mov	r0, r3
 800a100:	f005 f898 	bl	800f234 <USB_ReadInterrupts>
 800a104:	4603      	mov	r3, r0
 800a106:	f003 0308 	and.w	r3, r3, #8
 800a10a:	2b08      	cmp	r3, #8
 800a10c:	d10a      	bne.n	800a124 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f00a facf 	bl	80146b2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	695a      	ldr	r2, [r3, #20]
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	f002 0208 	and.w	r2, r2, #8
 800a122:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	4618      	mov	r0, r3
 800a12a:	f005 f883 	bl	800f234 <USB_ReadInterrupts>
 800a12e:	4603      	mov	r3, r0
 800a130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a134:	2b80      	cmp	r3, #128	@ 0x80
 800a136:	d122      	bne.n	800a17e <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800a138:	6a3b      	ldr	r3, [r7, #32]
 800a13a:	699b      	ldr	r3, [r3, #24]
 800a13c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a140:	6a3b      	ldr	r3, [r7, #32]
 800a142:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a144:	2301      	movs	r3, #1
 800a146:	627b      	str	r3, [r7, #36]	@ 0x24
 800a148:	e014      	b.n	800a174 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a14a:	6879      	ldr	r1, [r7, #4]
 800a14c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a14e:	4613      	mov	r3, r2
 800a150:	00db      	lsls	r3, r3, #3
 800a152:	4413      	add	r3, r2
 800a154:	009b      	lsls	r3, r3, #2
 800a156:	440b      	add	r3, r1
 800a158:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 800a15c:	781b      	ldrb	r3, [r3, #0]
 800a15e:	2b01      	cmp	r3, #1
 800a160:	d105      	bne.n	800a16e <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800a162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a164:	b2db      	uxtb	r3, r3
 800a166:	4619      	mov	r1, r3
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	f000 faf3 	bl	800a754 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a16e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a170:	3301      	adds	r3, #1
 800a172:	627b      	str	r3, [r7, #36]	@ 0x24
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	685b      	ldr	r3, [r3, #4]
 800a178:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a17a:	429a      	cmp	r2, r3
 800a17c:	d3e5      	bcc.n	800a14a <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	4618      	mov	r0, r3
 800a184:	f005 f856 	bl	800f234 <USB_ReadInterrupts>
 800a188:	4603      	mov	r3, r0
 800a18a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a18e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a192:	d13b      	bne.n	800a20c <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a194:	2301      	movs	r3, #1
 800a196:	627b      	str	r3, [r7, #36]	@ 0x24
 800a198:	e02b      	b.n	800a1f2 <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19c:	015a      	lsls	r2, r3, #5
 800a19e:	69fb      	ldr	r3, [r7, #28]
 800a1a0:	4413      	add	r3, r2
 800a1a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a1aa:	6879      	ldr	r1, [r7, #4]
 800a1ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1ae:	4613      	mov	r3, r2
 800a1b0:	00db      	lsls	r3, r3, #3
 800a1b2:	4413      	add	r3, r2
 800a1b4:	009b      	lsls	r3, r3, #2
 800a1b6:	440b      	add	r3, r1
 800a1b8:	3340      	adds	r3, #64	@ 0x40
 800a1ba:	781b      	ldrb	r3, [r3, #0]
 800a1bc:	2b01      	cmp	r3, #1
 800a1be:	d115      	bne.n	800a1ec <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800a1c0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	da12      	bge.n	800a1ec <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800a1c6:	6879      	ldr	r1, [r7, #4]
 800a1c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1ca:	4613      	mov	r3, r2
 800a1cc:	00db      	lsls	r3, r3, #3
 800a1ce:	4413      	add	r3, r2
 800a1d0:	009b      	lsls	r3, r3, #2
 800a1d2:	440b      	add	r3, r1
 800a1d4:	333f      	adds	r3, #63	@ 0x3f
 800a1d6:	2201      	movs	r2, #1
 800a1d8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800a1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1dc:	b2db      	uxtb	r3, r3
 800a1de:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a1e2:	b2db      	uxtb	r3, r3
 800a1e4:	4619      	mov	r1, r3
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f000 fab4 	bl	800a754 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a1ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ee:	3301      	adds	r3, #1
 800a1f0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	685b      	ldr	r3, [r3, #4]
 800a1f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1f8:	429a      	cmp	r2, r3
 800a1fa:	d3ce      	bcc.n	800a19a <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	695a      	ldr	r2, [r3, #20]
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800a20a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	4618      	mov	r0, r3
 800a212:	f005 f80f 	bl	800f234 <USB_ReadInterrupts>
 800a216:	4603      	mov	r3, r0
 800a218:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a21c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a220:	d155      	bne.n	800a2ce <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a222:	2301      	movs	r3, #1
 800a224:	627b      	str	r3, [r7, #36]	@ 0x24
 800a226:	e045      	b.n	800a2b4 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800a228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a22a:	015a      	lsls	r2, r3, #5
 800a22c:	69fb      	ldr	r3, [r7, #28]
 800a22e:	4413      	add	r3, r2
 800a230:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a238:	6879      	ldr	r1, [r7, #4]
 800a23a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a23c:	4613      	mov	r3, r2
 800a23e:	00db      	lsls	r3, r3, #3
 800a240:	4413      	add	r3, r2
 800a242:	009b      	lsls	r3, r3, #2
 800a244:	440b      	add	r3, r1
 800a246:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800a24a:	781b      	ldrb	r3, [r3, #0]
 800a24c:	2b01      	cmp	r3, #1
 800a24e:	d12e      	bne.n	800a2ae <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a250:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800a252:	2b00      	cmp	r3, #0
 800a254:	da2b      	bge.n	800a2ae <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800a256:	69bb      	ldr	r3, [r7, #24]
 800a258:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 800a262:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800a266:	429a      	cmp	r2, r3
 800a268:	d121      	bne.n	800a2ae <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800a26a:	6879      	ldr	r1, [r7, #4]
 800a26c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a26e:	4613      	mov	r3, r2
 800a270:	00db      	lsls	r3, r3, #3
 800a272:	4413      	add	r3, r2
 800a274:	009b      	lsls	r3, r3, #2
 800a276:	440b      	add	r3, r1
 800a278:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 800a27c:	2201      	movs	r2, #1
 800a27e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800a280:	6a3b      	ldr	r3, [r7, #32]
 800a282:	699b      	ldr	r3, [r3, #24]
 800a284:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a288:	6a3b      	ldr	r3, [r7, #32]
 800a28a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800a28c:	6a3b      	ldr	r3, [r7, #32]
 800a28e:	695b      	ldr	r3, [r3, #20]
 800a290:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a294:	2b00      	cmp	r3, #0
 800a296:	d10a      	bne.n	800a2ae <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800a298:	69fb      	ldr	r3, [r7, #28]
 800a29a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a29e:	685b      	ldr	r3, [r3, #4]
 800a2a0:	69fa      	ldr	r2, [r7, #28]
 800a2a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a2a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a2aa:	6053      	str	r3, [r2, #4]
            break;
 800a2ac:	e007      	b.n	800a2be <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a2ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b0:	3301      	adds	r3, #1
 800a2b2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	685b      	ldr	r3, [r3, #4]
 800a2b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2ba:	429a      	cmp	r2, r3
 800a2bc:	d3b4      	bcc.n	800a228 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	695a      	ldr	r2, [r3, #20]
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800a2cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f004 ffae 	bl	800f234 <USB_ReadInterrupts>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a2de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2e2:	d10a      	bne.n	800a2fa <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800a2e4:	6878      	ldr	r0, [r7, #4]
 800a2e6:	f00a fa83 	bl	80147f0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	695a      	ldr	r2, [r3, #20]
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800a2f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	4618      	mov	r0, r3
 800a300:	f004 ff98 	bl	800f234 <USB_ReadInterrupts>
 800a304:	4603      	mov	r3, r0
 800a306:	f003 0304 	and.w	r3, r3, #4
 800a30a:	2b04      	cmp	r3, #4
 800a30c:	d115      	bne.n	800a33a <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800a316:	69bb      	ldr	r3, [r7, #24]
 800a318:	f003 0304 	and.w	r3, r3, #4
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d002      	beq.n	800a326 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	f00a fa73 	bl	801480c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	6859      	ldr	r1, [r3, #4]
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	69ba      	ldr	r2, [r7, #24]
 800a332:	430a      	orrs	r2, r1
 800a334:	605a      	str	r2, [r3, #4]
 800a336:	e000      	b.n	800a33a <HAL_PCD_IRQHandler+0x920>
      return;
 800a338:	bf00      	nop
    }
  }
}
 800a33a:	3734      	adds	r7, #52	@ 0x34
 800a33c:	46bd      	mov	sp, r7
 800a33e:	bd90      	pop	{r4, r7, pc}

0800a340 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b082      	sub	sp, #8
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
 800a348:	460b      	mov	r3, r1
 800a34a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800a352:	2b01      	cmp	r3, #1
 800a354:	d101      	bne.n	800a35a <HAL_PCD_SetAddress+0x1a>
 800a356:	2302      	movs	r3, #2
 800a358:	e013      	b.n	800a382 <HAL_PCD_SetAddress+0x42>
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2201      	movs	r2, #1
 800a35e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	78fa      	ldrb	r2, [r7, #3]
 800a366:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	78fa      	ldrb	r2, [r7, #3]
 800a370:	4611      	mov	r1, r2
 800a372:	4618      	mov	r0, r3
 800a374:	f004 fef6 	bl	800f164 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2200      	movs	r2, #0
 800a37c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 800a380:	2300      	movs	r3, #0
}
 800a382:	4618      	mov	r0, r3
 800a384:	3708      	adds	r7, #8
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}

0800a38a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800a38a:	b580      	push	{r7, lr}
 800a38c:	b084      	sub	sp, #16
 800a38e:	af00      	add	r7, sp, #0
 800a390:	6078      	str	r0, [r7, #4]
 800a392:	4608      	mov	r0, r1
 800a394:	4611      	mov	r1, r2
 800a396:	461a      	mov	r2, r3
 800a398:	4603      	mov	r3, r0
 800a39a:	70fb      	strb	r3, [r7, #3]
 800a39c:	460b      	mov	r3, r1
 800a39e:	803b      	strh	r3, [r7, #0]
 800a3a0:	4613      	mov	r3, r2
 800a3a2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a3a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	da0f      	bge.n	800a3d0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a3b0:	78fb      	ldrb	r3, [r7, #3]
 800a3b2:	f003 020f 	and.w	r2, r3, #15
 800a3b6:	4613      	mov	r3, r2
 800a3b8:	00db      	lsls	r3, r3, #3
 800a3ba:	4413      	add	r3, r2
 800a3bc:	009b      	lsls	r3, r3, #2
 800a3be:	3338      	adds	r3, #56	@ 0x38
 800a3c0:	687a      	ldr	r2, [r7, #4]
 800a3c2:	4413      	add	r3, r2
 800a3c4:	3304      	adds	r3, #4
 800a3c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	2201      	movs	r2, #1
 800a3cc:	705a      	strb	r2, [r3, #1]
 800a3ce:	e00f      	b.n	800a3f0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a3d0:	78fb      	ldrb	r3, [r7, #3]
 800a3d2:	f003 020f 	and.w	r2, r3, #15
 800a3d6:	4613      	mov	r3, r2
 800a3d8:	00db      	lsls	r3, r3, #3
 800a3da:	4413      	add	r3, r2
 800a3dc:	009b      	lsls	r3, r3, #2
 800a3de:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800a3e2:	687a      	ldr	r2, [r7, #4]
 800a3e4:	4413      	add	r3, r2
 800a3e6:	3304      	adds	r3, #4
 800a3e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800a3f0:	78fb      	ldrb	r3, [r7, #3]
 800a3f2:	f003 030f 	and.w	r3, r3, #15
 800a3f6:	b2da      	uxtb	r2, r3
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800a3fc:	883a      	ldrh	r2, [r7, #0]
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	78ba      	ldrb	r2, [r7, #2]
 800a406:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	785b      	ldrb	r3, [r3, #1]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d004      	beq.n	800a41a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	781b      	ldrb	r3, [r3, #0]
 800a414:	461a      	mov	r2, r3
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800a41a:	78bb      	ldrb	r3, [r7, #2]
 800a41c:	2b02      	cmp	r3, #2
 800a41e:	d102      	bne.n	800a426 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	2200      	movs	r2, #0
 800a424:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800a42c:	2b01      	cmp	r3, #1
 800a42e:	d101      	bne.n	800a434 <HAL_PCD_EP_Open+0xaa>
 800a430:	2302      	movs	r3, #2
 800a432:	e00e      	b.n	800a452 <HAL_PCD_EP_Open+0xc8>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2201      	movs	r2, #1
 800a438:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	68f9      	ldr	r1, [r7, #12]
 800a442:	4618      	mov	r0, r3
 800a444:	f004 f8e8 	bl	800e618 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2200      	movs	r2, #0
 800a44c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 800a450:	7afb      	ldrb	r3, [r7, #11]
}
 800a452:	4618      	mov	r0, r3
 800a454:	3710      	adds	r7, #16
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}

0800a45a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a45a:	b580      	push	{r7, lr}
 800a45c:	b084      	sub	sp, #16
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
 800a462:	460b      	mov	r3, r1
 800a464:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a466:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	da0f      	bge.n	800a48e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a46e:	78fb      	ldrb	r3, [r7, #3]
 800a470:	f003 020f 	and.w	r2, r3, #15
 800a474:	4613      	mov	r3, r2
 800a476:	00db      	lsls	r3, r3, #3
 800a478:	4413      	add	r3, r2
 800a47a:	009b      	lsls	r3, r3, #2
 800a47c:	3338      	adds	r3, #56	@ 0x38
 800a47e:	687a      	ldr	r2, [r7, #4]
 800a480:	4413      	add	r3, r2
 800a482:	3304      	adds	r3, #4
 800a484:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	2201      	movs	r2, #1
 800a48a:	705a      	strb	r2, [r3, #1]
 800a48c:	e00f      	b.n	800a4ae <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a48e:	78fb      	ldrb	r3, [r7, #3]
 800a490:	f003 020f 	and.w	r2, r3, #15
 800a494:	4613      	mov	r3, r2
 800a496:	00db      	lsls	r3, r3, #3
 800a498:	4413      	add	r3, r2
 800a49a:	009b      	lsls	r3, r3, #2
 800a49c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800a4a0:	687a      	ldr	r2, [r7, #4]
 800a4a2:	4413      	add	r3, r2
 800a4a4:	3304      	adds	r3, #4
 800a4a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800a4ae:	78fb      	ldrb	r3, [r7, #3]
 800a4b0:	f003 030f 	and.w	r3, r3, #15
 800a4b4:	b2da      	uxtb	r2, r3
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800a4c0:	2b01      	cmp	r3, #1
 800a4c2:	d101      	bne.n	800a4c8 <HAL_PCD_EP_Close+0x6e>
 800a4c4:	2302      	movs	r3, #2
 800a4c6:	e00e      	b.n	800a4e6 <HAL_PCD_EP_Close+0x8c>
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	68f9      	ldr	r1, [r7, #12]
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f004 f926 	bl	800e728 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 800a4e4:	2300      	movs	r3, #0
}
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	3710      	adds	r7, #16
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	bd80      	pop	{r7, pc}

0800a4ee <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a4ee:	b580      	push	{r7, lr}
 800a4f0:	b086      	sub	sp, #24
 800a4f2:	af00      	add	r7, sp, #0
 800a4f4:	60f8      	str	r0, [r7, #12]
 800a4f6:	607a      	str	r2, [r7, #4]
 800a4f8:	603b      	str	r3, [r7, #0]
 800a4fa:	460b      	mov	r3, r1
 800a4fc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a4fe:	7afb      	ldrb	r3, [r7, #11]
 800a500:	f003 020f 	and.w	r2, r3, #15
 800a504:	4613      	mov	r3, r2
 800a506:	00db      	lsls	r3, r3, #3
 800a508:	4413      	add	r3, r2
 800a50a:	009b      	lsls	r3, r3, #2
 800a50c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800a510:	68fa      	ldr	r2, [r7, #12]
 800a512:	4413      	add	r3, r2
 800a514:	3304      	adds	r3, #4
 800a516:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a518:	697b      	ldr	r3, [r7, #20]
 800a51a:	687a      	ldr	r2, [r7, #4]
 800a51c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a51e:	697b      	ldr	r3, [r7, #20]
 800a520:	683a      	ldr	r2, [r7, #0]
 800a522:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	2200      	movs	r2, #0
 800a528:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	2200      	movs	r2, #0
 800a52e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a530:	7afb      	ldrb	r3, [r7, #11]
 800a532:	f003 030f 	and.w	r3, r3, #15
 800a536:	b2da      	uxtb	r2, r3
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	6979      	ldr	r1, [r7, #20]
 800a542:	4618      	mov	r0, r3
 800a544:	f004 f9cc 	bl	800e8e0 <USB_EPStartXfer>

  return HAL_OK;
 800a548:	2300      	movs	r3, #0
}
 800a54a:	4618      	mov	r0, r3
 800a54c:	3718      	adds	r7, #24
 800a54e:	46bd      	mov	sp, r7
 800a550:	bd80      	pop	{r7, pc}

0800a552 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800a552:	b480      	push	{r7}
 800a554:	b083      	sub	sp, #12
 800a556:	af00      	add	r7, sp, #0
 800a558:	6078      	str	r0, [r7, #4]
 800a55a:	460b      	mov	r3, r1
 800a55c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a55e:	78fb      	ldrb	r3, [r7, #3]
 800a560:	f003 020f 	and.w	r2, r3, #15
 800a564:	6879      	ldr	r1, [r7, #4]
 800a566:	4613      	mov	r3, r2
 800a568:	00db      	lsls	r3, r3, #3
 800a56a:	4413      	add	r3, r2
 800a56c:	009b      	lsls	r3, r3, #2
 800a56e:	440b      	add	r3, r1
 800a570:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 800a574:	681b      	ldr	r3, [r3, #0]
}
 800a576:	4618      	mov	r0, r3
 800a578:	370c      	adds	r7, #12
 800a57a:	46bd      	mov	sp, r7
 800a57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a580:	4770      	bx	lr

0800a582 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a582:	b580      	push	{r7, lr}
 800a584:	b086      	sub	sp, #24
 800a586:	af00      	add	r7, sp, #0
 800a588:	60f8      	str	r0, [r7, #12]
 800a58a:	607a      	str	r2, [r7, #4]
 800a58c:	603b      	str	r3, [r7, #0]
 800a58e:	460b      	mov	r3, r1
 800a590:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a592:	7afb      	ldrb	r3, [r7, #11]
 800a594:	f003 020f 	and.w	r2, r3, #15
 800a598:	4613      	mov	r3, r2
 800a59a:	00db      	lsls	r3, r3, #3
 800a59c:	4413      	add	r3, r2
 800a59e:	009b      	lsls	r3, r3, #2
 800a5a0:	3338      	adds	r3, #56	@ 0x38
 800a5a2:	68fa      	ldr	r2, [r7, #12]
 800a5a4:	4413      	add	r3, r2
 800a5a6:	3304      	adds	r3, #4
 800a5a8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	687a      	ldr	r2, [r7, #4]
 800a5ae:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a5b0:	697b      	ldr	r3, [r7, #20]
 800a5b2:	683a      	ldr	r2, [r7, #0]
 800a5b4:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800a5b6:	697b      	ldr	r3, [r7, #20]
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800a5bc:	697b      	ldr	r3, [r7, #20]
 800a5be:	2201      	movs	r2, #1
 800a5c0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a5c2:	7afb      	ldrb	r3, [r7, #11]
 800a5c4:	f003 030f 	and.w	r3, r3, #15
 800a5c8:	b2da      	uxtb	r2, r3
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	6979      	ldr	r1, [r7, #20]
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	f004 f983 	bl	800e8e0 <USB_EPStartXfer>

  return HAL_OK;
 800a5da:	2300      	movs	r3, #0
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3718      	adds	r7, #24
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}

0800a5e4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b084      	sub	sp, #16
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
 800a5ec:	460b      	mov	r3, r1
 800a5ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a5f0:	78fb      	ldrb	r3, [r7, #3]
 800a5f2:	f003 020f 	and.w	r2, r3, #15
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	685b      	ldr	r3, [r3, #4]
 800a5fa:	429a      	cmp	r2, r3
 800a5fc:	d901      	bls.n	800a602 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a5fe:	2301      	movs	r3, #1
 800a600:	e04e      	b.n	800a6a0 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a602:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a606:	2b00      	cmp	r3, #0
 800a608:	da0f      	bge.n	800a62a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a60a:	78fb      	ldrb	r3, [r7, #3]
 800a60c:	f003 020f 	and.w	r2, r3, #15
 800a610:	4613      	mov	r3, r2
 800a612:	00db      	lsls	r3, r3, #3
 800a614:	4413      	add	r3, r2
 800a616:	009b      	lsls	r3, r3, #2
 800a618:	3338      	adds	r3, #56	@ 0x38
 800a61a:	687a      	ldr	r2, [r7, #4]
 800a61c:	4413      	add	r3, r2
 800a61e:	3304      	adds	r3, #4
 800a620:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	2201      	movs	r2, #1
 800a626:	705a      	strb	r2, [r3, #1]
 800a628:	e00d      	b.n	800a646 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a62a:	78fa      	ldrb	r2, [r7, #3]
 800a62c:	4613      	mov	r3, r2
 800a62e:	00db      	lsls	r3, r3, #3
 800a630:	4413      	add	r3, r2
 800a632:	009b      	lsls	r3, r3, #2
 800a634:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800a638:	687a      	ldr	r2, [r7, #4]
 800a63a:	4413      	add	r3, r2
 800a63c:	3304      	adds	r3, #4
 800a63e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	2200      	movs	r2, #0
 800a644:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	2201      	movs	r2, #1
 800a64a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a64c:	78fb      	ldrb	r3, [r7, #3]
 800a64e:	f003 030f 	and.w	r3, r3, #15
 800a652:	b2da      	uxtb	r2, r3
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800a65e:	2b01      	cmp	r3, #1
 800a660:	d101      	bne.n	800a666 <HAL_PCD_EP_SetStall+0x82>
 800a662:	2302      	movs	r3, #2
 800a664:	e01c      	b.n	800a6a0 <HAL_PCD_EP_SetStall+0xbc>
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2201      	movs	r2, #1
 800a66a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	68f9      	ldr	r1, [r7, #12]
 800a674:	4618      	mov	r0, r3
 800a676:	f004 fca1 	bl	800efbc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a67a:	78fb      	ldrb	r3, [r7, #3]
 800a67c:	f003 030f 	and.w	r3, r3, #15
 800a680:	2b00      	cmp	r3, #0
 800a682:	d108      	bne.n	800a696 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681a      	ldr	r2, [r3, #0]
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800a68e:	4619      	mov	r1, r3
 800a690:	4610      	mov	r0, r2
 800a692:	f004 fe93 	bl	800f3bc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2200      	movs	r2, #0
 800a69a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 800a69e:	2300      	movs	r3, #0
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	3710      	adds	r7, #16
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}

0800a6a8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b084      	sub	sp, #16
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
 800a6b0:	460b      	mov	r3, r1
 800a6b2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a6b4:	78fb      	ldrb	r3, [r7, #3]
 800a6b6:	f003 020f 	and.w	r2, r3, #15
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	429a      	cmp	r2, r3
 800a6c0:	d901      	bls.n	800a6c6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	e042      	b.n	800a74c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a6c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	da0f      	bge.n	800a6ee <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a6ce:	78fb      	ldrb	r3, [r7, #3]
 800a6d0:	f003 020f 	and.w	r2, r3, #15
 800a6d4:	4613      	mov	r3, r2
 800a6d6:	00db      	lsls	r3, r3, #3
 800a6d8:	4413      	add	r3, r2
 800a6da:	009b      	lsls	r3, r3, #2
 800a6dc:	3338      	adds	r3, #56	@ 0x38
 800a6de:	687a      	ldr	r2, [r7, #4]
 800a6e0:	4413      	add	r3, r2
 800a6e2:	3304      	adds	r3, #4
 800a6e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	2201      	movs	r2, #1
 800a6ea:	705a      	strb	r2, [r3, #1]
 800a6ec:	e00f      	b.n	800a70e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a6ee:	78fb      	ldrb	r3, [r7, #3]
 800a6f0:	f003 020f 	and.w	r2, r3, #15
 800a6f4:	4613      	mov	r3, r2
 800a6f6:	00db      	lsls	r3, r3, #3
 800a6f8:	4413      	add	r3, r2
 800a6fa:	009b      	lsls	r3, r3, #2
 800a6fc:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800a700:	687a      	ldr	r2, [r7, #4]
 800a702:	4413      	add	r3, r2
 800a704:	3304      	adds	r3, #4
 800a706:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	2200      	movs	r2, #0
 800a70c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	2200      	movs	r2, #0
 800a712:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a714:	78fb      	ldrb	r3, [r7, #3]
 800a716:	f003 030f 	and.w	r3, r3, #15
 800a71a:	b2da      	uxtb	r2, r3
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800a726:	2b01      	cmp	r3, #1
 800a728:	d101      	bne.n	800a72e <HAL_PCD_EP_ClrStall+0x86>
 800a72a:	2302      	movs	r3, #2
 800a72c:	e00e      	b.n	800a74c <HAL_PCD_EP_ClrStall+0xa4>
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2201      	movs	r2, #1
 800a732:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	68f9      	ldr	r1, [r7, #12]
 800a73c:	4618      	mov	r0, r3
 800a73e:	f004 fcab 	bl	800f098 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2200      	movs	r2, #0
 800a746:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 800a74a:	2300      	movs	r3, #0
}
 800a74c:	4618      	mov	r0, r3
 800a74e:	3710      	adds	r7, #16
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}

0800a754 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b084      	sub	sp, #16
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
 800a75c:	460b      	mov	r3, r1
 800a75e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800a760:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a764:	2b00      	cmp	r3, #0
 800a766:	da0c      	bge.n	800a782 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a768:	78fb      	ldrb	r3, [r7, #3]
 800a76a:	f003 020f 	and.w	r2, r3, #15
 800a76e:	4613      	mov	r3, r2
 800a770:	00db      	lsls	r3, r3, #3
 800a772:	4413      	add	r3, r2
 800a774:	009b      	lsls	r3, r3, #2
 800a776:	3338      	adds	r3, #56	@ 0x38
 800a778:	687a      	ldr	r2, [r7, #4]
 800a77a:	4413      	add	r3, r2
 800a77c:	3304      	adds	r3, #4
 800a77e:	60fb      	str	r3, [r7, #12]
 800a780:	e00c      	b.n	800a79c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a782:	78fb      	ldrb	r3, [r7, #3]
 800a784:	f003 020f 	and.w	r2, r3, #15
 800a788:	4613      	mov	r3, r2
 800a78a:	00db      	lsls	r3, r3, #3
 800a78c:	4413      	add	r3, r2
 800a78e:	009b      	lsls	r3, r3, #2
 800a790:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800a794:	687a      	ldr	r2, [r7, #4]
 800a796:	4413      	add	r3, r2
 800a798:	3304      	adds	r3, #4
 800a79a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	68f9      	ldr	r1, [r7, #12]
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	f004 face 	bl	800ed44 <USB_EPStopXfer>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	72fb      	strb	r3, [r7, #11]

  return ret;
 800a7ac:	7afb      	ldrb	r3, [r7, #11]
}
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	3710      	adds	r7, #16
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}

0800a7b6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a7b6:	b580      	push	{r7, lr}
 800a7b8:	b088      	sub	sp, #32
 800a7ba:	af00      	add	r7, sp, #0
 800a7bc:	6078      	str	r0, [r7, #4]
 800a7be:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7c6:	697b      	ldr	r3, [r7, #20]
 800a7c8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800a7ca:	683a      	ldr	r2, [r7, #0]
 800a7cc:	4613      	mov	r3, r2
 800a7ce:	00db      	lsls	r3, r3, #3
 800a7d0:	4413      	add	r3, r2
 800a7d2:	009b      	lsls	r3, r3, #2
 800a7d4:	3338      	adds	r3, #56	@ 0x38
 800a7d6:	687a      	ldr	r2, [r7, #4]
 800a7d8:	4413      	add	r3, r2
 800a7da:	3304      	adds	r3, #4
 800a7dc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	695a      	ldr	r2, [r3, #20]
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	691b      	ldr	r3, [r3, #16]
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	d901      	bls.n	800a7ee <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	e067      	b.n	800a8be <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	691a      	ldr	r2, [r3, #16]
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	695b      	ldr	r3, [r3, #20]
 800a7f6:	1ad3      	subs	r3, r2, r3
 800a7f8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	689b      	ldr	r3, [r3, #8]
 800a7fe:	69fa      	ldr	r2, [r7, #28]
 800a800:	429a      	cmp	r2, r3
 800a802:	d902      	bls.n	800a80a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	689b      	ldr	r3, [r3, #8]
 800a808:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800a80a:	69fb      	ldr	r3, [r7, #28]
 800a80c:	3303      	adds	r3, #3
 800a80e:	089b      	lsrs	r3, r3, #2
 800a810:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a812:	e026      	b.n	800a862 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	691a      	ldr	r2, [r3, #16]
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	695b      	ldr	r3, [r3, #20]
 800a81c:	1ad3      	subs	r3, r2, r3
 800a81e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	689b      	ldr	r3, [r3, #8]
 800a824:	69fa      	ldr	r2, [r7, #28]
 800a826:	429a      	cmp	r2, r3
 800a828:	d902      	bls.n	800a830 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	689b      	ldr	r3, [r3, #8]
 800a82e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800a830:	69fb      	ldr	r3, [r7, #28]
 800a832:	3303      	adds	r3, #3
 800a834:	089b      	lsrs	r3, r3, #2
 800a836:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	68d9      	ldr	r1, [r3, #12]
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	b2da      	uxtb	r2, r3
 800a840:	69fb      	ldr	r3, [r7, #28]
 800a842:	b29b      	uxth	r3, r3
 800a844:	6978      	ldr	r0, [r7, #20]
 800a846:	f004 fb27 	bl	800ee98 <USB_WritePacket>

    ep->xfer_buff  += len;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	68da      	ldr	r2, [r3, #12]
 800a84e:	69fb      	ldr	r3, [r7, #28]
 800a850:	441a      	add	r2, r3
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	695a      	ldr	r2, [r3, #20]
 800a85a:	69fb      	ldr	r3, [r7, #28]
 800a85c:	441a      	add	r2, r3
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	015a      	lsls	r2, r3, #5
 800a866:	693b      	ldr	r3, [r7, #16]
 800a868:	4413      	add	r3, r2
 800a86a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a86e:	699b      	ldr	r3, [r3, #24]
 800a870:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a872:	69ba      	ldr	r2, [r7, #24]
 800a874:	429a      	cmp	r2, r3
 800a876:	d809      	bhi.n	800a88c <PCD_WriteEmptyTxFifo+0xd6>
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	695a      	ldr	r2, [r3, #20]
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a880:	429a      	cmp	r2, r3
 800a882:	d203      	bcs.n	800a88c <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	691b      	ldr	r3, [r3, #16]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d1c3      	bne.n	800a814 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	691a      	ldr	r2, [r3, #16]
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	695b      	ldr	r3, [r3, #20]
 800a894:	429a      	cmp	r2, r3
 800a896:	d811      	bhi.n	800a8bc <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	f003 030f 	and.w	r3, r3, #15
 800a89e:	2201      	movs	r2, #1
 800a8a0:	fa02 f303 	lsl.w	r3, r2, r3
 800a8a4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a8a6:	693b      	ldr	r3, [r7, #16]
 800a8a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	43db      	mvns	r3, r3
 800a8b2:	6939      	ldr	r1, [r7, #16]
 800a8b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a8b8:	4013      	ands	r3, r2
 800a8ba:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800a8bc:	2300      	movs	r3, #0
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3720      	adds	r7, #32
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
	...

0800a8c8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b086      	sub	sp, #24
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
 800a8d0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8d8:	697b      	ldr	r3, [r7, #20]
 800a8da:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a8dc:	697b      	ldr	r3, [r7, #20]
 800a8de:	333c      	adds	r3, #60	@ 0x3c
 800a8e0:	3304      	adds	r3, #4
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	015a      	lsls	r2, r3, #5
 800a8ea:	693b      	ldr	r3, [r7, #16]
 800a8ec:	4413      	add	r3, r2
 800a8ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8f2:	689b      	ldr	r3, [r3, #8]
 800a8f4:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	4a19      	ldr	r2, [pc, #100]	@ (800a960 <PCD_EP_OutXfrComplete_int+0x98>)
 800a8fa:	4293      	cmp	r3, r2
 800a8fc:	d124      	bne.n	800a948 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a904:	2b00      	cmp	r3, #0
 800a906:	d00a      	beq.n	800a91e <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	015a      	lsls	r2, r3, #5
 800a90c:	693b      	ldr	r3, [r7, #16]
 800a90e:	4413      	add	r3, r2
 800a910:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a914:	461a      	mov	r2, r3
 800a916:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a91a:	6093      	str	r3, [r2, #8]
 800a91c:	e01a      	b.n	800a954 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	f003 0320 	and.w	r3, r3, #32
 800a924:	2b00      	cmp	r3, #0
 800a926:	d008      	beq.n	800a93a <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	015a      	lsls	r2, r3, #5
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	4413      	add	r3, r2
 800a930:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a934:	461a      	mov	r2, r3
 800a936:	2320      	movs	r3, #32
 800a938:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	b2db      	uxtb	r3, r3
 800a93e:	4619      	mov	r1, r3
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	f009 fe81 	bl	8014648 <HAL_PCD_DataOutStageCallback>
 800a946:	e005      	b.n	800a954 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	b2db      	uxtb	r3, r3
 800a94c:	4619      	mov	r1, r3
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f009 fe7a 	bl	8014648 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800a954:	2300      	movs	r3, #0
}
 800a956:	4618      	mov	r0, r3
 800a958:	3718      	adds	r7, #24
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd80      	pop	{r7, pc}
 800a95e:	bf00      	nop
 800a960:	4f54310a 	.word	0x4f54310a

0800a964 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b086      	sub	sp, #24
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
 800a96c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a974:	697b      	ldr	r3, [r7, #20]
 800a976:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a978:	697b      	ldr	r3, [r7, #20]
 800a97a:	333c      	adds	r3, #60	@ 0x3c
 800a97c:	3304      	adds	r3, #4
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	015a      	lsls	r2, r3, #5
 800a986:	693b      	ldr	r3, [r7, #16]
 800a988:	4413      	add	r3, r2
 800a98a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a98e:	689b      	ldr	r3, [r3, #8]
 800a990:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	4a0c      	ldr	r2, [pc, #48]	@ (800a9c8 <PCD_EP_OutSetupPacket_int+0x64>)
 800a996:	4293      	cmp	r3, r2
 800a998:	d90e      	bls.n	800a9b8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d009      	beq.n	800a9b8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	015a      	lsls	r2, r3, #5
 800a9a8:	693b      	ldr	r3, [r7, #16]
 800a9aa:	4413      	add	r3, r2
 800a9ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9b0:	461a      	mov	r2, r3
 800a9b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a9b6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a9b8:	6878      	ldr	r0, [r7, #4]
 800a9ba:	f009 fe33 	bl	8014624 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 800a9be:	2300      	movs	r3, #0
}
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	3718      	adds	r7, #24
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bd80      	pop	{r7, pc}
 800a9c8:	4f54300a 	.word	0x4f54300a

0800a9cc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a9cc:	b480      	push	{r7}
 800a9ce:	b085      	sub	sp, #20
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
 800a9d4:	460b      	mov	r3, r1
 800a9d6:	70fb      	strb	r3, [r7, #3]
 800a9d8:	4613      	mov	r3, r2
 800a9da:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9e2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a9e4:	78fb      	ldrb	r3, [r7, #3]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d107      	bne.n	800a9fa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a9ea:	883b      	ldrh	r3, [r7, #0]
 800a9ec:	0419      	lsls	r1, r3, #16
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	68ba      	ldr	r2, [r7, #8]
 800a9f4:	430a      	orrs	r2, r1
 800a9f6:	629a      	str	r2, [r3, #40]	@ 0x28
 800a9f8:	e028      	b.n	800aa4c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa00:	0c1b      	lsrs	r3, r3, #16
 800aa02:	68ba      	ldr	r2, [r7, #8]
 800aa04:	4413      	add	r3, r2
 800aa06:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800aa08:	2300      	movs	r3, #0
 800aa0a:	73fb      	strb	r3, [r7, #15]
 800aa0c:	e00d      	b.n	800aa2a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681a      	ldr	r2, [r3, #0]
 800aa12:	7bfb      	ldrb	r3, [r7, #15]
 800aa14:	3340      	adds	r3, #64	@ 0x40
 800aa16:	009b      	lsls	r3, r3, #2
 800aa18:	4413      	add	r3, r2
 800aa1a:	685b      	ldr	r3, [r3, #4]
 800aa1c:	0c1b      	lsrs	r3, r3, #16
 800aa1e:	68ba      	ldr	r2, [r7, #8]
 800aa20:	4413      	add	r3, r2
 800aa22:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800aa24:	7bfb      	ldrb	r3, [r7, #15]
 800aa26:	3301      	adds	r3, #1
 800aa28:	73fb      	strb	r3, [r7, #15]
 800aa2a:	7bfa      	ldrb	r2, [r7, #15]
 800aa2c:	78fb      	ldrb	r3, [r7, #3]
 800aa2e:	3b01      	subs	r3, #1
 800aa30:	429a      	cmp	r2, r3
 800aa32:	d3ec      	bcc.n	800aa0e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800aa34:	883b      	ldrh	r3, [r7, #0]
 800aa36:	0418      	lsls	r0, r3, #16
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	6819      	ldr	r1, [r3, #0]
 800aa3c:	78fb      	ldrb	r3, [r7, #3]
 800aa3e:	3b01      	subs	r3, #1
 800aa40:	68ba      	ldr	r2, [r7, #8]
 800aa42:	4302      	orrs	r2, r0
 800aa44:	3340      	adds	r3, #64	@ 0x40
 800aa46:	009b      	lsls	r3, r3, #2
 800aa48:	440b      	add	r3, r1
 800aa4a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800aa4c:	2300      	movs	r3, #0
}
 800aa4e:	4618      	mov	r0, r3
 800aa50:	3714      	adds	r7, #20
 800aa52:	46bd      	mov	sp, r7
 800aa54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa58:	4770      	bx	lr

0800aa5a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800aa5a:	b480      	push	{r7}
 800aa5c:	b083      	sub	sp, #12
 800aa5e:	af00      	add	r7, sp, #0
 800aa60:	6078      	str	r0, [r7, #4]
 800aa62:	460b      	mov	r3, r1
 800aa64:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	887a      	ldrh	r2, [r7, #2]
 800aa6c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800aa6e:	2300      	movs	r3, #0
}
 800aa70:	4618      	mov	r0, r3
 800aa72:	370c      	adds	r7, #12
 800aa74:	46bd      	mov	sp, r7
 800aa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7a:	4770      	bx	lr

0800aa7c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b085      	sub	sp, #20
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	2201      	movs	r2, #1
 800aa8e:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  hpcd->LPM_State = LPM_L0;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2200      	movs	r2, #0
 800aa96:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	699b      	ldr	r3, [r3, #24]
 800aa9e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aaaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aaae:	f043 0303 	orr.w	r3, r3, #3
 800aab2:	68fa      	ldr	r2, [r7, #12]
 800aab4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800aab6:	2300      	movs	r3, #0
}
 800aab8:	4618      	mov	r0, r3
 800aaba:	3714      	adds	r7, #20
 800aabc:	46bd      	mov	sp, r7
 800aabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac2:	4770      	bx	lr

0800aac4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800aac4:	b480      	push	{r7}
 800aac6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800aac8:	4b0d      	ldr	r3, [pc, #52]	@ (800ab00 <HAL_PWREx_GetVoltageRange+0x3c>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800aad0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aad4:	d102      	bne.n	800aadc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800aad6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aada:	e00b      	b.n	800aaf4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800aadc:	4b08      	ldr	r3, [pc, #32]	@ (800ab00 <HAL_PWREx_GetVoltageRange+0x3c>)
 800aade:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aae2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aae6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aaea:	d102      	bne.n	800aaf2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800aaec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aaf0:	e000      	b.n	800aaf4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800aaf2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafc:	4770      	bx	lr
 800aafe:	bf00      	nop
 800ab00:	40007000 	.word	0x40007000

0800ab04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800ab04:	b480      	push	{r7}
 800ab06:	b085      	sub	sp, #20
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d141      	bne.n	800ab96 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ab12:	4b4b      	ldr	r3, [pc, #300]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ab1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab1e:	d131      	bne.n	800ab84 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ab20:	4b47      	ldr	r3, [pc, #284]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab26:	4a46      	ldr	r2, [pc, #280]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ab30:	4b43      	ldr	r3, [pc, #268]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ab38:	4a41      	ldr	r2, [pc, #260]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ab3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800ab40:	4b40      	ldr	r3, [pc, #256]	@ (800ac44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	2232      	movs	r2, #50	@ 0x32
 800ab46:	fb02 f303 	mul.w	r3, r2, r3
 800ab4a:	4a3f      	ldr	r2, [pc, #252]	@ (800ac48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ab4c:	fba2 2303 	umull	r2, r3, r2, r3
 800ab50:	0c9b      	lsrs	r3, r3, #18
 800ab52:	3301      	adds	r3, #1
 800ab54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ab56:	e002      	b.n	800ab5e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	3b01      	subs	r3, #1
 800ab5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ab5e:	4b38      	ldr	r3, [pc, #224]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab60:	695b      	ldr	r3, [r3, #20]
 800ab62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab6a:	d102      	bne.n	800ab72 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d1f2      	bne.n	800ab58 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ab72:	4b33      	ldr	r3, [pc, #204]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab74:	695b      	ldr	r3, [r3, #20]
 800ab76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab7e:	d158      	bne.n	800ac32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ab80:	2303      	movs	r3, #3
 800ab82:	e057      	b.n	800ac34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ab84:	4b2e      	ldr	r3, [pc, #184]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab8a:	4a2d      	ldr	r2, [pc, #180]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ab8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800ab94:	e04d      	b.n	800ac32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab9c:	d141      	bne.n	800ac22 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ab9e:	4b28      	ldr	r3, [pc, #160]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800aba6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800abaa:	d131      	bne.n	800ac10 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800abac:	4b24      	ldr	r3, [pc, #144]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abb2:	4a23      	ldr	r2, [pc, #140]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800abb8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800abbc:	4b20      	ldr	r3, [pc, #128]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800abc4:	4a1e      	ldr	r2, [pc, #120]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800abca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800abcc:	4b1d      	ldr	r3, [pc, #116]	@ (800ac44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	2232      	movs	r2, #50	@ 0x32
 800abd2:	fb02 f303 	mul.w	r3, r2, r3
 800abd6:	4a1c      	ldr	r2, [pc, #112]	@ (800ac48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800abd8:	fba2 2303 	umull	r2, r3, r2, r3
 800abdc:	0c9b      	lsrs	r3, r3, #18
 800abde:	3301      	adds	r3, #1
 800abe0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800abe2:	e002      	b.n	800abea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	3b01      	subs	r3, #1
 800abe8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800abea:	4b15      	ldr	r3, [pc, #84]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800abec:	695b      	ldr	r3, [r3, #20]
 800abee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800abf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800abf6:	d102      	bne.n	800abfe <HAL_PWREx_ControlVoltageScaling+0xfa>
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d1f2      	bne.n	800abe4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800abfe:	4b10      	ldr	r3, [pc, #64]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac00:	695b      	ldr	r3, [r3, #20]
 800ac02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ac06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ac0a:	d112      	bne.n	800ac32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ac0c:	2303      	movs	r3, #3
 800ac0e:	e011      	b.n	800ac34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ac10:	4b0b      	ldr	r3, [pc, #44]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac16:	4a0a      	ldr	r2, [pc, #40]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ac1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800ac20:	e007      	b.n	800ac32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800ac22:	4b07      	ldr	r3, [pc, #28]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ac2a:	4a05      	ldr	r2, [pc, #20]	@ (800ac40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ac2c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ac30:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800ac32:	2300      	movs	r3, #0
}
 800ac34:	4618      	mov	r0, r3
 800ac36:	3714      	adds	r7, #20
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3e:	4770      	bx	lr
 800ac40:	40007000 	.word	0x40007000
 800ac44:	20000298 	.word	0x20000298
 800ac48:	431bde83 	.word	0x431bde83

0800ac4c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800ac50:	4b05      	ldr	r3, [pc, #20]	@ (800ac68 <HAL_PWREx_EnableVddUSB+0x1c>)
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	4a04      	ldr	r2, [pc, #16]	@ (800ac68 <HAL_PWREx_EnableVddUSB+0x1c>)
 800ac56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ac5a:	6053      	str	r3, [r2, #4]
}
 800ac5c:	bf00      	nop
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac64:	4770      	bx	lr
 800ac66:	bf00      	nop
 800ac68:	40007000 	.word	0x40007000

0800ac6c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b08a      	sub	sp, #40	@ 0x28
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d102      	bne.n	800ac80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	f000 bc68 	b.w	800b550 <HAL_RCC_OscConfig+0x8e4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ac80:	4b97      	ldr	r3, [pc, #604]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ac82:	689b      	ldr	r3, [r3, #8]
 800ac84:	f003 030c 	and.w	r3, r3, #12
 800ac88:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ac8a:	4b95      	ldr	r3, [pc, #596]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ac8c:	68db      	ldr	r3, [r3, #12]
 800ac8e:	f003 0303 	and.w	r3, r3, #3
 800ac92:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f003 0310 	and.w	r3, r3, #16
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	f000 80e6 	beq.w	800ae6e <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800aca2:	6a3b      	ldr	r3, [r7, #32]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d007      	beq.n	800acb8 <HAL_RCC_OscConfig+0x4c>
 800aca8:	6a3b      	ldr	r3, [r7, #32]
 800acaa:	2b0c      	cmp	r3, #12
 800acac:	f040 808d 	bne.w	800adca <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800acb0:	69fb      	ldr	r3, [r7, #28]
 800acb2:	2b01      	cmp	r3, #1
 800acb4:	f040 8089 	bne.w	800adca <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800acb8:	4b89      	ldr	r3, [pc, #548]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f003 0302 	and.w	r3, r3, #2
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d006      	beq.n	800acd2 <HAL_RCC_OscConfig+0x66>
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	69db      	ldr	r3, [r3, #28]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d102      	bne.n	800acd2 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 800accc:	2301      	movs	r3, #1
 800acce:	f000 bc3f 	b.w	800b550 <HAL_RCC_OscConfig+0x8e4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800acd6:	4b82      	ldr	r3, [pc, #520]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	f003 0308 	and.w	r3, r3, #8
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d004      	beq.n	800acec <HAL_RCC_OscConfig+0x80>
 800ace2:	4b7f      	ldr	r3, [pc, #508]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800acea:	e005      	b.n	800acf8 <HAL_RCC_OscConfig+0x8c>
 800acec:	4b7c      	ldr	r3, [pc, #496]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800acee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800acf2:	091b      	lsrs	r3, r3, #4
 800acf4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800acf8:	4293      	cmp	r3, r2
 800acfa:	d224      	bcs.n	800ad46 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad00:	4618      	mov	r0, r3
 800ad02:	f000 fe47 	bl	800b994 <RCC_SetFlashLatencyFromMSIRange>
 800ad06:	4603      	mov	r3, r0
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d002      	beq.n	800ad12 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	f000 bc1f 	b.w	800b550 <HAL_RCC_OscConfig+0x8e4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ad12:	4b73      	ldr	r3, [pc, #460]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	4a72      	ldr	r2, [pc, #456]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ad18:	f043 0308 	orr.w	r3, r3, #8
 800ad1c:	6013      	str	r3, [r2, #0]
 800ad1e:	4b70      	ldr	r3, [pc, #448]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad2a:	496d      	ldr	r1, [pc, #436]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ad2c:	4313      	orrs	r3, r2
 800ad2e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ad30:	4b6b      	ldr	r3, [pc, #428]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	6a1b      	ldr	r3, [r3, #32]
 800ad3c:	021b      	lsls	r3, r3, #8
 800ad3e:	4968      	ldr	r1, [pc, #416]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ad40:	4313      	orrs	r3, r2
 800ad42:	604b      	str	r3, [r1, #4]
 800ad44:	e025      	b.n	800ad92 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ad46:	4b66      	ldr	r3, [pc, #408]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	4a65      	ldr	r2, [pc, #404]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ad4c:	f043 0308 	orr.w	r3, r3, #8
 800ad50:	6013      	str	r3, [r2, #0]
 800ad52:	4b63      	ldr	r3, [pc, #396]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad5e:	4960      	ldr	r1, [pc, #384]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ad60:	4313      	orrs	r3, r2
 800ad62:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ad64:	4b5e      	ldr	r3, [pc, #376]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ad66:	685b      	ldr	r3, [r3, #4]
 800ad68:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	6a1b      	ldr	r3, [r3, #32]
 800ad70:	021b      	lsls	r3, r3, #8
 800ad72:	495b      	ldr	r1, [pc, #364]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ad74:	4313      	orrs	r3, r2
 800ad76:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800ad78:	6a3b      	ldr	r3, [r7, #32]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d109      	bne.n	800ad92 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad82:	4618      	mov	r0, r3
 800ad84:	f000 fe06 	bl	800b994 <RCC_SetFlashLatencyFromMSIRange>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d001      	beq.n	800ad92 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800ad8e:	2301      	movs	r3, #1
 800ad90:	e3de      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ad92:	f000 fd21 	bl	800b7d8 <HAL_RCC_GetSysClockFreq>
 800ad96:	4602      	mov	r2, r0
 800ad98:	4b51      	ldr	r3, [pc, #324]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ad9a:	689b      	ldr	r3, [r3, #8]
 800ad9c:	091b      	lsrs	r3, r3, #4
 800ad9e:	f003 030f 	and.w	r3, r3, #15
 800ada2:	4950      	ldr	r1, [pc, #320]	@ (800aee4 <HAL_RCC_OscConfig+0x278>)
 800ada4:	5ccb      	ldrb	r3, [r1, r3]
 800ada6:	f003 031f 	and.w	r3, r3, #31
 800adaa:	fa22 f303 	lsr.w	r3, r2, r3
 800adae:	4a4e      	ldr	r2, [pc, #312]	@ (800aee8 <HAL_RCC_OscConfig+0x27c>)
 800adb0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800adb2:	4b4e      	ldr	r3, [pc, #312]	@ (800aeec <HAL_RCC_OscConfig+0x280>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	4618      	mov	r0, r3
 800adb8:	f7fb f9c4 	bl	8006144 <HAL_InitTick>
 800adbc:	4603      	mov	r3, r0
 800adbe:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 800adc0:	7dfb      	ldrb	r3, [r7, #23]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d052      	beq.n	800ae6c <HAL_RCC_OscConfig+0x200>
        {
          return status;
 800adc6:	7dfb      	ldrb	r3, [r7, #23]
 800adc8:	e3c2      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	69db      	ldr	r3, [r3, #28]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d032      	beq.n	800ae38 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800add2:	4b43      	ldr	r3, [pc, #268]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	4a42      	ldr	r2, [pc, #264]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800add8:	f043 0301 	orr.w	r3, r3, #1
 800addc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800adde:	f7fb fbc3 	bl	8006568 <HAL_GetTick>
 800ade2:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ade4:	e008      	b.n	800adf8 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ade6:	f7fb fbbf 	bl	8006568 <HAL_GetTick>
 800adea:	4602      	mov	r2, r0
 800adec:	69bb      	ldr	r3, [r7, #24]
 800adee:	1ad3      	subs	r3, r2, r3
 800adf0:	2b02      	cmp	r3, #2
 800adf2:	d901      	bls.n	800adf8 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 800adf4:	2303      	movs	r3, #3
 800adf6:	e3ab      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800adf8:	4b39      	ldr	r3, [pc, #228]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	f003 0302 	and.w	r3, r3, #2
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d0f0      	beq.n	800ade6 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800ae04:	4b36      	ldr	r3, [pc, #216]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	4a35      	ldr	r2, [pc, #212]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ae0a:	f043 0308 	orr.w	r3, r3, #8
 800ae0e:	6013      	str	r3, [r2, #0]
 800ae10:	4b33      	ldr	r3, [pc, #204]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae1c:	4930      	ldr	r1, [pc, #192]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ae1e:	4313      	orrs	r3, r2
 800ae20:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800ae22:	4b2f      	ldr	r3, [pc, #188]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ae24:	685b      	ldr	r3, [r3, #4]
 800ae26:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	6a1b      	ldr	r3, [r3, #32]
 800ae2e:	021b      	lsls	r3, r3, #8
 800ae30:	492b      	ldr	r1, [pc, #172]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ae32:	4313      	orrs	r3, r2
 800ae34:	604b      	str	r3, [r1, #4]
 800ae36:	e01a      	b.n	800ae6e <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800ae38:	4b29      	ldr	r3, [pc, #164]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	4a28      	ldr	r2, [pc, #160]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ae3e:	f023 0301 	bic.w	r3, r3, #1
 800ae42:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800ae44:	f7fb fb90 	bl	8006568 <HAL_GetTick>
 800ae48:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800ae4a:	e008      	b.n	800ae5e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800ae4c:	f7fb fb8c 	bl	8006568 <HAL_GetTick>
 800ae50:	4602      	mov	r2, r0
 800ae52:	69bb      	ldr	r3, [r7, #24]
 800ae54:	1ad3      	subs	r3, r2, r3
 800ae56:	2b02      	cmp	r3, #2
 800ae58:	d901      	bls.n	800ae5e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800ae5a:	2303      	movs	r3, #3
 800ae5c:	e378      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800ae5e:	4b20      	ldr	r3, [pc, #128]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f003 0302 	and.w	r3, r3, #2
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d1f0      	bne.n	800ae4c <HAL_RCC_OscConfig+0x1e0>
 800ae6a:	e000      	b.n	800ae6e <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800ae6c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f003 0301 	and.w	r3, r3, #1
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d073      	beq.n	800af62 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800ae7a:	6a3b      	ldr	r3, [r7, #32]
 800ae7c:	2b08      	cmp	r3, #8
 800ae7e:	d005      	beq.n	800ae8c <HAL_RCC_OscConfig+0x220>
 800ae80:	6a3b      	ldr	r3, [r7, #32]
 800ae82:	2b0c      	cmp	r3, #12
 800ae84:	d10e      	bne.n	800aea4 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800ae86:	69fb      	ldr	r3, [r7, #28]
 800ae88:	2b03      	cmp	r3, #3
 800ae8a:	d10b      	bne.n	800aea4 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ae8c:	4b14      	ldr	r3, [pc, #80]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d063      	beq.n	800af60 <HAL_RCC_OscConfig+0x2f4>
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	685b      	ldr	r3, [r3, #4]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d15f      	bne.n	800af60 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800aea0:	2301      	movs	r3, #1
 800aea2:	e355      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	685b      	ldr	r3, [r3, #4]
 800aea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aeac:	d106      	bne.n	800aebc <HAL_RCC_OscConfig+0x250>
 800aeae:	4b0c      	ldr	r3, [pc, #48]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	4a0b      	ldr	r2, [pc, #44]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800aeb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aeb8:	6013      	str	r3, [r2, #0]
 800aeba:	e025      	b.n	800af08 <HAL_RCC_OscConfig+0x29c>
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	685b      	ldr	r3, [r3, #4]
 800aec0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800aec4:	d114      	bne.n	800aef0 <HAL_RCC_OscConfig+0x284>
 800aec6:	4b06      	ldr	r3, [pc, #24]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	4a05      	ldr	r2, [pc, #20]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800aecc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800aed0:	6013      	str	r3, [r2, #0]
 800aed2:	4b03      	ldr	r3, [pc, #12]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	4a02      	ldr	r2, [pc, #8]	@ (800aee0 <HAL_RCC_OscConfig+0x274>)
 800aed8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aedc:	6013      	str	r3, [r2, #0]
 800aede:	e013      	b.n	800af08 <HAL_RCC_OscConfig+0x29c>
 800aee0:	40021000 	.word	0x40021000
 800aee4:	080191e4 	.word	0x080191e4
 800aee8:	20000298 	.word	0x20000298
 800aeec:	2000029c 	.word	0x2000029c
 800aef0:	4b8f      	ldr	r3, [pc, #572]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	4a8e      	ldr	r2, [pc, #568]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800aef6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aefa:	6013      	str	r3, [r2, #0]
 800aefc:	4b8c      	ldr	r3, [pc, #560]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	4a8b      	ldr	r2, [pc, #556]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800af02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800af06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	685b      	ldr	r3, [r3, #4]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d013      	beq.n	800af38 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af10:	f7fb fb2a 	bl	8006568 <HAL_GetTick>
 800af14:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800af16:	e008      	b.n	800af2a <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800af18:	f7fb fb26 	bl	8006568 <HAL_GetTick>
 800af1c:	4602      	mov	r2, r0
 800af1e:	69bb      	ldr	r3, [r7, #24]
 800af20:	1ad3      	subs	r3, r2, r3
 800af22:	2b64      	cmp	r3, #100	@ 0x64
 800af24:	d901      	bls.n	800af2a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 800af26:	2303      	movs	r3, #3
 800af28:	e312      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800af2a:	4b81      	ldr	r3, [pc, #516]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af32:	2b00      	cmp	r3, #0
 800af34:	d0f0      	beq.n	800af18 <HAL_RCC_OscConfig+0x2ac>
 800af36:	e014      	b.n	800af62 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af38:	f7fb fb16 	bl	8006568 <HAL_GetTick>
 800af3c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800af3e:	e008      	b.n	800af52 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800af40:	f7fb fb12 	bl	8006568 <HAL_GetTick>
 800af44:	4602      	mov	r2, r0
 800af46:	69bb      	ldr	r3, [r7, #24]
 800af48:	1ad3      	subs	r3, r2, r3
 800af4a:	2b64      	cmp	r3, #100	@ 0x64
 800af4c:	d901      	bls.n	800af52 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800af4e:	2303      	movs	r3, #3
 800af50:	e2fe      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800af52:	4b77      	ldr	r3, [pc, #476]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d1f0      	bne.n	800af40 <HAL_RCC_OscConfig+0x2d4>
 800af5e:	e000      	b.n	800af62 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800af60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	f003 0302 	and.w	r3, r3, #2
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d060      	beq.n	800b030 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800af6e:	6a3b      	ldr	r3, [r7, #32]
 800af70:	2b04      	cmp	r3, #4
 800af72:	d005      	beq.n	800af80 <HAL_RCC_OscConfig+0x314>
 800af74:	6a3b      	ldr	r3, [r7, #32]
 800af76:	2b0c      	cmp	r3, #12
 800af78:	d119      	bne.n	800afae <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800af7a:	69fb      	ldr	r3, [r7, #28]
 800af7c:	2b02      	cmp	r3, #2
 800af7e:	d116      	bne.n	800afae <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800af80:	4b6b      	ldr	r3, [pc, #428]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d005      	beq.n	800af98 <HAL_RCC_OscConfig+0x32c>
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	68db      	ldr	r3, [r3, #12]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d101      	bne.n	800af98 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 800af94:	2301      	movs	r3, #1
 800af96:	e2db      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800af98:	4b65      	ldr	r3, [pc, #404]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800af9a:	685b      	ldr	r3, [r3, #4]
 800af9c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	691b      	ldr	r3, [r3, #16]
 800afa4:	061b      	lsls	r3, r3, #24
 800afa6:	4962      	ldr	r1, [pc, #392]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800afa8:	4313      	orrs	r3, r2
 800afaa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800afac:	e040      	b.n	800b030 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	68db      	ldr	r3, [r3, #12]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d023      	beq.n	800affe <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800afb6:	4b5e      	ldr	r3, [pc, #376]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	4a5d      	ldr	r2, [pc, #372]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800afbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800afc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afc2:	f7fb fad1 	bl	8006568 <HAL_GetTick>
 800afc6:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800afc8:	e008      	b.n	800afdc <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800afca:	f7fb facd 	bl	8006568 <HAL_GetTick>
 800afce:	4602      	mov	r2, r0
 800afd0:	69bb      	ldr	r3, [r7, #24]
 800afd2:	1ad3      	subs	r3, r2, r3
 800afd4:	2b02      	cmp	r3, #2
 800afd6:	d901      	bls.n	800afdc <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 800afd8:	2303      	movs	r3, #3
 800afda:	e2b9      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800afdc:	4b54      	ldr	r3, [pc, #336]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d0f0      	beq.n	800afca <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800afe8:	4b51      	ldr	r3, [pc, #324]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800afea:	685b      	ldr	r3, [r3, #4]
 800afec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	691b      	ldr	r3, [r3, #16]
 800aff4:	061b      	lsls	r3, r3, #24
 800aff6:	494e      	ldr	r1, [pc, #312]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800aff8:	4313      	orrs	r3, r2
 800affa:	604b      	str	r3, [r1, #4]
 800affc:	e018      	b.n	800b030 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800affe:	4b4c      	ldr	r3, [pc, #304]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	4a4b      	ldr	r2, [pc, #300]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800b004:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b008:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b00a:	f7fb faad 	bl	8006568 <HAL_GetTick>
 800b00e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b010:	e008      	b.n	800b024 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b012:	f7fb faa9 	bl	8006568 <HAL_GetTick>
 800b016:	4602      	mov	r2, r0
 800b018:	69bb      	ldr	r3, [r7, #24]
 800b01a:	1ad3      	subs	r3, r2, r3
 800b01c:	2b02      	cmp	r3, #2
 800b01e:	d901      	bls.n	800b024 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 800b020:	2303      	movs	r3, #3
 800b022:	e295      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b024:	4b42      	ldr	r3, [pc, #264]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d1f0      	bne.n	800b012 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	f003 0308 	and.w	r3, r3, #8
 800b038:	2b00      	cmp	r3, #0
 800b03a:	f000 8082 	beq.w	800b142 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	695b      	ldr	r3, [r3, #20]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d05f      	beq.n	800b106 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 800b046:	4b3a      	ldr	r3, [pc, #232]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800b048:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b04c:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	699a      	ldr	r2, [r3, #24]
 800b052:	693b      	ldr	r3, [r7, #16]
 800b054:	f003 0310 	and.w	r3, r3, #16
 800b058:	429a      	cmp	r2, r3
 800b05a:	d037      	beq.n	800b0cc <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800b05c:	693b      	ldr	r3, [r7, #16]
 800b05e:	f003 0302 	and.w	r3, r3, #2
 800b062:	2b00      	cmp	r3, #0
 800b064:	d006      	beq.n	800b074 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800b066:	693b      	ldr	r3, [r7, #16]
 800b068:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d101      	bne.n	800b074 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800b070:	2301      	movs	r3, #1
 800b072:	e26d      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800b074:	693b      	ldr	r3, [r7, #16]
 800b076:	f003 0301 	and.w	r3, r3, #1
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d01b      	beq.n	800b0b6 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 800b07e:	4b2c      	ldr	r3, [pc, #176]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800b080:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b084:	4a2a      	ldr	r2, [pc, #168]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800b086:	f023 0301 	bic.w	r3, r3, #1
 800b08a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b08e:	f7fb fa6b 	bl	8006568 <HAL_GetTick>
 800b092:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b094:	e008      	b.n	800b0a8 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b096:	f7fb fa67 	bl	8006568 <HAL_GetTick>
 800b09a:	4602      	mov	r2, r0
 800b09c:	69bb      	ldr	r3, [r7, #24]
 800b09e:	1ad3      	subs	r3, r2, r3
 800b0a0:	2b11      	cmp	r3, #17
 800b0a2:	d901      	bls.n	800b0a8 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 800b0a4:	2303      	movs	r3, #3
 800b0a6:	e253      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b0a8:	4b21      	ldr	r3, [pc, #132]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800b0aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b0ae:	f003 0302 	and.w	r3, r3, #2
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d1ef      	bne.n	800b096 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 800b0b6:	4b1e      	ldr	r3, [pc, #120]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800b0b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b0bc:	f023 0210 	bic.w	r2, r3, #16
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	699b      	ldr	r3, [r3, #24]
 800b0c4:	491a      	ldr	r1, [pc, #104]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800b0c6:	4313      	orrs	r3, r2
 800b0c8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b0cc:	4b18      	ldr	r3, [pc, #96]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800b0ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b0d2:	4a17      	ldr	r2, [pc, #92]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800b0d4:	f043 0301 	orr.w	r3, r3, #1
 800b0d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0dc:	f7fb fa44 	bl	8006568 <HAL_GetTick>
 800b0e0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b0e2:	e008      	b.n	800b0f6 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b0e4:	f7fb fa40 	bl	8006568 <HAL_GetTick>
 800b0e8:	4602      	mov	r2, r0
 800b0ea:	69bb      	ldr	r3, [r7, #24]
 800b0ec:	1ad3      	subs	r3, r2, r3
 800b0ee:	2b11      	cmp	r3, #17
 800b0f0:	d901      	bls.n	800b0f6 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800b0f2:	2303      	movs	r3, #3
 800b0f4:	e22c      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b0f6:	4b0e      	ldr	r3, [pc, #56]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800b0f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b0fc:	f003 0302 	and.w	r3, r3, #2
 800b100:	2b00      	cmp	r3, #0
 800b102:	d0ef      	beq.n	800b0e4 <HAL_RCC_OscConfig+0x478>
 800b104:	e01d      	b.n	800b142 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b106:	4b0a      	ldr	r3, [pc, #40]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800b108:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b10c:	4a08      	ldr	r2, [pc, #32]	@ (800b130 <HAL_RCC_OscConfig+0x4c4>)
 800b10e:	f023 0301 	bic.w	r3, r3, #1
 800b112:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b116:	f7fb fa27 	bl	8006568 <HAL_GetTick>
 800b11a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b11c:	e00a      	b.n	800b134 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b11e:	f7fb fa23 	bl	8006568 <HAL_GetTick>
 800b122:	4602      	mov	r2, r0
 800b124:	69bb      	ldr	r3, [r7, #24]
 800b126:	1ad3      	subs	r3, r2, r3
 800b128:	2b11      	cmp	r3, #17
 800b12a:	d903      	bls.n	800b134 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 800b12c:	2303      	movs	r3, #3
 800b12e:	e20f      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
 800b130:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b134:	4b83      	ldr	r3, [pc, #524]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b136:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b13a:	f003 0302 	and.w	r3, r3, #2
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d1ed      	bne.n	800b11e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	f003 0304 	and.w	r3, r3, #4
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	f000 80bd 	beq.w	800b2ca <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b150:	2300      	movs	r3, #0
 800b152:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800b156:	4b7b      	ldr	r3, [pc, #492]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b15a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d10e      	bne.n	800b180 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b162:	4b78      	ldr	r3, [pc, #480]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b166:	4a77      	ldr	r2, [pc, #476]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b168:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b16c:	6593      	str	r3, [r2, #88]	@ 0x58
 800b16e:	4b75      	ldr	r3, [pc, #468]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b176:	60fb      	str	r3, [r7, #12]
 800b178:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b17a:	2301      	movs	r3, #1
 800b17c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b180:	4b71      	ldr	r3, [pc, #452]	@ (800b348 <HAL_RCC_OscConfig+0x6dc>)
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d118      	bne.n	800b1be <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b18c:	4b6e      	ldr	r3, [pc, #440]	@ (800b348 <HAL_RCC_OscConfig+0x6dc>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	4a6d      	ldr	r2, [pc, #436]	@ (800b348 <HAL_RCC_OscConfig+0x6dc>)
 800b192:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b196:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b198:	f7fb f9e6 	bl	8006568 <HAL_GetTick>
 800b19c:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b19e:	e008      	b.n	800b1b2 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b1a0:	f7fb f9e2 	bl	8006568 <HAL_GetTick>
 800b1a4:	4602      	mov	r2, r0
 800b1a6:	69bb      	ldr	r3, [r7, #24]
 800b1a8:	1ad3      	subs	r3, r2, r3
 800b1aa:	2b02      	cmp	r3, #2
 800b1ac:	d901      	bls.n	800b1b2 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 800b1ae:	2303      	movs	r3, #3
 800b1b0:	e1ce      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b1b2:	4b65      	ldr	r3, [pc, #404]	@ (800b348 <HAL_RCC_OscConfig+0x6dc>)
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d0f0      	beq.n	800b1a0 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	689b      	ldr	r3, [r3, #8]
 800b1c2:	f003 0301 	and.w	r3, r3, #1
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d02c      	beq.n	800b224 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 800b1ca:	4b5e      	ldr	r3, [pc, #376]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b1cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1d0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	689b      	ldr	r3, [r3, #8]
 800b1d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1dc:	4959      	ldr	r1, [pc, #356]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b1de:	4313      	orrs	r3, r2
 800b1e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	689b      	ldr	r3, [r3, #8]
 800b1e8:	f003 0304 	and.w	r3, r3, #4
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d010      	beq.n	800b212 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800b1f0:	4b54      	ldr	r3, [pc, #336]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b1f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1f6:	4a53      	ldr	r2, [pc, #332]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b1f8:	f043 0304 	orr.w	r3, r3, #4
 800b1fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800b200:	4b50      	ldr	r3, [pc, #320]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b202:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b206:	4a4f      	ldr	r2, [pc, #316]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b208:	f043 0301 	orr.w	r3, r3, #1
 800b20c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b210:	e018      	b.n	800b244 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800b212:	4b4c      	ldr	r3, [pc, #304]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b214:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b218:	4a4a      	ldr	r2, [pc, #296]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b21a:	f043 0301 	orr.w	r3, r3, #1
 800b21e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b222:	e00f      	b.n	800b244 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800b224:	4b47      	ldr	r3, [pc, #284]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b226:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b22a:	4a46      	ldr	r2, [pc, #280]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b22c:	f023 0301 	bic.w	r3, r3, #1
 800b230:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800b234:	4b43      	ldr	r3, [pc, #268]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b23a:	4a42      	ldr	r2, [pc, #264]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b23c:	f023 0304 	bic.w	r3, r3, #4
 800b240:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	689b      	ldr	r3, [r3, #8]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d016      	beq.n	800b27a <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b24c:	f7fb f98c 	bl	8006568 <HAL_GetTick>
 800b250:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b252:	e00a      	b.n	800b26a <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b254:	f7fb f988 	bl	8006568 <HAL_GetTick>
 800b258:	4602      	mov	r2, r0
 800b25a:	69bb      	ldr	r3, [r7, #24]
 800b25c:	1ad3      	subs	r3, r2, r3
 800b25e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b262:	4293      	cmp	r3, r2
 800b264:	d901      	bls.n	800b26a <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 800b266:	2303      	movs	r3, #3
 800b268:	e172      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b26a:	4b36      	ldr	r3, [pc, #216]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b26c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b270:	f003 0302 	and.w	r3, r3, #2
 800b274:	2b00      	cmp	r3, #0
 800b276:	d0ed      	beq.n	800b254 <HAL_RCC_OscConfig+0x5e8>
 800b278:	e01d      	b.n	800b2b6 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b27a:	f7fb f975 	bl	8006568 <HAL_GetTick>
 800b27e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b280:	e00a      	b.n	800b298 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b282:	f7fb f971 	bl	8006568 <HAL_GetTick>
 800b286:	4602      	mov	r2, r0
 800b288:	69bb      	ldr	r3, [r7, #24]
 800b28a:	1ad3      	subs	r3, r2, r3
 800b28c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b290:	4293      	cmp	r3, r2
 800b292:	d901      	bls.n	800b298 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 800b294:	2303      	movs	r3, #3
 800b296:	e15b      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b298:	4b2a      	ldr	r3, [pc, #168]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b29a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b29e:	f003 0302 	and.w	r3, r3, #2
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d1ed      	bne.n	800b282 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 800b2a6:	4b27      	ldr	r3, [pc, #156]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b2a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2ac:	4a25      	ldr	r2, [pc, #148]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b2ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b2b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b2b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b2ba:	2b01      	cmp	r3, #1
 800b2bc:	d105      	bne.n	800b2ca <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b2be:	4b21      	ldr	r3, [pc, #132]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b2c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2c2:	4a20      	ldr	r2, [pc, #128]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b2c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b2c8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f003 0320 	and.w	r3, r3, #32
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d041      	beq.n	800b35a <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d01c      	beq.n	800b318 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b2de:	4b19      	ldr	r3, [pc, #100]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b2e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b2e4:	4a17      	ldr	r2, [pc, #92]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b2e6:	f043 0301 	orr.w	r3, r3, #1
 800b2ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2ee:	f7fb f93b 	bl	8006568 <HAL_GetTick>
 800b2f2:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b2f4:	e008      	b.n	800b308 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b2f6:	f7fb f937 	bl	8006568 <HAL_GetTick>
 800b2fa:	4602      	mov	r2, r0
 800b2fc:	69bb      	ldr	r3, [r7, #24]
 800b2fe:	1ad3      	subs	r3, r2, r3
 800b300:	2b02      	cmp	r3, #2
 800b302:	d901      	bls.n	800b308 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 800b304:	2303      	movs	r3, #3
 800b306:	e123      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b308:	4b0e      	ldr	r3, [pc, #56]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b30a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b30e:	f003 0302 	and.w	r3, r3, #2
 800b312:	2b00      	cmp	r3, #0
 800b314:	d0ef      	beq.n	800b2f6 <HAL_RCC_OscConfig+0x68a>
 800b316:	e020      	b.n	800b35a <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b318:	4b0a      	ldr	r3, [pc, #40]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b31a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b31e:	4a09      	ldr	r2, [pc, #36]	@ (800b344 <HAL_RCC_OscConfig+0x6d8>)
 800b320:	f023 0301 	bic.w	r3, r3, #1
 800b324:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b328:	f7fb f91e 	bl	8006568 <HAL_GetTick>
 800b32c:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b32e:	e00d      	b.n	800b34c <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b330:	f7fb f91a 	bl	8006568 <HAL_GetTick>
 800b334:	4602      	mov	r2, r0
 800b336:	69bb      	ldr	r3, [r7, #24]
 800b338:	1ad3      	subs	r3, r2, r3
 800b33a:	2b02      	cmp	r3, #2
 800b33c:	d906      	bls.n	800b34c <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 800b33e:	2303      	movs	r3, #3
 800b340:	e106      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
 800b342:	bf00      	nop
 800b344:	40021000 	.word	0x40021000
 800b348:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b34c:	4b82      	ldr	r3, [pc, #520]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b34e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b352:	f003 0302 	and.w	r3, r3, #2
 800b356:	2b00      	cmp	r3, #0
 800b358:	d1ea      	bne.n	800b330 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b35e:	2b00      	cmp	r3, #0
 800b360:	f000 80f5 	beq.w	800b54e <HAL_RCC_OscConfig+0x8e2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b368:	2b02      	cmp	r3, #2
 800b36a:	f040 80cb 	bne.w	800b504 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800b36e:	4b7a      	ldr	r3, [pc, #488]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b370:	68db      	ldr	r3, [r3, #12]
 800b372:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b374:	69fb      	ldr	r3, [r7, #28]
 800b376:	f003 0203 	and.w	r2, r3, #3
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b37e:	429a      	cmp	r2, r3
 800b380:	d12c      	bne.n	800b3dc <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b382:	69fb      	ldr	r3, [r7, #28]
 800b384:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b38c:	3b01      	subs	r3, #1
 800b38e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b390:	429a      	cmp	r2, r3
 800b392:	d123      	bne.n	800b3dc <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b394:	69fb      	ldr	r3, [r7, #28]
 800b396:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b39e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b3a0:	429a      	cmp	r2, r3
 800b3a2:	d11b      	bne.n	800b3dc <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b3a4:	69fb      	ldr	r3, [r7, #28]
 800b3a6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b3ae:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b3b0:	429a      	cmp	r2, r3
 800b3b2:	d113      	bne.n	800b3dc <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b3b4:	69fb      	ldr	r3, [r7, #28]
 800b3b6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3be:	085b      	lsrs	r3, r3, #1
 800b3c0:	3b01      	subs	r3, #1
 800b3c2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	d109      	bne.n	800b3dc <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b3c8:	69fb      	ldr	r3, [r7, #28]
 800b3ca:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3d2:	085b      	lsrs	r3, r3, #1
 800b3d4:	3b01      	subs	r3, #1
 800b3d6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b3d8:	429a      	cmp	r2, r3
 800b3da:	d06d      	beq.n	800b4b8 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b3dc:	6a3b      	ldr	r3, [r7, #32]
 800b3de:	2b0c      	cmp	r3, #12
 800b3e0:	d068      	beq.n	800b4b4 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800b3e2:	4b5d      	ldr	r3, [pc, #372]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d105      	bne.n	800b3fa <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800b3ee:	4b5a      	ldr	r3, [pc, #360]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d001      	beq.n	800b3fe <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 800b3fa:	2301      	movs	r3, #1
 800b3fc:	e0a8      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800b3fe:	4b56      	ldr	r3, [pc, #344]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	4a55      	ldr	r2, [pc, #340]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b404:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b408:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b40a:	f7fb f8ad 	bl	8006568 <HAL_GetTick>
 800b40e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b410:	e008      	b.n	800b424 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b412:	f7fb f8a9 	bl	8006568 <HAL_GetTick>
 800b416:	4602      	mov	r2, r0
 800b418:	69bb      	ldr	r3, [r7, #24]
 800b41a:	1ad3      	subs	r3, r2, r3
 800b41c:	2b02      	cmp	r3, #2
 800b41e:	d901      	bls.n	800b424 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 800b420:	2303      	movs	r3, #3
 800b422:	e095      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b424:	4b4c      	ldr	r3, [pc, #304]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d1f0      	bne.n	800b412 <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b430:	4b49      	ldr	r3, [pc, #292]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b432:	68da      	ldr	r2, [r3, #12]
 800b434:	4b49      	ldr	r3, [pc, #292]	@ (800b55c <HAL_RCC_OscConfig+0x8f0>)
 800b436:	4013      	ands	r3, r2
 800b438:	687a      	ldr	r2, [r7, #4]
 800b43a:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800b43c:	687a      	ldr	r2, [r7, #4]
 800b43e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b440:	3a01      	subs	r2, #1
 800b442:	0112      	lsls	r2, r2, #4
 800b444:	4311      	orrs	r1, r2
 800b446:	687a      	ldr	r2, [r7, #4]
 800b448:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b44a:	0212      	lsls	r2, r2, #8
 800b44c:	4311      	orrs	r1, r2
 800b44e:	687a      	ldr	r2, [r7, #4]
 800b450:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800b452:	0852      	lsrs	r2, r2, #1
 800b454:	3a01      	subs	r2, #1
 800b456:	0552      	lsls	r2, r2, #21
 800b458:	4311      	orrs	r1, r2
 800b45a:	687a      	ldr	r2, [r7, #4]
 800b45c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800b45e:	0852      	lsrs	r2, r2, #1
 800b460:	3a01      	subs	r2, #1
 800b462:	0652      	lsls	r2, r2, #25
 800b464:	4311      	orrs	r1, r2
 800b466:	687a      	ldr	r2, [r7, #4]
 800b468:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b46a:	06d2      	lsls	r2, r2, #27
 800b46c:	430a      	orrs	r2, r1
 800b46e:	493a      	ldr	r1, [pc, #232]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b470:	4313      	orrs	r3, r2
 800b472:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800b474:	4b38      	ldr	r3, [pc, #224]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	4a37      	ldr	r2, [pc, #220]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b47a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b47e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b480:	4b35      	ldr	r3, [pc, #212]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b482:	68db      	ldr	r3, [r3, #12]
 800b484:	4a34      	ldr	r2, [pc, #208]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b486:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b48a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b48c:	f7fb f86c 	bl	8006568 <HAL_GetTick>
 800b490:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b492:	e008      	b.n	800b4a6 <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b494:	f7fb f868 	bl	8006568 <HAL_GetTick>
 800b498:	4602      	mov	r2, r0
 800b49a:	69bb      	ldr	r3, [r7, #24]
 800b49c:	1ad3      	subs	r3, r2, r3
 800b49e:	2b02      	cmp	r3, #2
 800b4a0:	d901      	bls.n	800b4a6 <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 800b4a2:	2303      	movs	r3, #3
 800b4a4:	e054      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b4a6:	4b2c      	ldr	r3, [pc, #176]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d0f0      	beq.n	800b494 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b4b2:	e04c      	b.n	800b54e <HAL_RCC_OscConfig+0x8e2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	e04b      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b4b8:	4b27      	ldr	r3, [pc, #156]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d144      	bne.n	800b54e <HAL_RCC_OscConfig+0x8e2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800b4c4:	4b24      	ldr	r3, [pc, #144]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	4a23      	ldr	r2, [pc, #140]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b4ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b4ce:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b4d0:	4b21      	ldr	r3, [pc, #132]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b4d2:	68db      	ldr	r3, [r3, #12]
 800b4d4:	4a20      	ldr	r2, [pc, #128]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b4d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b4da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b4dc:	f7fb f844 	bl	8006568 <HAL_GetTick>
 800b4e0:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b4e2:	e008      	b.n	800b4f6 <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b4e4:	f7fb f840 	bl	8006568 <HAL_GetTick>
 800b4e8:	4602      	mov	r2, r0
 800b4ea:	69bb      	ldr	r3, [r7, #24]
 800b4ec:	1ad3      	subs	r3, r2, r3
 800b4ee:	2b02      	cmp	r3, #2
 800b4f0:	d901      	bls.n	800b4f6 <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 800b4f2:	2303      	movs	r3, #3
 800b4f4:	e02c      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b4f6:	4b18      	ldr	r3, [pc, #96]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d0f0      	beq.n	800b4e4 <HAL_RCC_OscConfig+0x878>
 800b502:	e024      	b.n	800b54e <HAL_RCC_OscConfig+0x8e2>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b504:	6a3b      	ldr	r3, [r7, #32]
 800b506:	2b0c      	cmp	r3, #12
 800b508:	d01f      	beq.n	800b54a <HAL_RCC_OscConfig+0x8de>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b50a:	4b13      	ldr	r3, [pc, #76]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	4a12      	ldr	r2, [pc, #72]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b510:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b514:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b516:	f7fb f827 	bl	8006568 <HAL_GetTick>
 800b51a:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b51c:	e008      	b.n	800b530 <HAL_RCC_OscConfig+0x8c4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b51e:	f7fb f823 	bl	8006568 <HAL_GetTick>
 800b522:	4602      	mov	r2, r0
 800b524:	69bb      	ldr	r3, [r7, #24]
 800b526:	1ad3      	subs	r3, r2, r3
 800b528:	2b02      	cmp	r3, #2
 800b52a:	d901      	bls.n	800b530 <HAL_RCC_OscConfig+0x8c4>
          {
            return HAL_TIMEOUT;
 800b52c:	2303      	movs	r3, #3
 800b52e:	e00f      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b530:	4b09      	ldr	r3, [pc, #36]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d1f0      	bne.n	800b51e <HAL_RCC_OscConfig+0x8b2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800b53c:	4b06      	ldr	r3, [pc, #24]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b53e:	68da      	ldr	r2, [r3, #12]
 800b540:	4905      	ldr	r1, [pc, #20]	@ (800b558 <HAL_RCC_OscConfig+0x8ec>)
 800b542:	4b07      	ldr	r3, [pc, #28]	@ (800b560 <HAL_RCC_OscConfig+0x8f4>)
 800b544:	4013      	ands	r3, r2
 800b546:	60cb      	str	r3, [r1, #12]
 800b548:	e001      	b.n	800b54e <HAL_RCC_OscConfig+0x8e2>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800b54a:	2301      	movs	r3, #1
 800b54c:	e000      	b.n	800b550 <HAL_RCC_OscConfig+0x8e4>
      }
    }
  }
  return HAL_OK;
 800b54e:	2300      	movs	r3, #0
}
 800b550:	4618      	mov	r0, r3
 800b552:	3728      	adds	r7, #40	@ 0x28
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}
 800b558:	40021000 	.word	0x40021000
 800b55c:	019d800c 	.word	0x019d800c
 800b560:	feeefffc 	.word	0xfeeefffc

0800b564 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b086      	sub	sp, #24
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
 800b56c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b56e:	2300      	movs	r3, #0
 800b570:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d101      	bne.n	800b57c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b578:	2301      	movs	r3, #1
 800b57a:	e11d      	b.n	800b7b8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b57c:	4b90      	ldr	r3, [pc, #576]	@ (800b7c0 <HAL_RCC_ClockConfig+0x25c>)
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	f003 030f 	and.w	r3, r3, #15
 800b584:	683a      	ldr	r2, [r7, #0]
 800b586:	429a      	cmp	r2, r3
 800b588:	d910      	bls.n	800b5ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b58a:	4b8d      	ldr	r3, [pc, #564]	@ (800b7c0 <HAL_RCC_ClockConfig+0x25c>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	f023 020f 	bic.w	r2, r3, #15
 800b592:	498b      	ldr	r1, [pc, #556]	@ (800b7c0 <HAL_RCC_ClockConfig+0x25c>)
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	4313      	orrs	r3, r2
 800b598:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b59a:	4b89      	ldr	r3, [pc, #548]	@ (800b7c0 <HAL_RCC_ClockConfig+0x25c>)
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	f003 030f 	and.w	r3, r3, #15
 800b5a2:	683a      	ldr	r2, [r7, #0]
 800b5a4:	429a      	cmp	r2, r3
 800b5a6:	d001      	beq.n	800b5ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b5a8:	2301      	movs	r3, #1
 800b5aa:	e105      	b.n	800b7b8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	f003 0302 	and.w	r3, r3, #2
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d010      	beq.n	800b5da <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	689a      	ldr	r2, [r3, #8]
 800b5bc:	4b81      	ldr	r3, [pc, #516]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b5be:	689b      	ldr	r3, [r3, #8]
 800b5c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b5c4:	429a      	cmp	r2, r3
 800b5c6:	d908      	bls.n	800b5da <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b5c8:	4b7e      	ldr	r3, [pc, #504]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b5ca:	689b      	ldr	r3, [r3, #8]
 800b5cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	689b      	ldr	r3, [r3, #8]
 800b5d4:	497b      	ldr	r1, [pc, #492]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b5d6:	4313      	orrs	r3, r2
 800b5d8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	f003 0301 	and.w	r3, r3, #1
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d079      	beq.n	800b6da <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	685b      	ldr	r3, [r3, #4]
 800b5ea:	2b03      	cmp	r3, #3
 800b5ec:	d11e      	bne.n	800b62c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b5ee:	4b75      	ldr	r3, [pc, #468]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d101      	bne.n	800b5fe <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800b5fa:	2301      	movs	r3, #1
 800b5fc:	e0dc      	b.n	800b7b8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800b5fe:	f000 fa23 	bl	800ba48 <RCC_GetSysClockFreqFromPLLSource>
 800b602:	4603      	mov	r3, r0
 800b604:	4a70      	ldr	r2, [pc, #448]	@ (800b7c8 <HAL_RCC_ClockConfig+0x264>)
 800b606:	4293      	cmp	r3, r2
 800b608:	d946      	bls.n	800b698 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800b60a:	4b6e      	ldr	r3, [pc, #440]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b60c:	689b      	ldr	r3, [r3, #8]
 800b60e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b612:	2b00      	cmp	r3, #0
 800b614:	d140      	bne.n	800b698 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b616:	4b6b      	ldr	r3, [pc, #428]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b618:	689b      	ldr	r3, [r3, #8]
 800b61a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b61e:	4a69      	ldr	r2, [pc, #420]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b620:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b624:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b626:	2380      	movs	r3, #128	@ 0x80
 800b628:	617b      	str	r3, [r7, #20]
 800b62a:	e035      	b.n	800b698 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	685b      	ldr	r3, [r3, #4]
 800b630:	2b02      	cmp	r3, #2
 800b632:	d107      	bne.n	800b644 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b634:	4b63      	ldr	r3, [pc, #396]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d115      	bne.n	800b66c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800b640:	2301      	movs	r3, #1
 800b642:	e0b9      	b.n	800b7b8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	685b      	ldr	r3, [r3, #4]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d107      	bne.n	800b65c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b64c:	4b5d      	ldr	r3, [pc, #372]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f003 0302 	and.w	r3, r3, #2
 800b654:	2b00      	cmp	r3, #0
 800b656:	d109      	bne.n	800b66c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800b658:	2301      	movs	r3, #1
 800b65a:	e0ad      	b.n	800b7b8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b65c:	4b59      	ldr	r3, [pc, #356]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b664:	2b00      	cmp	r3, #0
 800b666:	d101      	bne.n	800b66c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800b668:	2301      	movs	r3, #1
 800b66a:	e0a5      	b.n	800b7b8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800b66c:	f000 f8b4 	bl	800b7d8 <HAL_RCC_GetSysClockFreq>
 800b670:	4603      	mov	r3, r0
 800b672:	4a55      	ldr	r2, [pc, #340]	@ (800b7c8 <HAL_RCC_ClockConfig+0x264>)
 800b674:	4293      	cmp	r3, r2
 800b676:	d90f      	bls.n	800b698 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800b678:	4b52      	ldr	r3, [pc, #328]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b67a:	689b      	ldr	r3, [r3, #8]
 800b67c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b680:	2b00      	cmp	r3, #0
 800b682:	d109      	bne.n	800b698 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b684:	4b4f      	ldr	r3, [pc, #316]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b686:	689b      	ldr	r3, [r3, #8]
 800b688:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b68c:	4a4d      	ldr	r2, [pc, #308]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b68e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b692:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b694:	2380      	movs	r3, #128	@ 0x80
 800b696:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b698:	4b4a      	ldr	r3, [pc, #296]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b69a:	689b      	ldr	r3, [r3, #8]
 800b69c:	f023 0203 	bic.w	r2, r3, #3
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	685b      	ldr	r3, [r3, #4]
 800b6a4:	4947      	ldr	r1, [pc, #284]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b6a6:	4313      	orrs	r3, r2
 800b6a8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6aa:	f7fa ff5d 	bl	8006568 <HAL_GetTick>
 800b6ae:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b6b0:	e00a      	b.n	800b6c8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b6b2:	f7fa ff59 	bl	8006568 <HAL_GetTick>
 800b6b6:	4602      	mov	r2, r0
 800b6b8:	693b      	ldr	r3, [r7, #16]
 800b6ba:	1ad3      	subs	r3, r2, r3
 800b6bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b6c0:	4293      	cmp	r3, r2
 800b6c2:	d901      	bls.n	800b6c8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800b6c4:	2303      	movs	r3, #3
 800b6c6:	e077      	b.n	800b7b8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b6c8:	4b3e      	ldr	r3, [pc, #248]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b6ca:	689b      	ldr	r3, [r3, #8]
 800b6cc:	f003 020c 	and.w	r2, r3, #12
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	685b      	ldr	r3, [r3, #4]
 800b6d4:	009b      	lsls	r3, r3, #2
 800b6d6:	429a      	cmp	r2, r3
 800b6d8:	d1eb      	bne.n	800b6b2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800b6da:	697b      	ldr	r3, [r7, #20]
 800b6dc:	2b80      	cmp	r3, #128	@ 0x80
 800b6de:	d105      	bne.n	800b6ec <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b6e0:	4b38      	ldr	r3, [pc, #224]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b6e2:	689b      	ldr	r3, [r3, #8]
 800b6e4:	4a37      	ldr	r2, [pc, #220]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b6e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b6ea:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	f003 0302 	and.w	r3, r3, #2
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d010      	beq.n	800b71a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	689a      	ldr	r2, [r3, #8]
 800b6fc:	4b31      	ldr	r3, [pc, #196]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b6fe:	689b      	ldr	r3, [r3, #8]
 800b700:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b704:	429a      	cmp	r2, r3
 800b706:	d208      	bcs.n	800b71a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b708:	4b2e      	ldr	r3, [pc, #184]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b70a:	689b      	ldr	r3, [r3, #8]
 800b70c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	689b      	ldr	r3, [r3, #8]
 800b714:	492b      	ldr	r1, [pc, #172]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b716:	4313      	orrs	r3, r2
 800b718:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b71a:	4b29      	ldr	r3, [pc, #164]	@ (800b7c0 <HAL_RCC_ClockConfig+0x25c>)
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f003 030f 	and.w	r3, r3, #15
 800b722:	683a      	ldr	r2, [r7, #0]
 800b724:	429a      	cmp	r2, r3
 800b726:	d210      	bcs.n	800b74a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b728:	4b25      	ldr	r3, [pc, #148]	@ (800b7c0 <HAL_RCC_ClockConfig+0x25c>)
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	f023 020f 	bic.w	r2, r3, #15
 800b730:	4923      	ldr	r1, [pc, #140]	@ (800b7c0 <HAL_RCC_ClockConfig+0x25c>)
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	4313      	orrs	r3, r2
 800b736:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b738:	4b21      	ldr	r3, [pc, #132]	@ (800b7c0 <HAL_RCC_ClockConfig+0x25c>)
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	f003 030f 	and.w	r3, r3, #15
 800b740:	683a      	ldr	r2, [r7, #0]
 800b742:	429a      	cmp	r2, r3
 800b744:	d001      	beq.n	800b74a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800b746:	2301      	movs	r3, #1
 800b748:	e036      	b.n	800b7b8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	f003 0304 	and.w	r3, r3, #4
 800b752:	2b00      	cmp	r3, #0
 800b754:	d008      	beq.n	800b768 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b756:	4b1b      	ldr	r3, [pc, #108]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b758:	689b      	ldr	r3, [r3, #8]
 800b75a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	68db      	ldr	r3, [r3, #12]
 800b762:	4918      	ldr	r1, [pc, #96]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b764:	4313      	orrs	r3, r2
 800b766:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	f003 0308 	and.w	r3, r3, #8
 800b770:	2b00      	cmp	r3, #0
 800b772:	d009      	beq.n	800b788 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b774:	4b13      	ldr	r3, [pc, #76]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b776:	689b      	ldr	r3, [r3, #8]
 800b778:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	691b      	ldr	r3, [r3, #16]
 800b780:	00db      	lsls	r3, r3, #3
 800b782:	4910      	ldr	r1, [pc, #64]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b784:	4313      	orrs	r3, r2
 800b786:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b788:	f000 f826 	bl	800b7d8 <HAL_RCC_GetSysClockFreq>
 800b78c:	4602      	mov	r2, r0
 800b78e:	4b0d      	ldr	r3, [pc, #52]	@ (800b7c4 <HAL_RCC_ClockConfig+0x260>)
 800b790:	689b      	ldr	r3, [r3, #8]
 800b792:	091b      	lsrs	r3, r3, #4
 800b794:	f003 030f 	and.w	r3, r3, #15
 800b798:	490c      	ldr	r1, [pc, #48]	@ (800b7cc <HAL_RCC_ClockConfig+0x268>)
 800b79a:	5ccb      	ldrb	r3, [r1, r3]
 800b79c:	f003 031f 	and.w	r3, r3, #31
 800b7a0:	fa22 f303 	lsr.w	r3, r2, r3
 800b7a4:	4a0a      	ldr	r2, [pc, #40]	@ (800b7d0 <HAL_RCC_ClockConfig+0x26c>)
 800b7a6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800b7a8:	4b0a      	ldr	r3, [pc, #40]	@ (800b7d4 <HAL_RCC_ClockConfig+0x270>)
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	f7fa fcc9 	bl	8006144 <HAL_InitTick>
 800b7b2:	4603      	mov	r3, r0
 800b7b4:	73fb      	strb	r3, [r7, #15]

  return status;
 800b7b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	3718      	adds	r7, #24
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	bd80      	pop	{r7, pc}
 800b7c0:	40022000 	.word	0x40022000
 800b7c4:	40021000 	.word	0x40021000
 800b7c8:	04c4b400 	.word	0x04c4b400
 800b7cc:	080191e4 	.word	0x080191e4
 800b7d0:	20000298 	.word	0x20000298
 800b7d4:	2000029c 	.word	0x2000029c

0800b7d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b7d8:	b480      	push	{r7}
 800b7da:	b089      	sub	sp, #36	@ 0x24
 800b7dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800b7de:	2300      	movs	r3, #0
 800b7e0:	61fb      	str	r3, [r7, #28]
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b7e6:	4b3e      	ldr	r3, [pc, #248]	@ (800b8e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800b7e8:	689b      	ldr	r3, [r3, #8]
 800b7ea:	f003 030c 	and.w	r3, r3, #12
 800b7ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b7f0:	4b3b      	ldr	r3, [pc, #236]	@ (800b8e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800b7f2:	68db      	ldr	r3, [r3, #12]
 800b7f4:	f003 0303 	and.w	r3, r3, #3
 800b7f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b7fa:	693b      	ldr	r3, [r7, #16]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d005      	beq.n	800b80c <HAL_RCC_GetSysClockFreq+0x34>
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	2b0c      	cmp	r3, #12
 800b804:	d121      	bne.n	800b84a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	2b01      	cmp	r3, #1
 800b80a:	d11e      	bne.n	800b84a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800b80c:	4b34      	ldr	r3, [pc, #208]	@ (800b8e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	f003 0308 	and.w	r3, r3, #8
 800b814:	2b00      	cmp	r3, #0
 800b816:	d107      	bne.n	800b828 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800b818:	4b31      	ldr	r3, [pc, #196]	@ (800b8e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800b81a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b81e:	0a1b      	lsrs	r3, r3, #8
 800b820:	f003 030f 	and.w	r3, r3, #15
 800b824:	61fb      	str	r3, [r7, #28]
 800b826:	e005      	b.n	800b834 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800b828:	4b2d      	ldr	r3, [pc, #180]	@ (800b8e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	091b      	lsrs	r3, r3, #4
 800b82e:	f003 030f 	and.w	r3, r3, #15
 800b832:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800b834:	4a2b      	ldr	r2, [pc, #172]	@ (800b8e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800b836:	69fb      	ldr	r3, [r7, #28]
 800b838:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b83c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b83e:	693b      	ldr	r3, [r7, #16]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d10d      	bne.n	800b860 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800b844:	69fb      	ldr	r3, [r7, #28]
 800b846:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b848:	e00a      	b.n	800b860 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800b84a:	693b      	ldr	r3, [r7, #16]
 800b84c:	2b04      	cmp	r3, #4
 800b84e:	d102      	bne.n	800b856 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b850:	4b25      	ldr	r3, [pc, #148]	@ (800b8e8 <HAL_RCC_GetSysClockFreq+0x110>)
 800b852:	61bb      	str	r3, [r7, #24]
 800b854:	e004      	b.n	800b860 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800b856:	693b      	ldr	r3, [r7, #16]
 800b858:	2b08      	cmp	r3, #8
 800b85a:	d101      	bne.n	800b860 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b85c:	4b22      	ldr	r3, [pc, #136]	@ (800b8e8 <HAL_RCC_GetSysClockFreq+0x110>)
 800b85e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800b860:	693b      	ldr	r3, [r7, #16]
 800b862:	2b0c      	cmp	r3, #12
 800b864:	d134      	bne.n	800b8d0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b866:	4b1e      	ldr	r3, [pc, #120]	@ (800b8e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800b868:	68db      	ldr	r3, [r3, #12]
 800b86a:	f003 0303 	and.w	r3, r3, #3
 800b86e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	2b02      	cmp	r3, #2
 800b874:	d003      	beq.n	800b87e <HAL_RCC_GetSysClockFreq+0xa6>
 800b876:	68bb      	ldr	r3, [r7, #8]
 800b878:	2b03      	cmp	r3, #3
 800b87a:	d003      	beq.n	800b884 <HAL_RCC_GetSysClockFreq+0xac>
 800b87c:	e005      	b.n	800b88a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800b87e:	4b1a      	ldr	r3, [pc, #104]	@ (800b8e8 <HAL_RCC_GetSysClockFreq+0x110>)
 800b880:	617b      	str	r3, [r7, #20]
      break;
 800b882:	e005      	b.n	800b890 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800b884:	4b18      	ldr	r3, [pc, #96]	@ (800b8e8 <HAL_RCC_GetSysClockFreq+0x110>)
 800b886:	617b      	str	r3, [r7, #20]
      break;
 800b888:	e002      	b.n	800b890 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800b88a:	69fb      	ldr	r3, [r7, #28]
 800b88c:	617b      	str	r3, [r7, #20]
      break;
 800b88e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b890:	4b13      	ldr	r3, [pc, #76]	@ (800b8e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800b892:	68db      	ldr	r3, [r3, #12]
 800b894:	091b      	lsrs	r3, r3, #4
 800b896:	f003 030f 	and.w	r3, r3, #15
 800b89a:	3301      	adds	r3, #1
 800b89c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800b89e:	4b10      	ldr	r3, [pc, #64]	@ (800b8e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800b8a0:	68db      	ldr	r3, [r3, #12]
 800b8a2:	0a1b      	lsrs	r3, r3, #8
 800b8a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b8a8:	697a      	ldr	r2, [r7, #20]
 800b8aa:	fb03 f202 	mul.w	r2, r3, r2
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8b4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b8b6:	4b0a      	ldr	r3, [pc, #40]	@ (800b8e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800b8b8:	68db      	ldr	r3, [r3, #12]
 800b8ba:	0e5b      	lsrs	r3, r3, #25
 800b8bc:	f003 0303 	and.w	r3, r3, #3
 800b8c0:	3301      	adds	r3, #1
 800b8c2:	005b      	lsls	r3, r3, #1
 800b8c4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800b8c6:	697a      	ldr	r2, [r7, #20]
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8ce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800b8d0:	69bb      	ldr	r3, [r7, #24]
}
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	3724      	adds	r7, #36	@ 0x24
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8dc:	4770      	bx	lr
 800b8de:	bf00      	nop
 800b8e0:	40021000 	.word	0x40021000
 800b8e4:	080191fc 	.word	0x080191fc
 800b8e8:	00f42400 	.word	0x00f42400

0800b8ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b8f0:	4b03      	ldr	r3, [pc, #12]	@ (800b900 <HAL_RCC_GetHCLKFreq+0x14>)
 800b8f2:	681b      	ldr	r3, [r3, #0]
}
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fc:	4770      	bx	lr
 800b8fe:	bf00      	nop
 800b900:	20000298 	.word	0x20000298

0800b904 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b904:	b580      	push	{r7, lr}
 800b906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b908:	f7ff fff0 	bl	800b8ec <HAL_RCC_GetHCLKFreq>
 800b90c:	4602      	mov	r2, r0
 800b90e:	4b06      	ldr	r3, [pc, #24]	@ (800b928 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b910:	689b      	ldr	r3, [r3, #8]
 800b912:	0adb      	lsrs	r3, r3, #11
 800b914:	f003 0307 	and.w	r3, r3, #7
 800b918:	4904      	ldr	r1, [pc, #16]	@ (800b92c <HAL_RCC_GetPCLK2Freq+0x28>)
 800b91a:	5ccb      	ldrb	r3, [r1, r3]
 800b91c:	f003 031f 	and.w	r3, r3, #31
 800b920:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b924:	4618      	mov	r0, r3
 800b926:	bd80      	pop	{r7, pc}
 800b928:	40021000 	.word	0x40021000
 800b92c:	080191f4 	.word	0x080191f4

0800b930 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b930:	b480      	push	{r7}
 800b932:	b083      	sub	sp, #12
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	220f      	movs	r2, #15
 800b93e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800b940:	4b12      	ldr	r3, [pc, #72]	@ (800b98c <HAL_RCC_GetClockConfig+0x5c>)
 800b942:	689b      	ldr	r3, [r3, #8]
 800b944:	f003 0203 	and.w	r2, r3, #3
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800b94c:	4b0f      	ldr	r3, [pc, #60]	@ (800b98c <HAL_RCC_GetClockConfig+0x5c>)
 800b94e:	689b      	ldr	r3, [r3, #8]
 800b950:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800b958:	4b0c      	ldr	r3, [pc, #48]	@ (800b98c <HAL_RCC_GetClockConfig+0x5c>)
 800b95a:	689b      	ldr	r3, [r3, #8]
 800b95c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800b964:	4b09      	ldr	r3, [pc, #36]	@ (800b98c <HAL_RCC_GetClockConfig+0x5c>)
 800b966:	689b      	ldr	r3, [r3, #8]
 800b968:	08db      	lsrs	r3, r3, #3
 800b96a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800b972:	4b07      	ldr	r3, [pc, #28]	@ (800b990 <HAL_RCC_GetClockConfig+0x60>)
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	f003 020f 	and.w	r2, r3, #15
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	601a      	str	r2, [r3, #0]
}
 800b97e:	bf00      	nop
 800b980:	370c      	adds	r7, #12
 800b982:	46bd      	mov	sp, r7
 800b984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b988:	4770      	bx	lr
 800b98a:	bf00      	nop
 800b98c:	40021000 	.word	0x40021000
 800b990:	40022000 	.word	0x40022000

0800b994 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b086      	sub	sp, #24
 800b998:	af00      	add	r7, sp, #0
 800b99a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800b99c:	2300      	movs	r3, #0
 800b99e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800b9a0:	4b27      	ldr	r3, [pc, #156]	@ (800ba40 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800b9a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d003      	beq.n	800b9b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800b9ac:	f7ff f88a 	bl	800aac4 <HAL_PWREx_GetVoltageRange>
 800b9b0:	6178      	str	r0, [r7, #20]
 800b9b2:	e014      	b.n	800b9de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800b9b4:	4b22      	ldr	r3, [pc, #136]	@ (800ba40 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800b9b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9b8:	4a21      	ldr	r2, [pc, #132]	@ (800ba40 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800b9ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b9be:	6593      	str	r3, [r2, #88]	@ 0x58
 800b9c0:	4b1f      	ldr	r3, [pc, #124]	@ (800ba40 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800b9c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b9c8:	60fb      	str	r3, [r7, #12]
 800b9ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800b9cc:	f7ff f87a 	bl	800aac4 <HAL_PWREx_GetVoltageRange>
 800b9d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800b9d2:	4b1b      	ldr	r3, [pc, #108]	@ (800ba40 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800b9d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9d6:	4a1a      	ldr	r2, [pc, #104]	@ (800ba40 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800b9d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b9dc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b9de:	697b      	ldr	r3, [r7, #20]
 800b9e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b9e4:	d10b      	bne.n	800b9fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	2b80      	cmp	r3, #128	@ 0x80
 800b9ea:	d913      	bls.n	800ba14 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	2ba0      	cmp	r3, #160	@ 0xa0
 800b9f0:	d902      	bls.n	800b9f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b9f2:	2302      	movs	r3, #2
 800b9f4:	613b      	str	r3, [r7, #16]
 800b9f6:	e00d      	b.n	800ba14 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	613b      	str	r3, [r7, #16]
 800b9fc:	e00a      	b.n	800ba14 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2b7f      	cmp	r3, #127	@ 0x7f
 800ba02:	d902      	bls.n	800ba0a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800ba04:	2302      	movs	r3, #2
 800ba06:	613b      	str	r3, [r7, #16]
 800ba08:	e004      	b.n	800ba14 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	2b70      	cmp	r3, #112	@ 0x70
 800ba0e:	d101      	bne.n	800ba14 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ba10:	2301      	movs	r3, #1
 800ba12:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800ba14:	4b0b      	ldr	r3, [pc, #44]	@ (800ba44 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	f023 020f 	bic.w	r2, r3, #15
 800ba1c:	4909      	ldr	r1, [pc, #36]	@ (800ba44 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800ba1e:	693b      	ldr	r3, [r7, #16]
 800ba20:	4313      	orrs	r3, r2
 800ba22:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800ba24:	4b07      	ldr	r3, [pc, #28]	@ (800ba44 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	f003 030f 	and.w	r3, r3, #15
 800ba2c:	693a      	ldr	r2, [r7, #16]
 800ba2e:	429a      	cmp	r2, r3
 800ba30:	d001      	beq.n	800ba36 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800ba32:	2301      	movs	r3, #1
 800ba34:	e000      	b.n	800ba38 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800ba36:	2300      	movs	r3, #0
}
 800ba38:	4618      	mov	r0, r3
 800ba3a:	3718      	adds	r7, #24
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}
 800ba40:	40021000 	.word	0x40021000
 800ba44:	40022000 	.word	0x40022000

0800ba48 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b087      	sub	sp, #28
 800ba4c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ba4e:	4b2d      	ldr	r3, [pc, #180]	@ (800bb04 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800ba50:	68db      	ldr	r3, [r3, #12]
 800ba52:	f003 0303 	and.w	r3, r3, #3
 800ba56:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	2b03      	cmp	r3, #3
 800ba5c:	d00b      	beq.n	800ba76 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	2b03      	cmp	r3, #3
 800ba62:	d825      	bhi.n	800bab0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	2b01      	cmp	r3, #1
 800ba68:	d008      	beq.n	800ba7c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	2b02      	cmp	r3, #2
 800ba6e:	d11f      	bne.n	800bab0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800ba70:	4b25      	ldr	r3, [pc, #148]	@ (800bb08 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800ba72:	613b      	str	r3, [r7, #16]
    break;
 800ba74:	e01f      	b.n	800bab6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800ba76:	4b24      	ldr	r3, [pc, #144]	@ (800bb08 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800ba78:	613b      	str	r3, [r7, #16]
    break;
 800ba7a:	e01c      	b.n	800bab6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800ba7c:	4b21      	ldr	r3, [pc, #132]	@ (800bb04 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	f003 0308 	and.w	r3, r3, #8
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d107      	bne.n	800ba98 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800ba88:	4b1e      	ldr	r3, [pc, #120]	@ (800bb04 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800ba8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ba8e:	0a1b      	lsrs	r3, r3, #8
 800ba90:	f003 030f 	and.w	r3, r3, #15
 800ba94:	617b      	str	r3, [r7, #20]
 800ba96:	e005      	b.n	800baa4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800ba98:	4b1a      	ldr	r3, [pc, #104]	@ (800bb04 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	091b      	lsrs	r3, r3, #4
 800ba9e:	f003 030f 	and.w	r3, r3, #15
 800baa2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800baa4:	4a19      	ldr	r2, [pc, #100]	@ (800bb0c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800baa6:	697b      	ldr	r3, [r7, #20]
 800baa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800baac:	613b      	str	r3, [r7, #16]
    break;
 800baae:	e002      	b.n	800bab6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800bab0:	2300      	movs	r3, #0
 800bab2:	613b      	str	r3, [r7, #16]
    break;
 800bab4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bab6:	4b13      	ldr	r3, [pc, #76]	@ (800bb04 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800bab8:	68db      	ldr	r3, [r3, #12]
 800baba:	091b      	lsrs	r3, r3, #4
 800babc:	f003 030f 	and.w	r3, r3, #15
 800bac0:	3301      	adds	r3, #1
 800bac2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800bac4:	4b0f      	ldr	r3, [pc, #60]	@ (800bb04 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800bac6:	68db      	ldr	r3, [r3, #12]
 800bac8:	0a1b      	lsrs	r3, r3, #8
 800baca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bace:	693a      	ldr	r2, [r7, #16]
 800bad0:	fb03 f202 	mul.w	r2, r3, r2
 800bad4:	68bb      	ldr	r3, [r7, #8]
 800bad6:	fbb2 f3f3 	udiv	r3, r2, r3
 800bada:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800badc:	4b09      	ldr	r3, [pc, #36]	@ (800bb04 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800bade:	68db      	ldr	r3, [r3, #12]
 800bae0:	0e5b      	lsrs	r3, r3, #25
 800bae2:	f003 0303 	and.w	r3, r3, #3
 800bae6:	3301      	adds	r3, #1
 800bae8:	005b      	lsls	r3, r3, #1
 800baea:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800baec:	693a      	ldr	r2, [r7, #16]
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	fbb2 f3f3 	udiv	r3, r2, r3
 800baf4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800baf6:	683b      	ldr	r3, [r7, #0]
}
 800baf8:	4618      	mov	r0, r3
 800bafa:	371c      	adds	r7, #28
 800bafc:	46bd      	mov	sp, r7
 800bafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb02:	4770      	bx	lr
 800bb04:	40021000 	.word	0x40021000
 800bb08:	00f42400 	.word	0x00f42400
 800bb0c:	080191fc 	.word	0x080191fc

0800bb10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b086      	sub	sp, #24
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800bb18:	2300      	movs	r3, #0
 800bb1a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d040      	beq.n	800bbae <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bb30:	2b80      	cmp	r3, #128	@ 0x80
 800bb32:	d02a      	beq.n	800bb8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800bb34:	2b80      	cmp	r3, #128	@ 0x80
 800bb36:	d825      	bhi.n	800bb84 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800bb38:	2b60      	cmp	r3, #96	@ 0x60
 800bb3a:	d026      	beq.n	800bb8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800bb3c:	2b60      	cmp	r3, #96	@ 0x60
 800bb3e:	d821      	bhi.n	800bb84 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800bb40:	2b40      	cmp	r3, #64	@ 0x40
 800bb42:	d006      	beq.n	800bb52 <HAL_RCCEx_PeriphCLKConfig+0x42>
 800bb44:	2b40      	cmp	r3, #64	@ 0x40
 800bb46:	d81d      	bhi.n	800bb84 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d009      	beq.n	800bb60 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800bb4c:	2b20      	cmp	r3, #32
 800bb4e:	d010      	beq.n	800bb72 <HAL_RCCEx_PeriphCLKConfig+0x62>
 800bb50:	e018      	b.n	800bb84 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800bb52:	4b89      	ldr	r3, [pc, #548]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bb54:	68db      	ldr	r3, [r3, #12]
 800bb56:	4a88      	ldr	r2, [pc, #544]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bb58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bb5c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800bb5e:	e015      	b.n	800bb8c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	3304      	adds	r3, #4
 800bb64:	2100      	movs	r1, #0
 800bb66:	4618      	mov	r0, r3
 800bb68:	f000 fb3e 	bl	800c1e8 <RCCEx_PLLSAI1_Config>
 800bb6c:	4603      	mov	r3, r0
 800bb6e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800bb70:	e00c      	b.n	800bb8c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	3320      	adds	r3, #32
 800bb76:	2100      	movs	r1, #0
 800bb78:	4618      	mov	r0, r3
 800bb7a:	f000 fc29 	bl	800c3d0 <RCCEx_PLLSAI2_Config>
 800bb7e:	4603      	mov	r3, r0
 800bb80:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800bb82:	e003      	b.n	800bb8c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bb84:	2301      	movs	r3, #1
 800bb86:	74fb      	strb	r3, [r7, #19]
      break;
 800bb88:	e000      	b.n	800bb8c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800bb8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bb8c:	7cfb      	ldrb	r3, [r7, #19]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d10b      	bne.n	800bbaa <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bb92:	4b79      	ldr	r3, [pc, #484]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bb94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bb98:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bba0:	4975      	ldr	r1, [pc, #468]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bba2:	4313      	orrs	r3, r2
 800bba4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800bba8:	e001      	b.n	800bbae <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bbaa:	7cfb      	ldrb	r3, [r7, #19]
 800bbac:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d047      	beq.n	800bc4a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bbbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bbc2:	d030      	beq.n	800bc26 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800bbc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bbc8:	d82a      	bhi.n	800bc20 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800bbca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bbce:	d02a      	beq.n	800bc26 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800bbd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bbd4:	d824      	bhi.n	800bc20 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800bbd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bbda:	d008      	beq.n	800bbee <HAL_RCCEx_PeriphCLKConfig+0xde>
 800bbdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bbe0:	d81e      	bhi.n	800bc20 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d00a      	beq.n	800bbfc <HAL_RCCEx_PeriphCLKConfig+0xec>
 800bbe6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bbea:	d010      	beq.n	800bc0e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800bbec:	e018      	b.n	800bc20 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800bbee:	4b62      	ldr	r3, [pc, #392]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bbf0:	68db      	ldr	r3, [r3, #12]
 800bbf2:	4a61      	ldr	r2, [pc, #388]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bbf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bbf8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800bbfa:	e015      	b.n	800bc28 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	3304      	adds	r3, #4
 800bc00:	2100      	movs	r1, #0
 800bc02:	4618      	mov	r0, r3
 800bc04:	f000 faf0 	bl	800c1e8 <RCCEx_PLLSAI1_Config>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800bc0c:	e00c      	b.n	800bc28 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	3320      	adds	r3, #32
 800bc12:	2100      	movs	r1, #0
 800bc14:	4618      	mov	r0, r3
 800bc16:	f000 fbdb 	bl	800c3d0 <RCCEx_PLLSAI2_Config>
 800bc1a:	4603      	mov	r3, r0
 800bc1c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800bc1e:	e003      	b.n	800bc28 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bc20:	2301      	movs	r3, #1
 800bc22:	74fb      	strb	r3, [r7, #19]
      break;
 800bc24:	e000      	b.n	800bc28 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800bc26:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bc28:	7cfb      	ldrb	r3, [r7, #19]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d10b      	bne.n	800bc46 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800bc2e:	4b52      	ldr	r3, [pc, #328]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bc30:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bc34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc3c:	494e      	ldr	r1, [pc, #312]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bc3e:	4313      	orrs	r3, r2
 800bc40:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800bc44:	e001      	b.n	800bc4a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc46:	7cfb      	ldrb	r3, [r7, #19]
 800bc48:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	f000 809f 	beq.w	800bd96 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bc58:	2300      	movs	r3, #0
 800bc5a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800bc5c:	4b46      	ldr	r3, [pc, #280]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bc5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d101      	bne.n	800bc6c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800bc68:	2301      	movs	r3, #1
 800bc6a:	e000      	b.n	800bc6e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d00d      	beq.n	800bc8e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bc72:	4b41      	ldr	r3, [pc, #260]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bc74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc76:	4a40      	ldr	r2, [pc, #256]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bc78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bc7c:	6593      	str	r3, [r2, #88]	@ 0x58
 800bc7e:	4b3e      	ldr	r3, [pc, #248]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bc80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bc86:	60bb      	str	r3, [r7, #8]
 800bc88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bc8e:	4b3b      	ldr	r3, [pc, #236]	@ (800bd7c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	4a3a      	ldr	r2, [pc, #232]	@ (800bd7c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800bc94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bc98:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bc9a:	f7fa fc65 	bl	8006568 <HAL_GetTick>
 800bc9e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800bca0:	e009      	b.n	800bcb6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bca2:	f7fa fc61 	bl	8006568 <HAL_GetTick>
 800bca6:	4602      	mov	r2, r0
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	1ad3      	subs	r3, r2, r3
 800bcac:	2b02      	cmp	r3, #2
 800bcae:	d902      	bls.n	800bcb6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800bcb0:	2303      	movs	r3, #3
 800bcb2:	74fb      	strb	r3, [r7, #19]
        break;
 800bcb4:	e005      	b.n	800bcc2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800bcb6:	4b31      	ldr	r3, [pc, #196]	@ (800bd7c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d0ef      	beq.n	800bca2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800bcc2:	7cfb      	ldrb	r3, [r7, #19]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d15b      	bne.n	800bd80 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800bcc8:	4b2b      	ldr	r3, [pc, #172]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bcca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bcd2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800bcd4:	697b      	ldr	r3, [r7, #20]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d01f      	beq.n	800bd1a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bce0:	697a      	ldr	r2, [r7, #20]
 800bce2:	429a      	cmp	r2, r3
 800bce4:	d019      	beq.n	800bd1a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800bce6:	4b24      	ldr	r3, [pc, #144]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bcf0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bcf2:	4b21      	ldr	r3, [pc, #132]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bcf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcf8:	4a1f      	ldr	r2, [pc, #124]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bcfa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bcfe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bd02:	4b1d      	ldr	r3, [pc, #116]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bd04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd08:	4a1b      	ldr	r2, [pc, #108]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bd0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bd0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800bd12:	4a19      	ldr	r2, [pc, #100]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bd14:	697b      	ldr	r3, [r7, #20]
 800bd16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800bd1a:	697b      	ldr	r3, [r7, #20]
 800bd1c:	f003 0301 	and.w	r3, r3, #1
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d016      	beq.n	800bd52 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd24:	f7fa fc20 	bl	8006568 <HAL_GetTick>
 800bd28:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bd2a:	e00b      	b.n	800bd44 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bd2c:	f7fa fc1c 	bl	8006568 <HAL_GetTick>
 800bd30:	4602      	mov	r2, r0
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	1ad3      	subs	r3, r2, r3
 800bd36:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd3a:	4293      	cmp	r3, r2
 800bd3c:	d902      	bls.n	800bd44 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800bd3e:	2303      	movs	r3, #3
 800bd40:	74fb      	strb	r3, [r7, #19]
            break;
 800bd42:	e006      	b.n	800bd52 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bd44:	4b0c      	ldr	r3, [pc, #48]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bd46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd4a:	f003 0302 	and.w	r3, r3, #2
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d0ec      	beq.n	800bd2c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800bd52:	7cfb      	ldrb	r3, [r7, #19]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d10c      	bne.n	800bd72 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bd58:	4b07      	ldr	r3, [pc, #28]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bd5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd5e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bd68:	4903      	ldr	r1, [pc, #12]	@ (800bd78 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800bd6a:	4313      	orrs	r3, r2
 800bd6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800bd70:	e008      	b.n	800bd84 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bd72:	7cfb      	ldrb	r3, [r7, #19]
 800bd74:	74bb      	strb	r3, [r7, #18]
 800bd76:	e005      	b.n	800bd84 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800bd78:	40021000 	.word	0x40021000
 800bd7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd80:	7cfb      	ldrb	r3, [r7, #19]
 800bd82:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bd84:	7c7b      	ldrb	r3, [r7, #17]
 800bd86:	2b01      	cmp	r3, #1
 800bd88:	d105      	bne.n	800bd96 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bd8a:	4ba0      	ldr	r3, [pc, #640]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bd8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd8e:	4a9f      	ldr	r2, [pc, #636]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bd90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bd94:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	f003 0301 	and.w	r3, r3, #1
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d00a      	beq.n	800bdb8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bda2:	4b9a      	ldr	r3, [pc, #616]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bda4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bda8:	f023 0203 	bic.w	r2, r3, #3
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bdb0:	4996      	ldr	r1, [pc, #600]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bdb2:	4313      	orrs	r3, r2
 800bdb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	f003 0302 	and.w	r3, r3, #2
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d00a      	beq.n	800bdda <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bdc4:	4b91      	ldr	r3, [pc, #580]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bdc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bdca:	f023 020c 	bic.w	r2, r3, #12
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdd2:	498e      	ldr	r1, [pc, #568]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bdd4:	4313      	orrs	r3, r2
 800bdd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	f003 0304 	and.w	r3, r3, #4
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d00a      	beq.n	800bdfc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bde6:	4b89      	ldr	r3, [pc, #548]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bde8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bdec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bdf4:	4985      	ldr	r1, [pc, #532]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bdf6:	4313      	orrs	r3, r2
 800bdf8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	f003 0308 	and.w	r3, r3, #8
 800be04:	2b00      	cmp	r3, #0
 800be06:	d00a      	beq.n	800be1e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800be08:	4b80      	ldr	r3, [pc, #512]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be0e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800be16:	497d      	ldr	r1, [pc, #500]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be18:	4313      	orrs	r3, r2
 800be1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	f003 0310 	and.w	r3, r3, #16
 800be26:	2b00      	cmp	r3, #0
 800be28:	d00a      	beq.n	800be40 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800be2a:	4b78      	ldr	r3, [pc, #480]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be30:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800be38:	4974      	ldr	r1, [pc, #464]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be3a:	4313      	orrs	r3, r2
 800be3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	f003 0320 	and.w	r3, r3, #32
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d00a      	beq.n	800be62 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800be4c:	4b6f      	ldr	r3, [pc, #444]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be52:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800be5a:	496c      	ldr	r1, [pc, #432]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be5c:	4313      	orrs	r3, r2
 800be5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d00a      	beq.n	800be84 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800be6e:	4b67      	ldr	r3, [pc, #412]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be74:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800be7c:	4963      	ldr	r1, [pc, #396]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be7e:	4313      	orrs	r3, r2
 800be80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d00a      	beq.n	800bea6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800be90:	4b5e      	ldr	r3, [pc, #376]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800be92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be96:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800be9e:	495b      	ldr	r1, [pc, #364]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bea0:	4313      	orrs	r3, r2
 800bea2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d00a      	beq.n	800bec8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800beb2:	4b56      	ldr	r3, [pc, #344]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800beb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800beb8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bec0:	4952      	ldr	r1, [pc, #328]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bec2:	4313      	orrs	r3, r2
 800bec4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d00a      	beq.n	800beea <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bed4:	4b4d      	ldr	r3, [pc, #308]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800beda:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bee2:	494a      	ldr	r1, [pc, #296]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bee4:	4313      	orrs	r3, r2
 800bee6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d00a      	beq.n	800bf0c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bef6:	4b45      	ldr	r3, [pc, #276]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800befc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bf04:	4941      	ldr	r1, [pc, #260]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf06:	4313      	orrs	r3, r2
 800bf08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d00a      	beq.n	800bf2e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bf18:	4b3c      	ldr	r3, [pc, #240]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bf1e:	f023 0203 	bic.w	r2, r3, #3
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf26:	4939      	ldr	r1, [pc, #228]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf28:	4313      	orrs	r3, r2
 800bf2a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d028      	beq.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bf3a:	4b34      	ldr	r3, [pc, #208]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bf40:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf48:	4930      	ldr	r1, [pc, #192]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf4a:	4313      	orrs	r3, r2
 800bf4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bf58:	d106      	bne.n	800bf68 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bf5a:	4b2c      	ldr	r3, [pc, #176]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf5c:	68db      	ldr	r3, [r3, #12]
 800bf5e:	4a2b      	ldr	r2, [pc, #172]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bf60:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bf64:	60d3      	str	r3, [r2, #12]
 800bf66:	e011      	b.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf6c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bf70:	d10c      	bne.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	3304      	adds	r3, #4
 800bf76:	2101      	movs	r1, #1
 800bf78:	4618      	mov	r0, r3
 800bf7a:	f000 f935 	bl	800c1e8 <RCCEx_PLLSAI1_Config>
 800bf7e:	4603      	mov	r3, r0
 800bf80:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800bf82:	7cfb      	ldrb	r3, [r7, #19]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d001      	beq.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800bf88:	7cfb      	ldrb	r3, [r7, #19]
 800bf8a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d04d      	beq.n	800c034 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bf9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bfa0:	d108      	bne.n	800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800bfa2:	4b1a      	ldr	r3, [pc, #104]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bfa4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bfa8:	4a18      	ldr	r2, [pc, #96]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bfaa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bfae:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800bfb2:	e012      	b.n	800bfda <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800bfb4:	4b15      	ldr	r3, [pc, #84]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bfb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bfba:	4a14      	ldr	r2, [pc, #80]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bfbc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bfc0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800bfc4:	4b11      	ldr	r3, [pc, #68]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bfc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bfca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bfd2:	490e      	ldr	r1, [pc, #56]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bfd4:	4313      	orrs	r3, r2
 800bfd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bfde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bfe2:	d106      	bne.n	800bff2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bfe4:	4b09      	ldr	r3, [pc, #36]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bfe6:	68db      	ldr	r3, [r3, #12]
 800bfe8:	4a08      	ldr	r2, [pc, #32]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bfea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bfee:	60d3      	str	r3, [r2, #12]
 800bff0:	e020      	b.n	800c034 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bff6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bffa:	d109      	bne.n	800c010 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800bffc:	4b03      	ldr	r3, [pc, #12]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800bffe:	68db      	ldr	r3, [r3, #12]
 800c000:	4a02      	ldr	r2, [pc, #8]	@ (800c00c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800c002:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c006:	60d3      	str	r3, [r2, #12]
 800c008:	e014      	b.n	800c034 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800c00a:	bf00      	nop
 800c00c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c014:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c018:	d10c      	bne.n	800c034 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	3304      	adds	r3, #4
 800c01e:	2101      	movs	r1, #1
 800c020:	4618      	mov	r0, r3
 800c022:	f000 f8e1 	bl	800c1e8 <RCCEx_PLLSAI1_Config>
 800c026:	4603      	mov	r3, r0
 800c028:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c02a:	7cfb      	ldrb	r3, [r7, #19]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d001      	beq.n	800c034 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800c030:	7cfb      	ldrb	r3, [r7, #19]
 800c032:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d028      	beq.n	800c092 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c040:	4b68      	ldr	r3, [pc, #416]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c046:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c04e:	4965      	ldr	r1, [pc, #404]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c050:	4313      	orrs	r3, r2
 800c052:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c05a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c05e:	d106      	bne.n	800c06e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c060:	4b60      	ldr	r3, [pc, #384]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c062:	68db      	ldr	r3, [r3, #12]
 800c064:	4a5f      	ldr	r2, [pc, #380]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c066:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c06a:	60d3      	str	r3, [r2, #12]
 800c06c:	e011      	b.n	800c092 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c072:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c076:	d10c      	bne.n	800c092 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	3304      	adds	r3, #4
 800c07c:	2101      	movs	r1, #1
 800c07e:	4618      	mov	r0, r3
 800c080:	f000 f8b2 	bl	800c1e8 <RCCEx_PLLSAI1_Config>
 800c084:	4603      	mov	r3, r0
 800c086:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c088:	7cfb      	ldrb	r3, [r7, #19]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d001      	beq.n	800c092 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800c08e:	7cfb      	ldrb	r3, [r7, #19]
 800c090:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d01e      	beq.n	800c0dc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c09e:	4b51      	ldr	r3, [pc, #324]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c0a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0a4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c0ae:	494d      	ldr	r1, [pc, #308]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c0b0:	4313      	orrs	r3, r2
 800c0b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c0bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c0c0:	d10c      	bne.n	800c0dc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	3304      	adds	r3, #4
 800c0c6:	2102      	movs	r1, #2
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	f000 f88d 	bl	800c1e8 <RCCEx_PLLSAI1_Config>
 800c0ce:	4603      	mov	r3, r0
 800c0d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c0d2:	7cfb      	ldrb	r3, [r7, #19]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d001      	beq.n	800c0dc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800c0d8:	7cfb      	ldrb	r3, [r7, #19]
 800c0da:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d00b      	beq.n	800c100 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c0e8:	4b3e      	ldr	r3, [pc, #248]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c0ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c0ee:	f023 0204 	bic.w	r2, r3, #4
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c0f8:	493a      	ldr	r1, [pc, #232]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c0fa:	4313      	orrs	r3, r2
 800c0fc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d00b      	beq.n	800c124 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800c10c:	4b35      	ldr	r3, [pc, #212]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c10e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c112:	f023 0218 	bic.w	r2, r3, #24
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c11c:	4931      	ldr	r1, [pc, #196]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c11e:	4313      	orrs	r3, r2
 800c120:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d035      	beq.n	800c19c <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800c130:	4b2c      	ldr	r3, [pc, #176]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	4a2b      	ldr	r2, [pc, #172]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c136:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c13a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c13c:	f7fa fa14 	bl	8006568 <HAL_GetTick>
 800c140:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800c142:	e009      	b.n	800c158 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800c144:	f7fa fa10 	bl	8006568 <HAL_GetTick>
 800c148:	4602      	mov	r2, r0
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	1ad3      	subs	r3, r2, r3
 800c14e:	2b02      	cmp	r3, #2
 800c150:	d902      	bls.n	800c158 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 800c152:	2303      	movs	r3, #3
 800c154:	74fb      	strb	r3, [r7, #19]
        break;
 800c156:	e005      	b.n	800c164 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800c158:	4b22      	ldr	r3, [pc, #136]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c160:	2b00      	cmp	r3, #0
 800c162:	d1ef      	bne.n	800c144 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 800c164:	7cfb      	ldrb	r3, [r7, #19]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d113      	bne.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 800c16a:	4b1e      	ldr	r3, [pc, #120]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c16c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c170:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c17a:	491a      	ldr	r1, [pc, #104]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c17c:	4313      	orrs	r3, r2
 800c17e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	3320      	adds	r3, #32
 800c186:	2102      	movs	r1, #2
 800c188:	4618      	mov	r0, r3
 800c18a:	f000 f921 	bl	800c3d0 <RCCEx_PLLSAI2_Config>
 800c18e:	4603      	mov	r3, r0
 800c190:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 800c192:	7cfb      	ldrb	r3, [r7, #19]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d001      	beq.n	800c19c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 800c198:	7cfb      	ldrb	r3, [r7, #19]
 800c19a:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d017      	beq.n	800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800c1a8:	4b0e      	ldr	r3, [pc, #56]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c1aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c1ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1b8:	490a      	ldr	r1, [pc, #40]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c1ba:	4313      	orrs	r3, r2
 800c1bc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c1ca:	d105      	bne.n	800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c1cc:	4b05      	ldr	r3, [pc, #20]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c1ce:	68db      	ldr	r3, [r3, #12]
 800c1d0:	4a04      	ldr	r2, [pc, #16]	@ (800c1e4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800c1d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c1d6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800c1d8:	7cbb      	ldrb	r3, [r7, #18]
}
 800c1da:	4618      	mov	r0, r3
 800c1dc:	3718      	adds	r7, #24
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	bd80      	pop	{r7, pc}
 800c1e2:	bf00      	nop
 800c1e4:	40021000 	.word	0x40021000

0800c1e8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b084      	sub	sp, #16
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	6078      	str	r0, [r7, #4]
 800c1f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c1f6:	4b72      	ldr	r3, [pc, #456]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c1f8:	68db      	ldr	r3, [r3, #12]
 800c1fa:	f003 0303 	and.w	r3, r3, #3
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d00e      	beq.n	800c220 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800c202:	4b6f      	ldr	r3, [pc, #444]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c204:	68db      	ldr	r3, [r3, #12]
 800c206:	f003 0203 	and.w	r2, r3, #3
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	429a      	cmp	r2, r3
 800c210:	d103      	bne.n	800c21a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
       ||
 800c216:	2b00      	cmp	r3, #0
 800c218:	d142      	bne.n	800c2a0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800c21a:	2301      	movs	r3, #1
 800c21c:	73fb      	strb	r3, [r7, #15]
 800c21e:	e03f      	b.n	800c2a0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	2b03      	cmp	r3, #3
 800c226:	d018      	beq.n	800c25a <RCCEx_PLLSAI1_Config+0x72>
 800c228:	2b03      	cmp	r3, #3
 800c22a:	d825      	bhi.n	800c278 <RCCEx_PLLSAI1_Config+0x90>
 800c22c:	2b01      	cmp	r3, #1
 800c22e:	d002      	beq.n	800c236 <RCCEx_PLLSAI1_Config+0x4e>
 800c230:	2b02      	cmp	r3, #2
 800c232:	d009      	beq.n	800c248 <RCCEx_PLLSAI1_Config+0x60>
 800c234:	e020      	b.n	800c278 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c236:	4b62      	ldr	r3, [pc, #392]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	f003 0302 	and.w	r3, r3, #2
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d11d      	bne.n	800c27e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800c242:	2301      	movs	r3, #1
 800c244:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c246:	e01a      	b.n	800c27e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c248:	4b5d      	ldr	r3, [pc, #372]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c250:	2b00      	cmp	r3, #0
 800c252:	d116      	bne.n	800c282 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800c254:	2301      	movs	r3, #1
 800c256:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c258:	e013      	b.n	800c282 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c25a:	4b59      	ldr	r3, [pc, #356]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c262:	2b00      	cmp	r3, #0
 800c264:	d10f      	bne.n	800c286 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c266:	4b56      	ldr	r3, [pc, #344]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d109      	bne.n	800c286 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800c272:	2301      	movs	r3, #1
 800c274:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c276:	e006      	b.n	800c286 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800c278:	2301      	movs	r3, #1
 800c27a:	73fb      	strb	r3, [r7, #15]
      break;
 800c27c:	e004      	b.n	800c288 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800c27e:	bf00      	nop
 800c280:	e002      	b.n	800c288 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800c282:	bf00      	nop
 800c284:	e000      	b.n	800c288 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800c286:	bf00      	nop
    }

    if(status == HAL_OK)
 800c288:	7bfb      	ldrb	r3, [r7, #15]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d108      	bne.n	800c2a0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800c28e:	4b4c      	ldr	r3, [pc, #304]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c290:	68db      	ldr	r3, [r3, #12]
 800c292:	f023 0203 	bic.w	r2, r3, #3
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	4949      	ldr	r1, [pc, #292]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c29c:	4313      	orrs	r3, r2
 800c29e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800c2a0:	7bfb      	ldrb	r3, [r7, #15]
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	f040 8086 	bne.w	800c3b4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800c2a8:	4b45      	ldr	r3, [pc, #276]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	4a44      	ldr	r2, [pc, #272]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c2ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c2b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c2b4:	f7fa f958 	bl	8006568 <HAL_GetTick>
 800c2b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c2ba:	e009      	b.n	800c2d0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c2bc:	f7fa f954 	bl	8006568 <HAL_GetTick>
 800c2c0:	4602      	mov	r2, r0
 800c2c2:	68bb      	ldr	r3, [r7, #8]
 800c2c4:	1ad3      	subs	r3, r2, r3
 800c2c6:	2b02      	cmp	r3, #2
 800c2c8:	d902      	bls.n	800c2d0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800c2ca:	2303      	movs	r3, #3
 800c2cc:	73fb      	strb	r3, [r7, #15]
        break;
 800c2ce:	e005      	b.n	800c2dc <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c2d0:	4b3b      	ldr	r3, [pc, #236]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d1ef      	bne.n	800c2bc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800c2dc:	7bfb      	ldrb	r3, [r7, #15]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d168      	bne.n	800c3b4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c2e2:	683b      	ldr	r3, [r7, #0]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d113      	bne.n	800c310 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c2e8:	4b35      	ldr	r3, [pc, #212]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c2ea:	691a      	ldr	r2, [r3, #16]
 800c2ec:	4b35      	ldr	r3, [pc, #212]	@ (800c3c4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800c2ee:	4013      	ands	r3, r2
 800c2f0:	687a      	ldr	r2, [r7, #4]
 800c2f2:	6892      	ldr	r2, [r2, #8]
 800c2f4:	0211      	lsls	r1, r2, #8
 800c2f6:	687a      	ldr	r2, [r7, #4]
 800c2f8:	68d2      	ldr	r2, [r2, #12]
 800c2fa:	06d2      	lsls	r2, r2, #27
 800c2fc:	4311      	orrs	r1, r2
 800c2fe:	687a      	ldr	r2, [r7, #4]
 800c300:	6852      	ldr	r2, [r2, #4]
 800c302:	3a01      	subs	r2, #1
 800c304:	0112      	lsls	r2, r2, #4
 800c306:	430a      	orrs	r2, r1
 800c308:	492d      	ldr	r1, [pc, #180]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c30a:	4313      	orrs	r3, r2
 800c30c:	610b      	str	r3, [r1, #16]
 800c30e:	e02d      	b.n	800c36c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	2b01      	cmp	r3, #1
 800c314:	d115      	bne.n	800c342 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c316:	4b2a      	ldr	r3, [pc, #168]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c318:	691a      	ldr	r2, [r3, #16]
 800c31a:	4b2b      	ldr	r3, [pc, #172]	@ (800c3c8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c31c:	4013      	ands	r3, r2
 800c31e:	687a      	ldr	r2, [r7, #4]
 800c320:	6892      	ldr	r2, [r2, #8]
 800c322:	0211      	lsls	r1, r2, #8
 800c324:	687a      	ldr	r2, [r7, #4]
 800c326:	6912      	ldr	r2, [r2, #16]
 800c328:	0852      	lsrs	r2, r2, #1
 800c32a:	3a01      	subs	r2, #1
 800c32c:	0552      	lsls	r2, r2, #21
 800c32e:	4311      	orrs	r1, r2
 800c330:	687a      	ldr	r2, [r7, #4]
 800c332:	6852      	ldr	r2, [r2, #4]
 800c334:	3a01      	subs	r2, #1
 800c336:	0112      	lsls	r2, r2, #4
 800c338:	430a      	orrs	r2, r1
 800c33a:	4921      	ldr	r1, [pc, #132]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c33c:	4313      	orrs	r3, r2
 800c33e:	610b      	str	r3, [r1, #16]
 800c340:	e014      	b.n	800c36c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c342:	4b1f      	ldr	r3, [pc, #124]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c344:	691a      	ldr	r2, [r3, #16]
 800c346:	4b21      	ldr	r3, [pc, #132]	@ (800c3cc <RCCEx_PLLSAI1_Config+0x1e4>)
 800c348:	4013      	ands	r3, r2
 800c34a:	687a      	ldr	r2, [r7, #4]
 800c34c:	6892      	ldr	r2, [r2, #8]
 800c34e:	0211      	lsls	r1, r2, #8
 800c350:	687a      	ldr	r2, [r7, #4]
 800c352:	6952      	ldr	r2, [r2, #20]
 800c354:	0852      	lsrs	r2, r2, #1
 800c356:	3a01      	subs	r2, #1
 800c358:	0652      	lsls	r2, r2, #25
 800c35a:	4311      	orrs	r1, r2
 800c35c:	687a      	ldr	r2, [r7, #4]
 800c35e:	6852      	ldr	r2, [r2, #4]
 800c360:	3a01      	subs	r2, #1
 800c362:	0112      	lsls	r2, r2, #4
 800c364:	430a      	orrs	r2, r1
 800c366:	4916      	ldr	r1, [pc, #88]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c368:	4313      	orrs	r3, r2
 800c36a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800c36c:	4b14      	ldr	r3, [pc, #80]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	4a13      	ldr	r2, [pc, #76]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c372:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c376:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c378:	f7fa f8f6 	bl	8006568 <HAL_GetTick>
 800c37c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c37e:	e009      	b.n	800c394 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c380:	f7fa f8f2 	bl	8006568 <HAL_GetTick>
 800c384:	4602      	mov	r2, r0
 800c386:	68bb      	ldr	r3, [r7, #8]
 800c388:	1ad3      	subs	r3, r2, r3
 800c38a:	2b02      	cmp	r3, #2
 800c38c:	d902      	bls.n	800c394 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800c38e:	2303      	movs	r3, #3
 800c390:	73fb      	strb	r3, [r7, #15]
          break;
 800c392:	e005      	b.n	800c3a0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c394:	4b0a      	ldr	r3, [pc, #40]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d0ef      	beq.n	800c380 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800c3a0:	7bfb      	ldrb	r3, [r7, #15]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d106      	bne.n	800c3b4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800c3a6:	4b06      	ldr	r3, [pc, #24]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c3a8:	691a      	ldr	r2, [r3, #16]
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	699b      	ldr	r3, [r3, #24]
 800c3ae:	4904      	ldr	r1, [pc, #16]	@ (800c3c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800c3b0:	4313      	orrs	r3, r2
 800c3b2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800c3b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	3710      	adds	r7, #16
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	bd80      	pop	{r7, pc}
 800c3be:	bf00      	nop
 800c3c0:	40021000 	.word	0x40021000
 800c3c4:	07ff800f 	.word	0x07ff800f
 800c3c8:	ff9f800f 	.word	0xff9f800f
 800c3cc:	f9ff800f 	.word	0xf9ff800f

0800c3d0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b084      	sub	sp, #16
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	6078      	str	r0, [r7, #4]
 800c3d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c3da:	2300      	movs	r3, #0
 800c3dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c3de:	4b72      	ldr	r3, [pc, #456]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c3e0:	68db      	ldr	r3, [r3, #12]
 800c3e2:	f003 0303 	and.w	r3, r3, #3
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d00e      	beq.n	800c408 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800c3ea:	4b6f      	ldr	r3, [pc, #444]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c3ec:	68db      	ldr	r3, [r3, #12]
 800c3ee:	f003 0203 	and.w	r2, r3, #3
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	429a      	cmp	r2, r3
 800c3f8:	d103      	bne.n	800c402 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
       ||
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d142      	bne.n	800c488 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800c402:	2301      	movs	r3, #1
 800c404:	73fb      	strb	r3, [r7, #15]
 800c406:	e03f      	b.n	800c488 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	2b03      	cmp	r3, #3
 800c40e:	d018      	beq.n	800c442 <RCCEx_PLLSAI2_Config+0x72>
 800c410:	2b03      	cmp	r3, #3
 800c412:	d825      	bhi.n	800c460 <RCCEx_PLLSAI2_Config+0x90>
 800c414:	2b01      	cmp	r3, #1
 800c416:	d002      	beq.n	800c41e <RCCEx_PLLSAI2_Config+0x4e>
 800c418:	2b02      	cmp	r3, #2
 800c41a:	d009      	beq.n	800c430 <RCCEx_PLLSAI2_Config+0x60>
 800c41c:	e020      	b.n	800c460 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c41e:	4b62      	ldr	r3, [pc, #392]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	f003 0302 	and.w	r3, r3, #2
 800c426:	2b00      	cmp	r3, #0
 800c428:	d11d      	bne.n	800c466 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800c42a:	2301      	movs	r3, #1
 800c42c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c42e:	e01a      	b.n	800c466 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c430:	4b5d      	ldr	r3, [pc, #372]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d116      	bne.n	800c46a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800c43c:	2301      	movs	r3, #1
 800c43e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c440:	e013      	b.n	800c46a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c442:	4b59      	ldr	r3, [pc, #356]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d10f      	bne.n	800c46e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c44e:	4b56      	ldr	r3, [pc, #344]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c456:	2b00      	cmp	r3, #0
 800c458:	d109      	bne.n	800c46e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800c45a:	2301      	movs	r3, #1
 800c45c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c45e:	e006      	b.n	800c46e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800c460:	2301      	movs	r3, #1
 800c462:	73fb      	strb	r3, [r7, #15]
      break;
 800c464:	e004      	b.n	800c470 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800c466:	bf00      	nop
 800c468:	e002      	b.n	800c470 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800c46a:	bf00      	nop
 800c46c:	e000      	b.n	800c470 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800c46e:	bf00      	nop
    }

    if(status == HAL_OK)
 800c470:	7bfb      	ldrb	r3, [r7, #15]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d108      	bne.n	800c488 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800c476:	4b4c      	ldr	r3, [pc, #304]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c478:	68db      	ldr	r3, [r3, #12]
 800c47a:	f023 0203 	bic.w	r2, r3, #3
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	4949      	ldr	r1, [pc, #292]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c484:	4313      	orrs	r3, r2
 800c486:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800c488:	7bfb      	ldrb	r3, [r7, #15]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	f040 8086 	bne.w	800c59c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800c490:	4b45      	ldr	r3, [pc, #276]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	4a44      	ldr	r2, [pc, #272]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c496:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c49a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c49c:	f7fa f864 	bl	8006568 <HAL_GetTick>
 800c4a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800c4a2:	e009      	b.n	800c4b8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800c4a4:	f7fa f860 	bl	8006568 <HAL_GetTick>
 800c4a8:	4602      	mov	r2, r0
 800c4aa:	68bb      	ldr	r3, [r7, #8]
 800c4ac:	1ad3      	subs	r3, r2, r3
 800c4ae:	2b02      	cmp	r3, #2
 800c4b0:	d902      	bls.n	800c4b8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800c4b2:	2303      	movs	r3, #3
 800c4b4:	73fb      	strb	r3, [r7, #15]
        break;
 800c4b6:	e005      	b.n	800c4c4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800c4b8:	4b3b      	ldr	r3, [pc, #236]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d1ef      	bne.n	800c4a4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800c4c4:	7bfb      	ldrb	r3, [r7, #15]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d168      	bne.n	800c59c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c4ca:	683b      	ldr	r3, [r7, #0]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d113      	bne.n	800c4f8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c4d0:	4b35      	ldr	r3, [pc, #212]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c4d2:	695a      	ldr	r2, [r3, #20]
 800c4d4:	4b35      	ldr	r3, [pc, #212]	@ (800c5ac <RCCEx_PLLSAI2_Config+0x1dc>)
 800c4d6:	4013      	ands	r3, r2
 800c4d8:	687a      	ldr	r2, [r7, #4]
 800c4da:	6892      	ldr	r2, [r2, #8]
 800c4dc:	0211      	lsls	r1, r2, #8
 800c4de:	687a      	ldr	r2, [r7, #4]
 800c4e0:	68d2      	ldr	r2, [r2, #12]
 800c4e2:	06d2      	lsls	r2, r2, #27
 800c4e4:	4311      	orrs	r1, r2
 800c4e6:	687a      	ldr	r2, [r7, #4]
 800c4e8:	6852      	ldr	r2, [r2, #4]
 800c4ea:	3a01      	subs	r2, #1
 800c4ec:	0112      	lsls	r2, r2, #4
 800c4ee:	430a      	orrs	r2, r1
 800c4f0:	492d      	ldr	r1, [pc, #180]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c4f2:	4313      	orrs	r3, r2
 800c4f4:	614b      	str	r3, [r1, #20]
 800c4f6:	e02d      	b.n	800c554 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	2b01      	cmp	r3, #1
 800c4fc:	d115      	bne.n	800c52a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c4fe:	4b2a      	ldr	r3, [pc, #168]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c500:	695a      	ldr	r2, [r3, #20]
 800c502:	4b2b      	ldr	r3, [pc, #172]	@ (800c5b0 <RCCEx_PLLSAI2_Config+0x1e0>)
 800c504:	4013      	ands	r3, r2
 800c506:	687a      	ldr	r2, [r7, #4]
 800c508:	6892      	ldr	r2, [r2, #8]
 800c50a:	0211      	lsls	r1, r2, #8
 800c50c:	687a      	ldr	r2, [r7, #4]
 800c50e:	6912      	ldr	r2, [r2, #16]
 800c510:	0852      	lsrs	r2, r2, #1
 800c512:	3a01      	subs	r2, #1
 800c514:	0552      	lsls	r2, r2, #21
 800c516:	4311      	orrs	r1, r2
 800c518:	687a      	ldr	r2, [r7, #4]
 800c51a:	6852      	ldr	r2, [r2, #4]
 800c51c:	3a01      	subs	r2, #1
 800c51e:	0112      	lsls	r2, r2, #4
 800c520:	430a      	orrs	r2, r1
 800c522:	4921      	ldr	r1, [pc, #132]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c524:	4313      	orrs	r3, r2
 800c526:	614b      	str	r3, [r1, #20]
 800c528:	e014      	b.n	800c554 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c52a:	4b1f      	ldr	r3, [pc, #124]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c52c:	695a      	ldr	r2, [r3, #20]
 800c52e:	4b21      	ldr	r3, [pc, #132]	@ (800c5b4 <RCCEx_PLLSAI2_Config+0x1e4>)
 800c530:	4013      	ands	r3, r2
 800c532:	687a      	ldr	r2, [r7, #4]
 800c534:	6892      	ldr	r2, [r2, #8]
 800c536:	0211      	lsls	r1, r2, #8
 800c538:	687a      	ldr	r2, [r7, #4]
 800c53a:	6952      	ldr	r2, [r2, #20]
 800c53c:	0852      	lsrs	r2, r2, #1
 800c53e:	3a01      	subs	r2, #1
 800c540:	0652      	lsls	r2, r2, #25
 800c542:	4311      	orrs	r1, r2
 800c544:	687a      	ldr	r2, [r7, #4]
 800c546:	6852      	ldr	r2, [r2, #4]
 800c548:	3a01      	subs	r2, #1
 800c54a:	0112      	lsls	r2, r2, #4
 800c54c:	430a      	orrs	r2, r1
 800c54e:	4916      	ldr	r1, [pc, #88]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c550:	4313      	orrs	r3, r2
 800c552:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800c554:	4b14      	ldr	r3, [pc, #80]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	4a13      	ldr	r2, [pc, #76]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c55a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c55e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c560:	f7fa f802 	bl	8006568 <HAL_GetTick>
 800c564:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800c566:	e009      	b.n	800c57c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800c568:	f7f9 fffe 	bl	8006568 <HAL_GetTick>
 800c56c:	4602      	mov	r2, r0
 800c56e:	68bb      	ldr	r3, [r7, #8]
 800c570:	1ad3      	subs	r3, r2, r3
 800c572:	2b02      	cmp	r3, #2
 800c574:	d902      	bls.n	800c57c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800c576:	2303      	movs	r3, #3
 800c578:	73fb      	strb	r3, [r7, #15]
          break;
 800c57a:	e005      	b.n	800c588 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800c57c:	4b0a      	ldr	r3, [pc, #40]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c584:	2b00      	cmp	r3, #0
 800c586:	d0ef      	beq.n	800c568 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800c588:	7bfb      	ldrb	r3, [r7, #15]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d106      	bne.n	800c59c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800c58e:	4b06      	ldr	r3, [pc, #24]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c590:	695a      	ldr	r2, [r3, #20]
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	699b      	ldr	r3, [r3, #24]
 800c596:	4904      	ldr	r1, [pc, #16]	@ (800c5a8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800c598:	4313      	orrs	r3, r2
 800c59a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800c59c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c59e:	4618      	mov	r0, r3
 800c5a0:	3710      	adds	r7, #16
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}
 800c5a6:	bf00      	nop
 800c5a8:	40021000 	.word	0x40021000
 800c5ac:	07ff800f 	.word	0x07ff800f
 800c5b0:	ff9f800f 	.word	0xff9f800f
 800c5b4:	f9ff800f 	.word	0xf9ff800f

0800c5b8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b084      	sub	sp, #16
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800c5c0:	2301      	movs	r3, #1
 800c5c2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	f000 808c 	beq.w	800c6e4 <HAL_RTC_Init+0x12c>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800c5d2:	b2db      	uxtb	r3, r3
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d106      	bne.n	800c5e6 <HAL_RTC_Init+0x2e>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	2200      	movs	r2, #0
 800c5dc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800c5e0:	6878      	ldr	r0, [r7, #4]
 800c5e2:	f7f9 fcc7 	bl	8005f74 <HAL_RTC_MspInit>
    }
#endif /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
 800c5ec:	605a      	str	r2, [r3, #4]
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	2202      	movs	r2, #2
 800c5f2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800c5f6:	4b3e      	ldr	r3, [pc, #248]	@ (800c6f0 <HAL_RTC_Init+0x138>)
 800c5f8:	68db      	ldr	r3, [r3, #12]
 800c5fa:	f003 0310 	and.w	r3, r3, #16
 800c5fe:	2b10      	cmp	r3, #16
 800c600:	d067      	beq.n	800c6d2 <HAL_RTC_Init+0x11a>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	22ca      	movs	r2, #202	@ 0xca
 800c608:	625a      	str	r2, [r3, #36]	@ 0x24
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	2253      	movs	r2, #83	@ 0x53
 800c610:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800c612:	6878      	ldr	r0, [r7, #4]
 800c614:	f000 f9bc 	bl	800c990 <RTC_EnterInitMode>
 800c618:	4603      	mov	r3, r0
 800c61a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800c61c:	7bfb      	ldrb	r3, [r7, #15]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d133      	bne.n	800c68a <HAL_RTC_Init+0xd2>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	699b      	ldr	r3, [r3, #24]
 800c628:	687a      	ldr	r2, [r7, #4]
 800c62a:	6812      	ldr	r2, [r2, #0]
 800c62c:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 800c630:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c634:	6193      	str	r3, [r2, #24]
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	6999      	ldr	r1, [r3, #24]
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	689a      	ldr	r2, [r3, #8]
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	695b      	ldr	r3, [r3, #20]
 800c644:	431a      	orrs	r2, r3
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	69db      	ldr	r3, [r3, #28]
 800c64a:	431a      	orrs	r2, r3
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	430a      	orrs	r2, r1
 800c652:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	687a      	ldr	r2, [r7, #4]
 800c65a:	6912      	ldr	r2, [r2, #16]
 800c65c:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	6919      	ldr	r1, [r3, #16]
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	68db      	ldr	r3, [r3, #12]
 800c668:	041a      	lsls	r2, r3, #16
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	430a      	orrs	r2, r1
 800c670:	611a      	str	r2, [r3, #16]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800c672:	4b1f      	ldr	r3, [pc, #124]	@ (800c6f0 <HAL_RTC_Init+0x138>)
 800c674:	68db      	ldr	r3, [r3, #12]
 800c676:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c682:	430b      	orrs	r3, r1
 800c684:	491a      	ldr	r1, [pc, #104]	@ (800c6f0 <HAL_RTC_Init+0x138>)
 800c686:	4313      	orrs	r3, r2
 800c688:	60cb      	str	r3, [r1, #12]
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800c68a:	6878      	ldr	r0, [r7, #4]
 800c68c:	f000 f9b6 	bl	800c9fc <RTC_ExitInitMode>
 800c690:	4603      	mov	r3, r0
 800c692:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800c694:	7bfb      	ldrb	r3, [r7, #15]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d116      	bne.n	800c6c8 <HAL_RTC_Init+0x110>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	699a      	ldr	r2, [r3, #24]
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	f022 4260 	bic.w	r2, r2, #3758096384	@ 0xe0000000
 800c6a8:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	6999      	ldr	r1, [r3, #24]
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	6a1b      	ldr	r3, [r3, #32]
 800c6b8:	431a      	orrs	r2, r3
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	699b      	ldr	r3, [r3, #24]
 800c6be:	431a      	orrs	r2, r3
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	430a      	orrs	r2, r1
 800c6c6:	619a      	str	r2, [r3, #24]
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	22ff      	movs	r2, #255	@ 0xff
 800c6ce:	625a      	str	r2, [r3, #36]	@ 0x24
 800c6d0:	e001      	b.n	800c6d6 <HAL_RTC_Init+0x11e>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c6d6:	7bfb      	ldrb	r3, [r7, #15]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d103      	bne.n	800c6e4 <HAL_RTC_Init+0x12c>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	2201      	movs	r2, #1
 800c6e0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    }
  }

  return status;
 800c6e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6e6:	4618      	mov	r0, r3
 800c6e8:	3710      	adds	r7, #16
 800c6ea:	46bd      	mov	sp, r7
 800c6ec:	bd80      	pop	{r7, pc}
 800c6ee:	bf00      	nop
 800c6f0:	40002800 	.word	0x40002800

0800c6f4 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c6f4:	b590      	push	{r4, r7, lr}
 800c6f6:	b087      	sub	sp, #28
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	60f8      	str	r0, [r7, #12]
 800c6fc:	60b9      	str	r1, [r7, #8]
 800c6fe:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
  }
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c706:	2b01      	cmp	r3, #1
 800c708:	d101      	bne.n	800c70e <HAL_RTC_SetTime+0x1a>
 800c70a:	2302      	movs	r3, #2
 800c70c:	e08b      	b.n	800c826 <HAL_RTC_SetTime+0x132>
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	2201      	movs	r2, #1
 800c712:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	2202      	movs	r2, #2
 800c71a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	22ca      	movs	r2, #202	@ 0xca
 800c724:	625a      	str	r2, [r3, #36]	@ 0x24
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	2253      	movs	r2, #83	@ 0x53
 800c72c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c72e:	68f8      	ldr	r0, [r7, #12]
 800c730:	f000 f92e 	bl	800c990 <RTC_EnterInitMode>
 800c734:	4603      	mov	r3, r0
 800c736:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800c738:	7cfb      	ldrb	r3, [r7, #19]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d15e      	bne.n	800c7fc <HAL_RTC_SetTime+0x108>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800c73e:	4b3c      	ldr	r3, [pc, #240]	@ (800c830 <HAL_RTC_SetTime+0x13c>)
 800c740:	68db      	ldr	r3, [r3, #12]
 800c742:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c746:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c74a:	d057      	beq.n	800c7fc <HAL_RTC_SetTime+0x108>
    {
      if (Format == RTC_FORMAT_BIN)
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d125      	bne.n	800c79e <HAL_RTC_SetTime+0xaa>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800c752:	4b37      	ldr	r3, [pc, #220]	@ (800c830 <HAL_RTC_SetTime+0x13c>)
 800c754:	699b      	ldr	r3, [r3, #24]
 800c756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d102      	bne.n	800c764 <HAL_RTC_SetTime+0x70>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800c75e:	68bb      	ldr	r3, [r7, #8]
 800c760:	2200      	movs	r2, #0
 800c762:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800c764:	68bb      	ldr	r3, [r7, #8]
 800c766:	781b      	ldrb	r3, [r3, #0]
 800c768:	4618      	mov	r0, r3
 800c76a:	f000 f985 	bl	800ca78 <RTC_ByteToBcd2>
 800c76e:	4603      	mov	r3, r0
 800c770:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c772:	68bb      	ldr	r3, [r7, #8]
 800c774:	785b      	ldrb	r3, [r3, #1]
 800c776:	4618      	mov	r0, r3
 800c778:	f000 f97e 	bl	800ca78 <RTC_ByteToBcd2>
 800c77c:	4603      	mov	r3, r0
 800c77e:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800c780:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800c782:	68bb      	ldr	r3, [r7, #8]
 800c784:	789b      	ldrb	r3, [r3, #2]
 800c786:	4618      	mov	r0, r3
 800c788:	f000 f976 	bl	800ca78 <RTC_ByteToBcd2>
 800c78c:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c78e:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	78db      	ldrb	r3, [r3, #3]
 800c796:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800c798:	4313      	orrs	r3, r2
 800c79a:	617b      	str	r3, [r7, #20]
 800c79c:	e017      	b.n	800c7ce <HAL_RTC_SetTime+0xda>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800c79e:	4b24      	ldr	r3, [pc, #144]	@ (800c830 <HAL_RTC_SetTime+0x13c>)
 800c7a0:	699b      	ldr	r3, [r3, #24]
 800c7a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d102      	bne.n	800c7b0 <HAL_RTC_SetTime+0xbc>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800c7aa:	68bb      	ldr	r3, [r7, #8]
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800c7b0:	68bb      	ldr	r3, [r7, #8]
 800c7b2:	781b      	ldrb	r3, [r3, #0]
 800c7b4:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c7b6:	68bb      	ldr	r3, [r7, #8]
 800c7b8:	785b      	ldrb	r3, [r3, #1]
 800c7ba:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800c7bc:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800c7be:	68ba      	ldr	r2, [r7, #8]
 800c7c0:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c7c2:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c7c4:	68bb      	ldr	r3, [r7, #8]
 800c7c6:	78db      	ldrb	r3, [r3, #3]
 800c7c8:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800c7ca:	4313      	orrs	r3, r2
 800c7cc:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 800c7ce:	4a18      	ldr	r2, [pc, #96]	@ (800c830 <HAL_RTC_SetTime+0x13c>)
 800c7d0:	697b      	ldr	r3, [r7, #20]
 800c7d2:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800c7d6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800c7da:	6013      	str	r3, [r2, #0]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 800c7dc:	4b14      	ldr	r3, [pc, #80]	@ (800c830 <HAL_RTC_SetTime+0x13c>)
 800c7de:	699b      	ldr	r3, [r3, #24]
 800c7e0:	4a13      	ldr	r2, [pc, #76]	@ (800c830 <HAL_RTC_SetTime+0x13c>)
 800c7e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c7e6:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 800c7e8:	4b11      	ldr	r3, [pc, #68]	@ (800c830 <HAL_RTC_SetTime+0x13c>)
 800c7ea:	699a      	ldr	r2, [r3, #24]
 800c7ec:	68bb      	ldr	r3, [r7, #8]
 800c7ee:	68d9      	ldr	r1, [r3, #12]
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	691b      	ldr	r3, [r3, #16]
 800c7f4:	430b      	orrs	r3, r1
 800c7f6:	490e      	ldr	r1, [pc, #56]	@ (800c830 <HAL_RTC_SetTime+0x13c>)
 800c7f8:	4313      	orrs	r3, r2
 800c7fa:	618b      	str	r3, [r1, #24]
    }
  }

  /* Exit Initialization mode */
  status = RTC_ExitInitMode(hrtc);
 800c7fc:	68f8      	ldr	r0, [r7, #12]
 800c7fe:	f000 f8fd 	bl	800c9fc <RTC_ExitInitMode>
 800c802:	4603      	mov	r3, r0
 800c804:	74fb      	strb	r3, [r7, #19]


  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	22ff      	movs	r2, #255	@ 0xff
 800c80c:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800c80e:	7cfb      	ldrb	r3, [r7, #19]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d103      	bne.n	800c81c <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	2201      	movs	r2, #1
 800c818:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	2200      	movs	r2, #0
 800c820:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800c824:	7cfb      	ldrb	r3, [r7, #19]
}
 800c826:	4618      	mov	r0, r3
 800c828:	371c      	adds	r7, #28
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd90      	pop	{r4, r7, pc}
 800c82e:	bf00      	nop
 800c830:	40002800 	.word	0x40002800

0800c834 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c834:	b590      	push	{r4, r7, lr}
 800c836:	b087      	sub	sp, #28
 800c838:	af00      	add	r7, sp, #0
 800c83a:	60f8      	str	r0, [r7, #12]
 800c83c:	60b9      	str	r1, [r7, #8]
 800c83e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c846:	2b01      	cmp	r3, #1
 800c848:	d101      	bne.n	800c84e <HAL_RTC_SetDate+0x1a>
 800c84a:	2302      	movs	r3, #2
 800c84c:	e074      	b.n	800c938 <HAL_RTC_SetDate+0x104>
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	2201      	movs	r2, #1
 800c852:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	2202      	movs	r2, #2
 800c85a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d10e      	bne.n	800c882 <HAL_RTC_SetDate+0x4e>
 800c864:	68bb      	ldr	r3, [r7, #8]
 800c866:	785b      	ldrb	r3, [r3, #1]
 800c868:	f003 0310 	and.w	r3, r3, #16
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d008      	beq.n	800c882 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c870:	68bb      	ldr	r3, [r7, #8]
 800c872:	785b      	ldrb	r3, [r3, #1]
 800c874:	f023 0310 	bic.w	r3, r3, #16
 800c878:	b2db      	uxtb	r3, r3
 800c87a:	330a      	adds	r3, #10
 800c87c:	b2da      	uxtb	r2, r3
 800c87e:	68bb      	ldr	r3, [r7, #8]
 800c880:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	2b00      	cmp	r3, #0
 800c886:	d11c      	bne.n	800c8c2 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800c888:	68bb      	ldr	r3, [r7, #8]
 800c88a:	78db      	ldrb	r3, [r3, #3]
 800c88c:	4618      	mov	r0, r3
 800c88e:	f000 f8f3 	bl	800ca78 <RTC_ByteToBcd2>
 800c892:	4603      	mov	r3, r0
 800c894:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c896:	68bb      	ldr	r3, [r7, #8]
 800c898:	785b      	ldrb	r3, [r3, #1]
 800c89a:	4618      	mov	r0, r3
 800c89c:	f000 f8ec 	bl	800ca78 <RTC_ByteToBcd2>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800c8a4:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800c8a6:	68bb      	ldr	r3, [r7, #8]
 800c8a8:	789b      	ldrb	r3, [r3, #2]
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	f000 f8e4 	bl	800ca78 <RTC_ByteToBcd2>
 800c8b0:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c8b2:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800c8b6:	68bb      	ldr	r3, [r7, #8]
 800c8b8:	781b      	ldrb	r3, [r3, #0]
 800c8ba:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800c8bc:	4313      	orrs	r3, r2
 800c8be:	617b      	str	r3, [r7, #20]
 800c8c0:	e00e      	b.n	800c8e0 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800c8c2:	68bb      	ldr	r3, [r7, #8]
 800c8c4:	78db      	ldrb	r3, [r3, #3]
 800c8c6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800c8c8:	68bb      	ldr	r3, [r7, #8]
 800c8ca:	785b      	ldrb	r3, [r3, #1]
 800c8cc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800c8ce:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800c8d0:	68ba      	ldr	r2, [r7, #8]
 800c8d2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800c8d4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800c8d6:	68bb      	ldr	r3, [r7, #8]
 800c8d8:	781b      	ldrb	r3, [r3, #0]
 800c8da:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800c8dc:	4313      	orrs	r3, r2
 800c8de:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	22ca      	movs	r2, #202	@ 0xca
 800c8e6:	625a      	str	r2, [r3, #36]	@ 0x24
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	2253      	movs	r2, #83	@ 0x53
 800c8ee:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c8f0:	68f8      	ldr	r0, [r7, #12]
 800c8f2:	f000 f84d 	bl	800c990 <RTC_EnterInitMode>
 800c8f6:	4603      	mov	r3, r0
 800c8f8:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800c8fa:	7cfb      	ldrb	r3, [r7, #19]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d10b      	bne.n	800c918 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 800c900:	4a0f      	ldr	r2, [pc, #60]	@ (800c940 <HAL_RTC_SetDate+0x10c>)
 800c902:	697b      	ldr	r3, [r7, #20]
 800c904:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c908:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c90c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c90e:	68f8      	ldr	r0, [r7, #12]
 800c910:	f000 f874 	bl	800c9fc <RTC_ExitInitMode>
 800c914:	4603      	mov	r3, r0
 800c916:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	22ff      	movs	r2, #255	@ 0xff
 800c91e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800c920:	7cfb      	ldrb	r3, [r7, #19]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d103      	bne.n	800c92e <HAL_RTC_SetDate+0xfa>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	2201      	movs	r2, #1
 800c92a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	2200      	movs	r2, #0
 800c932:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800c936:	7cfb      	ldrb	r3, [r7, #19]
}
 800c938:	4618      	mov	r0, r3
 800c93a:	371c      	adds	r7, #28
 800c93c:	46bd      	mov	sp, r7
 800c93e:	bd90      	pop	{r4, r7, pc}
 800c940:	40002800 	.word	0x40002800

0800c944 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b084      	sub	sp, #16
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
#if defined(STM32L412xx) || defined(STM32L422xx)
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	68da      	ldr	r2, [r3, #12]
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800c95a:	60da      	str	r2, [r3, #12]
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
#endif

  tickstart = HAL_GetTick();
 800c95c:	f7f9 fe04 	bl	8006568 <HAL_GetTick>
 800c960:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800c962:	e009      	b.n	800c978 <HAL_RTC_WaitForSynchro+0x34>
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c964:	f7f9 fe00 	bl	8006568 <HAL_GetTick>
 800c968:	4602      	mov	r2, r0
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	1ad3      	subs	r3, r2, r3
 800c96e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c972:	d901      	bls.n	800c978 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800c974:	2303      	movs	r3, #3
 800c976:	e007      	b.n	800c988 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	68db      	ldr	r3, [r3, #12]
 800c97e:	f003 0320 	and.w	r3, r3, #32
 800c982:	2b00      	cmp	r3, #0
 800c984:	d0ee      	beq.n	800c964 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800c986:	2300      	movs	r3, #0
}
 800c988:	4618      	mov	r0, r3
 800c98a:	3710      	adds	r7, #16
 800c98c:	46bd      	mov	sp, r7
 800c98e:	bd80      	pop	{r7, pc}

0800c990 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b084      	sub	sp, #16
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c998:	2300      	movs	r3, #0
 800c99a:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	68db      	ldr	r3, [r3, #12]
 800c9a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d123      	bne.n	800c9f2 <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	68da      	ldr	r2, [r3, #12]
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c9b8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800c9ba:	f7f9 fdd5 	bl	8006568 <HAL_GetTick>
 800c9be:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800c9c0:	e00d      	b.n	800c9de <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800c9c2:	f7f9 fdd1 	bl	8006568 <HAL_GetTick>
 800c9c6:	4602      	mov	r2, r0
 800c9c8:	68bb      	ldr	r3, [r7, #8]
 800c9ca:	1ad3      	subs	r3, r2, r3
 800c9cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c9d0:	d905      	bls.n	800c9de <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 800c9d2:	2303      	movs	r3, #3
 800c9d4:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	2203      	movs	r2, #3
 800c9da:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	68db      	ldr	r3, [r3, #12]
 800c9e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d102      	bne.n	800c9f2 <RTC_EnterInitMode+0x62>
 800c9ec:	7bfb      	ldrb	r3, [r7, #15]
 800c9ee:	2b03      	cmp	r3, #3
 800c9f0:	d1e7      	bne.n	800c9c2 <RTC_EnterInitMode+0x32>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800c9f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	3710      	adds	r7, #16
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	bd80      	pop	{r7, pc}

0800c9fc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800c9fc:	b580      	push	{r7, lr}
 800c9fe:	b084      	sub	sp, #16
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ca04:	2300      	movs	r3, #0
 800ca06:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800ca08:	4b1a      	ldr	r3, [pc, #104]	@ (800ca74 <RTC_ExitInitMode+0x78>)
 800ca0a:	68db      	ldr	r3, [r3, #12]
 800ca0c:	4a19      	ldr	r2, [pc, #100]	@ (800ca74 <RTC_ExitInitMode+0x78>)
 800ca0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ca12:	60d3      	str	r3, [r2, #12]
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800ca14:	4b17      	ldr	r3, [pc, #92]	@ (800ca74 <RTC_ExitInitMode+0x78>)
 800ca16:	699b      	ldr	r3, [r3, #24]
 800ca18:	f003 0320 	and.w	r3, r3, #32
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d10c      	bne.n	800ca3a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ca20:	6878      	ldr	r0, [r7, #4]
 800ca22:	f7ff ff8f 	bl	800c944 <HAL_RTC_WaitForSynchro>
 800ca26:	4603      	mov	r3, r0
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d01e      	beq.n	800ca6a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	2203      	movs	r2, #3
 800ca30:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
      status = HAL_TIMEOUT;
 800ca34:	2303      	movs	r3, #3
 800ca36:	73fb      	strb	r3, [r7, #15]
 800ca38:	e017      	b.n	800ca6a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800ca3a:	4b0e      	ldr	r3, [pc, #56]	@ (800ca74 <RTC_ExitInitMode+0x78>)
 800ca3c:	699b      	ldr	r3, [r3, #24]
 800ca3e:	4a0d      	ldr	r2, [pc, #52]	@ (800ca74 <RTC_ExitInitMode+0x78>)
 800ca40:	f023 0320 	bic.w	r3, r3, #32
 800ca44:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ca46:	6878      	ldr	r0, [r7, #4]
 800ca48:	f7ff ff7c 	bl	800c944 <HAL_RTC_WaitForSynchro>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d005      	beq.n	800ca5e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	2203      	movs	r2, #3
 800ca56:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
      status = HAL_TIMEOUT;
 800ca5a:	2303      	movs	r3, #3
 800ca5c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800ca5e:	4b05      	ldr	r3, [pc, #20]	@ (800ca74 <RTC_ExitInitMode+0x78>)
 800ca60:	699b      	ldr	r3, [r3, #24]
 800ca62:	4a04      	ldr	r2, [pc, #16]	@ (800ca74 <RTC_ExitInitMode+0x78>)
 800ca64:	f043 0320 	orr.w	r3, r3, #32
 800ca68:	6193      	str	r3, [r2, #24]
  }

  return status;
 800ca6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca6c:	4618      	mov	r0, r3
 800ca6e:	3710      	adds	r7, #16
 800ca70:	46bd      	mov	sp, r7
 800ca72:	bd80      	pop	{r7, pc}
 800ca74:	40002800 	.word	0x40002800

0800ca78 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800ca78:	b480      	push	{r7}
 800ca7a:	b085      	sub	sp, #20
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	4603      	mov	r3, r0
 800ca80:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800ca82:	2300      	movs	r3, #0
 800ca84:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800ca86:	79fb      	ldrb	r3, [r7, #7]
 800ca88:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800ca8a:	e005      	b.n	800ca98 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	3301      	adds	r3, #1
 800ca90:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800ca92:	7afb      	ldrb	r3, [r7, #11]
 800ca94:	3b0a      	subs	r3, #10
 800ca96:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800ca98:	7afb      	ldrb	r3, [r7, #11]
 800ca9a:	2b09      	cmp	r3, #9
 800ca9c:	d8f6      	bhi.n	800ca8c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	b2db      	uxtb	r3, r3
 800caa2:	011b      	lsls	r3, r3, #4
 800caa4:	b2da      	uxtb	r2, r3
 800caa6:	7afb      	ldrb	r3, [r7, #11]
 800caa8:	4313      	orrs	r3, r2
 800caaa:	b2db      	uxtb	r3, r3
}
 800caac:	4618      	mov	r0, r3
 800caae:	3714      	adds	r7, #20
 800cab0:	46bd      	mov	sp, r7
 800cab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab6:	4770      	bx	lr

0800cab8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cab8:	b580      	push	{r7, lr}
 800caba:	b084      	sub	sp, #16
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d101      	bne.n	800caca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800cac6:	2301      	movs	r3, #1
 800cac8:	e095      	b.n	800cbf6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d108      	bne.n	800cae4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	685b      	ldr	r3, [r3, #4]
 800cad6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800cada:	d009      	beq.n	800caf0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2200      	movs	r2, #0
 800cae0:	61da      	str	r2, [r3, #28]
 800cae2:	e005      	b.n	800caf0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	2200      	movs	r2, #0
 800cae8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	2200      	movs	r2, #0
 800caee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2200      	movs	r2, #0
 800caf4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800cafc:	b2db      	uxtb	r3, r3
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d106      	bne.n	800cb10 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2200      	movs	r2, #0
 800cb06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cb0a:	6878      	ldr	r0, [r7, #4]
 800cb0c:	f7f9 fa70 	bl	8005ff0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	2202      	movs	r2, #2
 800cb14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	681a      	ldr	r2, [r3, #0]
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cb26:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	68db      	ldr	r3, [r3, #12]
 800cb2c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800cb30:	d902      	bls.n	800cb38 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800cb32:	2300      	movs	r3, #0
 800cb34:	60fb      	str	r3, [r7, #12]
 800cb36:	e002      	b.n	800cb3e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800cb38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800cb3c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	68db      	ldr	r3, [r3, #12]
 800cb42:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800cb46:	d007      	beq.n	800cb58 <HAL_SPI_Init+0xa0>
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	68db      	ldr	r3, [r3, #12]
 800cb4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800cb50:	d002      	beq.n	800cb58 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	2200      	movs	r2, #0
 800cb56:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	685b      	ldr	r3, [r3, #4]
 800cb5c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	689b      	ldr	r3, [r3, #8]
 800cb64:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800cb68:	431a      	orrs	r2, r3
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	691b      	ldr	r3, [r3, #16]
 800cb6e:	f003 0302 	and.w	r3, r3, #2
 800cb72:	431a      	orrs	r2, r3
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	695b      	ldr	r3, [r3, #20]
 800cb78:	f003 0301 	and.w	r3, r3, #1
 800cb7c:	431a      	orrs	r2, r3
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	699b      	ldr	r3, [r3, #24]
 800cb82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cb86:	431a      	orrs	r2, r3
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	69db      	ldr	r3, [r3, #28]
 800cb8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cb90:	431a      	orrs	r2, r3
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6a1b      	ldr	r3, [r3, #32]
 800cb96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cb9a:	ea42 0103 	orr.w	r1, r2, r3
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cba2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	430a      	orrs	r2, r1
 800cbac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	699b      	ldr	r3, [r3, #24]
 800cbb2:	0c1b      	lsrs	r3, r3, #16
 800cbb4:	f003 0204 	and.w	r2, r3, #4
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbbc:	f003 0310 	and.w	r3, r3, #16
 800cbc0:	431a      	orrs	r2, r3
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cbc6:	f003 0308 	and.w	r3, r3, #8
 800cbca:	431a      	orrs	r2, r3
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	68db      	ldr	r3, [r3, #12]
 800cbd0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800cbd4:	ea42 0103 	orr.w	r1, r2, r3
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	430a      	orrs	r2, r1
 800cbe4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	2200      	movs	r2, #0
 800cbea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	2201      	movs	r2, #1
 800cbf0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800cbf4:	2300      	movs	r3, #0
}
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	3710      	adds	r7, #16
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	bd80      	pop	{r7, pc}

0800cbfe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cbfe:	b580      	push	{r7, lr}
 800cc00:	b088      	sub	sp, #32
 800cc02:	af00      	add	r7, sp, #0
 800cc04:	60f8      	str	r0, [r7, #12]
 800cc06:	60b9      	str	r1, [r7, #8]
 800cc08:	603b      	str	r3, [r7, #0]
 800cc0a:	4613      	mov	r3, r2
 800cc0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cc0e:	2300      	movs	r3, #0
 800cc10:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800cc18:	2b01      	cmp	r3, #1
 800cc1a:	d101      	bne.n	800cc20 <HAL_SPI_Transmit+0x22>
 800cc1c:	2302      	movs	r3, #2
 800cc1e:	e15f      	b.n	800cee0 <HAL_SPI_Transmit+0x2e2>
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	2201      	movs	r2, #1
 800cc24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cc28:	f7f9 fc9e 	bl	8006568 <HAL_GetTick>
 800cc2c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800cc2e:	88fb      	ldrh	r3, [r7, #6]
 800cc30:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800cc38:	b2db      	uxtb	r3, r3
 800cc3a:	2b01      	cmp	r3, #1
 800cc3c:	d002      	beq.n	800cc44 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800cc3e:	2302      	movs	r3, #2
 800cc40:	77fb      	strb	r3, [r7, #31]
    goto error;
 800cc42:	e148      	b.n	800ced6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800cc44:	68bb      	ldr	r3, [r7, #8]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d002      	beq.n	800cc50 <HAL_SPI_Transmit+0x52>
 800cc4a:	88fb      	ldrh	r3, [r7, #6]
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d102      	bne.n	800cc56 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800cc50:	2301      	movs	r3, #1
 800cc52:	77fb      	strb	r3, [r7, #31]
    goto error;
 800cc54:	e13f      	b.n	800ced6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	2203      	movs	r2, #3
 800cc5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	2200      	movs	r2, #0
 800cc62:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	68ba      	ldr	r2, [r7, #8]
 800cc68:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	88fa      	ldrh	r2, [r7, #6]
 800cc6e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	88fa      	ldrh	r2, [r7, #6]
 800cc74:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	2200      	movs	r2, #0
 800cc7a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	2200      	movs	r2, #0
 800cc80:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	2200      	movs	r2, #0
 800cc88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	2200      	movs	r2, #0
 800cc90:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	2200      	movs	r2, #0
 800cc96:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	689b      	ldr	r3, [r3, #8]
 800cc9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cca0:	d10f      	bne.n	800ccc2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	681a      	ldr	r2, [r3, #0]
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ccb0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	681a      	ldr	r2, [r3, #0]
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ccc0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cccc:	2b40      	cmp	r3, #64	@ 0x40
 800ccce:	d007      	beq.n	800cce0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	681a      	ldr	r2, [r3, #0]
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ccde:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	68db      	ldr	r3, [r3, #12]
 800cce4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800cce8:	d94f      	bls.n	800cd8a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	685b      	ldr	r3, [r3, #4]
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d002      	beq.n	800ccf8 <HAL_SPI_Transmit+0xfa>
 800ccf2:	8afb      	ldrh	r3, [r7, #22]
 800ccf4:	2b01      	cmp	r3, #1
 800ccf6:	d142      	bne.n	800cd7e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccfc:	881a      	ldrh	r2, [r3, #0]
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd08:	1c9a      	adds	r2, r3, #2
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cd12:	b29b      	uxth	r3, r3
 800cd14:	3b01      	subs	r3, #1
 800cd16:	b29a      	uxth	r2, r3
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800cd1c:	e02f      	b.n	800cd7e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	689b      	ldr	r3, [r3, #8]
 800cd24:	f003 0302 	and.w	r3, r3, #2
 800cd28:	2b02      	cmp	r3, #2
 800cd2a:	d112      	bne.n	800cd52 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd30:	881a      	ldrh	r2, [r3, #0]
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd3c:	1c9a      	adds	r2, r3, #2
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cd46:	b29b      	uxth	r3, r3
 800cd48:	3b01      	subs	r3, #1
 800cd4a:	b29a      	uxth	r2, r3
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800cd50:	e015      	b.n	800cd7e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cd52:	f7f9 fc09 	bl	8006568 <HAL_GetTick>
 800cd56:	4602      	mov	r2, r0
 800cd58:	69bb      	ldr	r3, [r7, #24]
 800cd5a:	1ad3      	subs	r3, r2, r3
 800cd5c:	683a      	ldr	r2, [r7, #0]
 800cd5e:	429a      	cmp	r2, r3
 800cd60:	d803      	bhi.n	800cd6a <HAL_SPI_Transmit+0x16c>
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cd68:	d102      	bne.n	800cd70 <HAL_SPI_Transmit+0x172>
 800cd6a:	683b      	ldr	r3, [r7, #0]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d106      	bne.n	800cd7e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800cd70:	2303      	movs	r3, #3
 800cd72:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	2201      	movs	r2, #1
 800cd78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800cd7c:	e0ab      	b.n	800ced6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cd82:	b29b      	uxth	r3, r3
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d1ca      	bne.n	800cd1e <HAL_SPI_Transmit+0x120>
 800cd88:	e080      	b.n	800ce8c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	685b      	ldr	r3, [r3, #4]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d002      	beq.n	800cd98 <HAL_SPI_Transmit+0x19a>
 800cd92:	8afb      	ldrh	r3, [r7, #22]
 800cd94:	2b01      	cmp	r3, #1
 800cd96:	d174      	bne.n	800ce82 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cd9c:	b29b      	uxth	r3, r3
 800cd9e:	2b01      	cmp	r3, #1
 800cda0:	d912      	bls.n	800cdc8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cda6:	881a      	ldrh	r2, [r3, #0]
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdb2:	1c9a      	adds	r2, r3, #2
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cdbc:	b29b      	uxth	r3, r3
 800cdbe:	3b02      	subs	r3, #2
 800cdc0:	b29a      	uxth	r2, r3
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800cdc6:	e05c      	b.n	800ce82 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	330c      	adds	r3, #12
 800cdd2:	7812      	ldrb	r2, [r2, #0]
 800cdd4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdda:	1c5a      	adds	r2, r3, #1
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cde4:	b29b      	uxth	r3, r3
 800cde6:	3b01      	subs	r3, #1
 800cde8:	b29a      	uxth	r2, r3
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800cdee:	e048      	b.n	800ce82 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	689b      	ldr	r3, [r3, #8]
 800cdf6:	f003 0302 	and.w	r3, r3, #2
 800cdfa:	2b02      	cmp	r3, #2
 800cdfc:	d12b      	bne.n	800ce56 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ce02:	b29b      	uxth	r3, r3
 800ce04:	2b01      	cmp	r3, #1
 800ce06:	d912      	bls.n	800ce2e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce0c:	881a      	ldrh	r2, [r3, #0]
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce18:	1c9a      	adds	r2, r3, #2
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ce22:	b29b      	uxth	r3, r3
 800ce24:	3b02      	subs	r3, #2
 800ce26:	b29a      	uxth	r2, r3
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ce2c:	e029      	b.n	800ce82 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	330c      	adds	r3, #12
 800ce38:	7812      	ldrb	r2, [r2, #0]
 800ce3a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce40:	1c5a      	adds	r2, r3, #1
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ce4a:	b29b      	uxth	r3, r3
 800ce4c:	3b01      	subs	r3, #1
 800ce4e:	b29a      	uxth	r2, r3
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ce54:	e015      	b.n	800ce82 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ce56:	f7f9 fb87 	bl	8006568 <HAL_GetTick>
 800ce5a:	4602      	mov	r2, r0
 800ce5c:	69bb      	ldr	r3, [r7, #24]
 800ce5e:	1ad3      	subs	r3, r2, r3
 800ce60:	683a      	ldr	r2, [r7, #0]
 800ce62:	429a      	cmp	r2, r3
 800ce64:	d803      	bhi.n	800ce6e <HAL_SPI_Transmit+0x270>
 800ce66:	683b      	ldr	r3, [r7, #0]
 800ce68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ce6c:	d102      	bne.n	800ce74 <HAL_SPI_Transmit+0x276>
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d106      	bne.n	800ce82 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800ce74:	2303      	movs	r3, #3
 800ce76:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	2201      	movs	r2, #1
 800ce7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800ce80:	e029      	b.n	800ced6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ce86:	b29b      	uxth	r3, r3
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d1b1      	bne.n	800cdf0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ce8c:	69ba      	ldr	r2, [r7, #24]
 800ce8e:	6839      	ldr	r1, [r7, #0]
 800ce90:	68f8      	ldr	r0, [r7, #12]
 800ce92:	f000 fb69 	bl	800d568 <SPI_EndRxTxTransaction>
 800ce96:	4603      	mov	r3, r0
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d002      	beq.n	800cea2 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	2220      	movs	r2, #32
 800cea0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	689b      	ldr	r3, [r3, #8]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d10a      	bne.n	800cec0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ceaa:	2300      	movs	r3, #0
 800ceac:	613b      	str	r3, [r7, #16]
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	68db      	ldr	r3, [r3, #12]
 800ceb4:	613b      	str	r3, [r7, #16]
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	689b      	ldr	r3, [r3, #8]
 800cebc:	613b      	str	r3, [r7, #16]
 800cebe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d002      	beq.n	800cece <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800cec8:	2301      	movs	r3, #1
 800ceca:	77fb      	strb	r3, [r7, #31]
 800cecc:	e003      	b.n	800ced6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	2201      	movs	r2, #1
 800ced2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	2200      	movs	r2, #0
 800ceda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800cede:	7ffb      	ldrb	r3, [r7, #31]
}
 800cee0:	4618      	mov	r0, r3
 800cee2:	3720      	adds	r7, #32
 800cee4:	46bd      	mov	sp, r7
 800cee6:	bd80      	pop	{r7, pc}

0800cee8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b08a      	sub	sp, #40	@ 0x28
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	60f8      	str	r0, [r7, #12]
 800cef0:	60b9      	str	r1, [r7, #8]
 800cef2:	607a      	str	r2, [r7, #4]
 800cef4:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800cef6:	2301      	movs	r3, #1
 800cef8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800cefa:	2300      	movs	r3, #0
 800cefc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800cf06:	2b01      	cmp	r3, #1
 800cf08:	d101      	bne.n	800cf0e <HAL_SPI_TransmitReceive+0x26>
 800cf0a:	2302      	movs	r3, #2
 800cf0c:	e20a      	b.n	800d324 <HAL_SPI_TransmitReceive+0x43c>
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	2201      	movs	r2, #1
 800cf12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cf16:	f7f9 fb27 	bl	8006568 <HAL_GetTick>
 800cf1a:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800cf22:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	685b      	ldr	r3, [r3, #4]
 800cf28:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800cf2a:	887b      	ldrh	r3, [r7, #2]
 800cf2c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800cf2e:	887b      	ldrh	r3, [r7, #2]
 800cf30:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800cf32:	7efb      	ldrb	r3, [r7, #27]
 800cf34:	2b01      	cmp	r3, #1
 800cf36:	d00e      	beq.n	800cf56 <HAL_SPI_TransmitReceive+0x6e>
 800cf38:	697b      	ldr	r3, [r7, #20]
 800cf3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800cf3e:	d106      	bne.n	800cf4e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	689b      	ldr	r3, [r3, #8]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d102      	bne.n	800cf4e <HAL_SPI_TransmitReceive+0x66>
 800cf48:	7efb      	ldrb	r3, [r7, #27]
 800cf4a:	2b04      	cmp	r3, #4
 800cf4c:	d003      	beq.n	800cf56 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800cf4e:	2302      	movs	r3, #2
 800cf50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800cf54:	e1e0      	b.n	800d318 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800cf56:	68bb      	ldr	r3, [r7, #8]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d005      	beq.n	800cf68 <HAL_SPI_TransmitReceive+0x80>
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d002      	beq.n	800cf68 <HAL_SPI_TransmitReceive+0x80>
 800cf62:	887b      	ldrh	r3, [r7, #2]
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d103      	bne.n	800cf70 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800cf68:	2301      	movs	r3, #1
 800cf6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800cf6e:	e1d3      	b.n	800d318 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800cf76:	b2db      	uxtb	r3, r3
 800cf78:	2b04      	cmp	r3, #4
 800cf7a:	d003      	beq.n	800cf84 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	2205      	movs	r2, #5
 800cf80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	2200      	movs	r2, #0
 800cf88:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	687a      	ldr	r2, [r7, #4]
 800cf8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	887a      	ldrh	r2, [r7, #2]
 800cf94:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	887a      	ldrh	r2, [r7, #2]
 800cf9c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	68ba      	ldr	r2, [r7, #8]
 800cfa4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	887a      	ldrh	r2, [r7, #2]
 800cfaa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	887a      	ldrh	r2, [r7, #2]
 800cfb0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	2200      	movs	r2, #0
 800cfbc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	68db      	ldr	r3, [r3, #12]
 800cfc2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800cfc6:	d802      	bhi.n	800cfce <HAL_SPI_TransmitReceive+0xe6>
 800cfc8:	8a3b      	ldrh	r3, [r7, #16]
 800cfca:	2b01      	cmp	r3, #1
 800cfcc:	d908      	bls.n	800cfe0 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	685a      	ldr	r2, [r3, #4]
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cfdc:	605a      	str	r2, [r3, #4]
 800cfde:	e007      	b.n	800cff0 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cfe0:	68fb      	ldr	r3, [r7, #12]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	685a      	ldr	r2, [r3, #4]
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800cfee:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cffa:	2b40      	cmp	r3, #64	@ 0x40
 800cffc:	d007      	beq.n	800d00e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	681a      	ldr	r2, [r3, #0]
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d00c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	68db      	ldr	r3, [r3, #12]
 800d012:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d016:	f240 8081 	bls.w	800d11c <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	685b      	ldr	r3, [r3, #4]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d002      	beq.n	800d028 <HAL_SPI_TransmitReceive+0x140>
 800d022:	8a7b      	ldrh	r3, [r7, #18]
 800d024:	2b01      	cmp	r3, #1
 800d026:	d16d      	bne.n	800d104 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d02c:	881a      	ldrh	r2, [r3, #0]
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d038:	1c9a      	adds	r2, r3, #2
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d042:	b29b      	uxth	r3, r3
 800d044:	3b01      	subs	r3, #1
 800d046:	b29a      	uxth	r2, r3
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d04c:	e05a      	b.n	800d104 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	689b      	ldr	r3, [r3, #8]
 800d054:	f003 0302 	and.w	r3, r3, #2
 800d058:	2b02      	cmp	r3, #2
 800d05a:	d11b      	bne.n	800d094 <HAL_SPI_TransmitReceive+0x1ac>
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d060:	b29b      	uxth	r3, r3
 800d062:	2b00      	cmp	r3, #0
 800d064:	d016      	beq.n	800d094 <HAL_SPI_TransmitReceive+0x1ac>
 800d066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d068:	2b01      	cmp	r3, #1
 800d06a:	d113      	bne.n	800d094 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d070:	881a      	ldrh	r2, [r3, #0]
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d07c:	1c9a      	adds	r2, r3, #2
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d086:	b29b      	uxth	r3, r3
 800d088:	3b01      	subs	r3, #1
 800d08a:	b29a      	uxth	r2, r3
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d090:	2300      	movs	r3, #0
 800d092:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	689b      	ldr	r3, [r3, #8]
 800d09a:	f003 0301 	and.w	r3, r3, #1
 800d09e:	2b01      	cmp	r3, #1
 800d0a0:	d11c      	bne.n	800d0dc <HAL_SPI_TransmitReceive+0x1f4>
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d0a8:	b29b      	uxth	r3, r3
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d016      	beq.n	800d0dc <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	68da      	ldr	r2, [r3, #12]
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0b8:	b292      	uxth	r2, r2
 800d0ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0c0:	1c9a      	adds	r2, r3, #2
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d0cc:	b29b      	uxth	r3, r3
 800d0ce:	3b01      	subs	r3, #1
 800d0d0:	b29a      	uxth	r2, r3
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d0d8:	2301      	movs	r3, #1
 800d0da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800d0dc:	f7f9 fa44 	bl	8006568 <HAL_GetTick>
 800d0e0:	4602      	mov	r2, r0
 800d0e2:	69fb      	ldr	r3, [r7, #28]
 800d0e4:	1ad3      	subs	r3, r2, r3
 800d0e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d0e8:	429a      	cmp	r2, r3
 800d0ea:	d80b      	bhi.n	800d104 <HAL_SPI_TransmitReceive+0x21c>
 800d0ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d0f2:	d007      	beq.n	800d104 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800d0f4:	2303      	movs	r3, #3
 800d0f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	2201      	movs	r2, #1
 800d0fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800d102:	e109      	b.n	800d318 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d108:	b29b      	uxth	r3, r3
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d19f      	bne.n	800d04e <HAL_SPI_TransmitReceive+0x166>
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d114:	b29b      	uxth	r3, r3
 800d116:	2b00      	cmp	r3, #0
 800d118:	d199      	bne.n	800d04e <HAL_SPI_TransmitReceive+0x166>
 800d11a:	e0e3      	b.n	800d2e4 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	685b      	ldr	r3, [r3, #4]
 800d120:	2b00      	cmp	r3, #0
 800d122:	d003      	beq.n	800d12c <HAL_SPI_TransmitReceive+0x244>
 800d124:	8a7b      	ldrh	r3, [r7, #18]
 800d126:	2b01      	cmp	r3, #1
 800d128:	f040 80cf 	bne.w	800d2ca <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d130:	b29b      	uxth	r3, r3
 800d132:	2b01      	cmp	r3, #1
 800d134:	d912      	bls.n	800d15c <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d13a:	881a      	ldrh	r2, [r3, #0]
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d146:	1c9a      	adds	r2, r3, #2
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d150:	b29b      	uxth	r3, r3
 800d152:	3b02      	subs	r3, #2
 800d154:	b29a      	uxth	r2, r3
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d15a:	e0b6      	b.n	800d2ca <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	330c      	adds	r3, #12
 800d166:	7812      	ldrb	r2, [r2, #0]
 800d168:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d16e:	1c5a      	adds	r2, r3, #1
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d178:	b29b      	uxth	r3, r3
 800d17a:	3b01      	subs	r3, #1
 800d17c:	b29a      	uxth	r2, r3
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d182:	e0a2      	b.n	800d2ca <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	689b      	ldr	r3, [r3, #8]
 800d18a:	f003 0302 	and.w	r3, r3, #2
 800d18e:	2b02      	cmp	r3, #2
 800d190:	d134      	bne.n	800d1fc <HAL_SPI_TransmitReceive+0x314>
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d196:	b29b      	uxth	r3, r3
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d02f      	beq.n	800d1fc <HAL_SPI_TransmitReceive+0x314>
 800d19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d19e:	2b01      	cmp	r3, #1
 800d1a0:	d12c      	bne.n	800d1fc <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d1a6:	b29b      	uxth	r3, r3
 800d1a8:	2b01      	cmp	r3, #1
 800d1aa:	d912      	bls.n	800d1d2 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1b0:	881a      	ldrh	r2, [r3, #0]
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1bc:	1c9a      	adds	r2, r3, #2
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d1c6:	b29b      	uxth	r3, r3
 800d1c8:	3b02      	subs	r3, #2
 800d1ca:	b29a      	uxth	r2, r3
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d1d0:	e012      	b.n	800d1f8 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	330c      	adds	r3, #12
 800d1dc:	7812      	ldrb	r2, [r2, #0]
 800d1de:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1e4:	1c5a      	adds	r2, r3, #1
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d1ee:	b29b      	uxth	r3, r3
 800d1f0:	3b01      	subs	r3, #1
 800d1f2:	b29a      	uxth	r2, r3
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	689b      	ldr	r3, [r3, #8]
 800d202:	f003 0301 	and.w	r3, r3, #1
 800d206:	2b01      	cmp	r3, #1
 800d208:	d148      	bne.n	800d29c <HAL_SPI_TransmitReceive+0x3b4>
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d210:	b29b      	uxth	r3, r3
 800d212:	2b00      	cmp	r3, #0
 800d214:	d042      	beq.n	800d29c <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d21c:	b29b      	uxth	r3, r3
 800d21e:	2b01      	cmp	r3, #1
 800d220:	d923      	bls.n	800d26a <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	68da      	ldr	r2, [r3, #12]
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d22c:	b292      	uxth	r2, r2
 800d22e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d234:	1c9a      	adds	r2, r3, #2
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d240:	b29b      	uxth	r3, r3
 800d242:	3b02      	subs	r3, #2
 800d244:	b29a      	uxth	r2, r3
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d252:	b29b      	uxth	r3, r3
 800d254:	2b01      	cmp	r3, #1
 800d256:	d81f      	bhi.n	800d298 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	685a      	ldr	r2, [r3, #4]
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d266:	605a      	str	r2, [r3, #4]
 800d268:	e016      	b.n	800d298 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	f103 020c 	add.w	r2, r3, #12
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d276:	7812      	ldrb	r2, [r2, #0]
 800d278:	b2d2      	uxtb	r2, r2
 800d27a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d280:	1c5a      	adds	r2, r3, #1
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d28c:	b29b      	uxth	r3, r3
 800d28e:	3b01      	subs	r3, #1
 800d290:	b29a      	uxth	r2, r3
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d298:	2301      	movs	r3, #1
 800d29a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800d29c:	f7f9 f964 	bl	8006568 <HAL_GetTick>
 800d2a0:	4602      	mov	r2, r0
 800d2a2:	69fb      	ldr	r3, [r7, #28]
 800d2a4:	1ad3      	subs	r3, r2, r3
 800d2a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d2a8:	429a      	cmp	r2, r3
 800d2aa:	d803      	bhi.n	800d2b4 <HAL_SPI_TransmitReceive+0x3cc>
 800d2ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d2b2:	d102      	bne.n	800d2ba <HAL_SPI_TransmitReceive+0x3d2>
 800d2b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d107      	bne.n	800d2ca <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800d2ba:	2303      	movs	r3, #3
 800d2bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	2201      	movs	r2, #1
 800d2c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800d2c8:	e026      	b.n	800d318 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d2ce:	b29b      	uxth	r3, r3
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	f47f af57 	bne.w	800d184 <HAL_SPI_TransmitReceive+0x29c>
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d2dc:	b29b      	uxth	r3, r3
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	f47f af50 	bne.w	800d184 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d2e4:	69fa      	ldr	r2, [r7, #28]
 800d2e6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d2e8:	68f8      	ldr	r0, [r7, #12]
 800d2ea:	f000 f93d 	bl	800d568 <SPI_EndRxTxTransaction>
 800d2ee:	4603      	mov	r3, r0
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d005      	beq.n	800d300 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800d2f4:	2301      	movs	r3, #1
 800d2f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	2220      	movs	r2, #32
 800d2fe:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d304:	2b00      	cmp	r3, #0
 800d306:	d003      	beq.n	800d310 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800d308:	2301      	movs	r3, #1
 800d30a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800d30e:	e003      	b.n	800d318 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	2201      	movs	r2, #1
 800d314:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	2200      	movs	r2, #0
 800d31c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800d320:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800d324:	4618      	mov	r0, r3
 800d326:	3728      	adds	r7, #40	@ 0x28
 800d328:	46bd      	mov	sp, r7
 800d32a:	bd80      	pop	{r7, pc}

0800d32c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b088      	sub	sp, #32
 800d330:	af00      	add	r7, sp, #0
 800d332:	60f8      	str	r0, [r7, #12]
 800d334:	60b9      	str	r1, [r7, #8]
 800d336:	603b      	str	r3, [r7, #0]
 800d338:	4613      	mov	r3, r2
 800d33a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d33c:	f7f9 f914 	bl	8006568 <HAL_GetTick>
 800d340:	4602      	mov	r2, r0
 800d342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d344:	1a9b      	subs	r3, r3, r2
 800d346:	683a      	ldr	r2, [r7, #0]
 800d348:	4413      	add	r3, r2
 800d34a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d34c:	f7f9 f90c 	bl	8006568 <HAL_GetTick>
 800d350:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d352:	4b39      	ldr	r3, [pc, #228]	@ (800d438 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	015b      	lsls	r3, r3, #5
 800d358:	0d1b      	lsrs	r3, r3, #20
 800d35a:	69fa      	ldr	r2, [r7, #28]
 800d35c:	fb02 f303 	mul.w	r3, r2, r3
 800d360:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d362:	e054      	b.n	800d40e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d364:	683b      	ldr	r3, [r7, #0]
 800d366:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d36a:	d050      	beq.n	800d40e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d36c:	f7f9 f8fc 	bl	8006568 <HAL_GetTick>
 800d370:	4602      	mov	r2, r0
 800d372:	69bb      	ldr	r3, [r7, #24]
 800d374:	1ad3      	subs	r3, r2, r3
 800d376:	69fa      	ldr	r2, [r7, #28]
 800d378:	429a      	cmp	r2, r3
 800d37a:	d902      	bls.n	800d382 <SPI_WaitFlagStateUntilTimeout+0x56>
 800d37c:	69fb      	ldr	r3, [r7, #28]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d13d      	bne.n	800d3fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	685a      	ldr	r2, [r3, #4]
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800d390:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	685b      	ldr	r3, [r3, #4]
 800d396:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d39a:	d111      	bne.n	800d3c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	689b      	ldr	r3, [r3, #8]
 800d3a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d3a4:	d004      	beq.n	800d3b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	689b      	ldr	r3, [r3, #8]
 800d3aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d3ae:	d107      	bne.n	800d3c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	681a      	ldr	r2, [r3, #0]
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d3be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d3c8:	d10f      	bne.n	800d3ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	681a      	ldr	r2, [r3, #0]
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d3d8:	601a      	str	r2, [r3, #0]
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	681a      	ldr	r2, [r3, #0]
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d3e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	2201      	movs	r2, #1
 800d3ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800d3fa:	2303      	movs	r3, #3
 800d3fc:	e017      	b.n	800d42e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d3fe:	697b      	ldr	r3, [r7, #20]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d101      	bne.n	800d408 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800d404:	2300      	movs	r3, #0
 800d406:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800d408:	697b      	ldr	r3, [r7, #20]
 800d40a:	3b01      	subs	r3, #1
 800d40c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	689a      	ldr	r2, [r3, #8]
 800d414:	68bb      	ldr	r3, [r7, #8]
 800d416:	4013      	ands	r3, r2
 800d418:	68ba      	ldr	r2, [r7, #8]
 800d41a:	429a      	cmp	r2, r3
 800d41c:	bf0c      	ite	eq
 800d41e:	2301      	moveq	r3, #1
 800d420:	2300      	movne	r3, #0
 800d422:	b2db      	uxtb	r3, r3
 800d424:	461a      	mov	r2, r3
 800d426:	79fb      	ldrb	r3, [r7, #7]
 800d428:	429a      	cmp	r2, r3
 800d42a:	d19b      	bne.n	800d364 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800d42c:	2300      	movs	r3, #0
}
 800d42e:	4618      	mov	r0, r3
 800d430:	3720      	adds	r7, #32
 800d432:	46bd      	mov	sp, r7
 800d434:	bd80      	pop	{r7, pc}
 800d436:	bf00      	nop
 800d438:	20000298 	.word	0x20000298

0800d43c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d43c:	b580      	push	{r7, lr}
 800d43e:	b08a      	sub	sp, #40	@ 0x28
 800d440:	af00      	add	r7, sp, #0
 800d442:	60f8      	str	r0, [r7, #12]
 800d444:	60b9      	str	r1, [r7, #8]
 800d446:	607a      	str	r2, [r7, #4]
 800d448:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800d44a:	2300      	movs	r3, #0
 800d44c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800d44e:	f7f9 f88b 	bl	8006568 <HAL_GetTick>
 800d452:	4602      	mov	r2, r0
 800d454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d456:	1a9b      	subs	r3, r3, r2
 800d458:	683a      	ldr	r2, [r7, #0]
 800d45a:	4413      	add	r3, r2
 800d45c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800d45e:	f7f9 f883 	bl	8006568 <HAL_GetTick>
 800d462:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	330c      	adds	r3, #12
 800d46a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800d46c:	4b3d      	ldr	r3, [pc, #244]	@ (800d564 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800d46e:	681a      	ldr	r2, [r3, #0]
 800d470:	4613      	mov	r3, r2
 800d472:	009b      	lsls	r3, r3, #2
 800d474:	4413      	add	r3, r2
 800d476:	00da      	lsls	r2, r3, #3
 800d478:	1ad3      	subs	r3, r2, r3
 800d47a:	0d1b      	lsrs	r3, r3, #20
 800d47c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d47e:	fb02 f303 	mul.w	r3, r2, r3
 800d482:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800d484:	e060      	b.n	800d548 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800d486:	68bb      	ldr	r3, [r7, #8]
 800d488:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800d48c:	d107      	bne.n	800d49e <SPI_WaitFifoStateUntilTimeout+0x62>
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d104      	bne.n	800d49e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800d494:	69fb      	ldr	r3, [r7, #28]
 800d496:	781b      	ldrb	r3, [r3, #0]
 800d498:	b2db      	uxtb	r3, r3
 800d49a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800d49c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d4a4:	d050      	beq.n	800d548 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d4a6:	f7f9 f85f 	bl	8006568 <HAL_GetTick>
 800d4aa:	4602      	mov	r2, r0
 800d4ac:	6a3b      	ldr	r3, [r7, #32]
 800d4ae:	1ad3      	subs	r3, r2, r3
 800d4b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d4b2:	429a      	cmp	r2, r3
 800d4b4:	d902      	bls.n	800d4bc <SPI_WaitFifoStateUntilTimeout+0x80>
 800d4b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d13d      	bne.n	800d538 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	685a      	ldr	r2, [r3, #4]
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800d4ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	685b      	ldr	r3, [r3, #4]
 800d4d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d4d4:	d111      	bne.n	800d4fa <SPI_WaitFifoStateUntilTimeout+0xbe>
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	689b      	ldr	r3, [r3, #8]
 800d4da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d4de:	d004      	beq.n	800d4ea <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	689b      	ldr	r3, [r3, #8]
 800d4e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d4e8:	d107      	bne.n	800d4fa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	681a      	ldr	r2, [r3, #0]
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d4f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d502:	d10f      	bne.n	800d524 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	681a      	ldr	r2, [r3, #0]
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d512:	601a      	str	r2, [r3, #0]
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	681a      	ldr	r2, [r3, #0]
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d522:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	2201      	movs	r2, #1
 800d528:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	2200      	movs	r2, #0
 800d530:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800d534:	2303      	movs	r3, #3
 800d536:	e010      	b.n	800d55a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d538:	69bb      	ldr	r3, [r7, #24]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d101      	bne.n	800d542 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800d53e:	2300      	movs	r3, #0
 800d540:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800d542:	69bb      	ldr	r3, [r7, #24]
 800d544:	3b01      	subs	r3, #1
 800d546:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	689a      	ldr	r2, [r3, #8]
 800d54e:	68bb      	ldr	r3, [r7, #8]
 800d550:	4013      	ands	r3, r2
 800d552:	687a      	ldr	r2, [r7, #4]
 800d554:	429a      	cmp	r2, r3
 800d556:	d196      	bne.n	800d486 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800d558:	2300      	movs	r3, #0
}
 800d55a:	4618      	mov	r0, r3
 800d55c:	3728      	adds	r7, #40	@ 0x28
 800d55e:	46bd      	mov	sp, r7
 800d560:	bd80      	pop	{r7, pc}
 800d562:	bf00      	nop
 800d564:	20000298 	.word	0x20000298

0800d568 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d568:	b580      	push	{r7, lr}
 800d56a:	b086      	sub	sp, #24
 800d56c:	af02      	add	r7, sp, #8
 800d56e:	60f8      	str	r0, [r7, #12]
 800d570:	60b9      	str	r1, [r7, #8]
 800d572:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	9300      	str	r3, [sp, #0]
 800d578:	68bb      	ldr	r3, [r7, #8]
 800d57a:	2200      	movs	r2, #0
 800d57c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800d580:	68f8      	ldr	r0, [r7, #12]
 800d582:	f7ff ff5b 	bl	800d43c <SPI_WaitFifoStateUntilTimeout>
 800d586:	4603      	mov	r3, r0
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d007      	beq.n	800d59c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d590:	f043 0220 	orr.w	r2, r3, #32
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d598:	2303      	movs	r3, #3
 800d59a:	e027      	b.n	800d5ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	9300      	str	r3, [sp, #0]
 800d5a0:	68bb      	ldr	r3, [r7, #8]
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	2180      	movs	r1, #128	@ 0x80
 800d5a6:	68f8      	ldr	r0, [r7, #12]
 800d5a8:	f7ff fec0 	bl	800d32c <SPI_WaitFlagStateUntilTimeout>
 800d5ac:	4603      	mov	r3, r0
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d007      	beq.n	800d5c2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d5b6:	f043 0220 	orr.w	r2, r3, #32
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d5be:	2303      	movs	r3, #3
 800d5c0:	e014      	b.n	800d5ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	9300      	str	r3, [sp, #0]
 800d5c6:	68bb      	ldr	r3, [r7, #8]
 800d5c8:	2200      	movs	r2, #0
 800d5ca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800d5ce:	68f8      	ldr	r0, [r7, #12]
 800d5d0:	f7ff ff34 	bl	800d43c <SPI_WaitFifoStateUntilTimeout>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d007      	beq.n	800d5ea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d5de:	f043 0220 	orr.w	r2, r3, #32
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d5e6:	2303      	movs	r3, #3
 800d5e8:	e000      	b.n	800d5ec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800d5ea:	2300      	movs	r3, #0
}
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	3710      	adds	r7, #16
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	bd80      	pop	{r7, pc}

0800d5f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	b082      	sub	sp, #8
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d101      	bne.n	800d606 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d602:	2301      	movs	r3, #1
 800d604:	e049      	b.n	800d69a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d60c:	b2db      	uxtb	r3, r3
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d106      	bne.n	800d620 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	2200      	movs	r2, #0
 800d616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d61a:	6878      	ldr	r0, [r7, #4]
 800d61c:	f7f8 fd3c 	bl	8006098 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	2202      	movs	r2, #2
 800d624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681a      	ldr	r2, [r3, #0]
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	3304      	adds	r3, #4
 800d630:	4619      	mov	r1, r3
 800d632:	4610      	mov	r0, r2
 800d634:	f000 fb02 	bl	800dc3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	2201      	movs	r2, #1
 800d63c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	2201      	movs	r2, #1
 800d644:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	2201      	movs	r2, #1
 800d64c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	2201      	movs	r2, #1
 800d654:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	2201      	movs	r2, #1
 800d65c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	2201      	movs	r2, #1
 800d664:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	2201      	movs	r2, #1
 800d66c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	2201      	movs	r2, #1
 800d674:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	2201      	movs	r2, #1
 800d67c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	2201      	movs	r2, #1
 800d684:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	2201      	movs	r2, #1
 800d68c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2201      	movs	r2, #1
 800d694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d698:	2300      	movs	r3, #0
}
 800d69a:	4618      	mov	r0, r3
 800d69c:	3708      	adds	r7, #8
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	bd80      	pop	{r7, pc}
	...

0800d6a4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800d6a4:	b480      	push	{r7}
 800d6a6:	b085      	sub	sp, #20
 800d6a8:	af00      	add	r7, sp, #0
 800d6aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d6b2:	b2db      	uxtb	r3, r3
 800d6b4:	2b01      	cmp	r3, #1
 800d6b6:	d001      	beq.n	800d6bc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800d6b8:	2301      	movs	r3, #1
 800d6ba:	e047      	b.n	800d74c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2202      	movs	r2, #2
 800d6c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	4a23      	ldr	r2, [pc, #140]	@ (800d758 <HAL_TIM_Base_Start+0xb4>)
 800d6ca:	4293      	cmp	r3, r2
 800d6cc:	d01d      	beq.n	800d70a <HAL_TIM_Base_Start+0x66>
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d6d6:	d018      	beq.n	800d70a <HAL_TIM_Base_Start+0x66>
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	4a1f      	ldr	r2, [pc, #124]	@ (800d75c <HAL_TIM_Base_Start+0xb8>)
 800d6de:	4293      	cmp	r3, r2
 800d6e0:	d013      	beq.n	800d70a <HAL_TIM_Base_Start+0x66>
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	4a1e      	ldr	r2, [pc, #120]	@ (800d760 <HAL_TIM_Base_Start+0xbc>)
 800d6e8:	4293      	cmp	r3, r2
 800d6ea:	d00e      	beq.n	800d70a <HAL_TIM_Base_Start+0x66>
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	4a1c      	ldr	r2, [pc, #112]	@ (800d764 <HAL_TIM_Base_Start+0xc0>)
 800d6f2:	4293      	cmp	r3, r2
 800d6f4:	d009      	beq.n	800d70a <HAL_TIM_Base_Start+0x66>
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	4a1b      	ldr	r2, [pc, #108]	@ (800d768 <HAL_TIM_Base_Start+0xc4>)
 800d6fc:	4293      	cmp	r3, r2
 800d6fe:	d004      	beq.n	800d70a <HAL_TIM_Base_Start+0x66>
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	4a19      	ldr	r2, [pc, #100]	@ (800d76c <HAL_TIM_Base_Start+0xc8>)
 800d706:	4293      	cmp	r3, r2
 800d708:	d115      	bne.n	800d736 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	689a      	ldr	r2, [r3, #8]
 800d710:	4b17      	ldr	r3, [pc, #92]	@ (800d770 <HAL_TIM_Base_Start+0xcc>)
 800d712:	4013      	ands	r3, r2
 800d714:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	2b06      	cmp	r3, #6
 800d71a:	d015      	beq.n	800d748 <HAL_TIM_Base_Start+0xa4>
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d722:	d011      	beq.n	800d748 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	681a      	ldr	r2, [r3, #0]
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	f042 0201 	orr.w	r2, r2, #1
 800d732:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d734:	e008      	b.n	800d748 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	681a      	ldr	r2, [r3, #0]
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	f042 0201 	orr.w	r2, r2, #1
 800d744:	601a      	str	r2, [r3, #0]
 800d746:	e000      	b.n	800d74a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d748:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d74a:	2300      	movs	r3, #0
}
 800d74c:	4618      	mov	r0, r3
 800d74e:	3714      	adds	r7, #20
 800d750:	46bd      	mov	sp, r7
 800d752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d756:	4770      	bx	lr
 800d758:	40012c00 	.word	0x40012c00
 800d75c:	40000400 	.word	0x40000400
 800d760:	40000800 	.word	0x40000800
 800d764:	40000c00 	.word	0x40000c00
 800d768:	40013400 	.word	0x40013400
 800d76c:	40014000 	.word	0x40014000
 800d770:	00010007 	.word	0x00010007

0800d774 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d774:	b480      	push	{r7}
 800d776:	b085      	sub	sp, #20
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d782:	b2db      	uxtb	r3, r3
 800d784:	2b01      	cmp	r3, #1
 800d786:	d001      	beq.n	800d78c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d788:	2301      	movs	r3, #1
 800d78a:	e04f      	b.n	800d82c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	2202      	movs	r2, #2
 800d790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	68da      	ldr	r2, [r3, #12]
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	f042 0201 	orr.w	r2, r2, #1
 800d7a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	4a23      	ldr	r2, [pc, #140]	@ (800d838 <HAL_TIM_Base_Start_IT+0xc4>)
 800d7aa:	4293      	cmp	r3, r2
 800d7ac:	d01d      	beq.n	800d7ea <HAL_TIM_Base_Start_IT+0x76>
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d7b6:	d018      	beq.n	800d7ea <HAL_TIM_Base_Start_IT+0x76>
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	4a1f      	ldr	r2, [pc, #124]	@ (800d83c <HAL_TIM_Base_Start_IT+0xc8>)
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	d013      	beq.n	800d7ea <HAL_TIM_Base_Start_IT+0x76>
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	4a1e      	ldr	r2, [pc, #120]	@ (800d840 <HAL_TIM_Base_Start_IT+0xcc>)
 800d7c8:	4293      	cmp	r3, r2
 800d7ca:	d00e      	beq.n	800d7ea <HAL_TIM_Base_Start_IT+0x76>
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	4a1c      	ldr	r2, [pc, #112]	@ (800d844 <HAL_TIM_Base_Start_IT+0xd0>)
 800d7d2:	4293      	cmp	r3, r2
 800d7d4:	d009      	beq.n	800d7ea <HAL_TIM_Base_Start_IT+0x76>
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	4a1b      	ldr	r2, [pc, #108]	@ (800d848 <HAL_TIM_Base_Start_IT+0xd4>)
 800d7dc:	4293      	cmp	r3, r2
 800d7de:	d004      	beq.n	800d7ea <HAL_TIM_Base_Start_IT+0x76>
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	4a19      	ldr	r2, [pc, #100]	@ (800d84c <HAL_TIM_Base_Start_IT+0xd8>)
 800d7e6:	4293      	cmp	r3, r2
 800d7e8:	d115      	bne.n	800d816 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	689a      	ldr	r2, [r3, #8]
 800d7f0:	4b17      	ldr	r3, [pc, #92]	@ (800d850 <HAL_TIM_Base_Start_IT+0xdc>)
 800d7f2:	4013      	ands	r3, r2
 800d7f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	2b06      	cmp	r3, #6
 800d7fa:	d015      	beq.n	800d828 <HAL_TIM_Base_Start_IT+0xb4>
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d802:	d011      	beq.n	800d828 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	681a      	ldr	r2, [r3, #0]
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	f042 0201 	orr.w	r2, r2, #1
 800d812:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d814:	e008      	b.n	800d828 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	681a      	ldr	r2, [r3, #0]
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	f042 0201 	orr.w	r2, r2, #1
 800d824:	601a      	str	r2, [r3, #0]
 800d826:	e000      	b.n	800d82a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d828:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d82a:	2300      	movs	r3, #0
}
 800d82c:	4618      	mov	r0, r3
 800d82e:	3714      	adds	r7, #20
 800d830:	46bd      	mov	sp, r7
 800d832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d836:	4770      	bx	lr
 800d838:	40012c00 	.word	0x40012c00
 800d83c:	40000400 	.word	0x40000400
 800d840:	40000800 	.word	0x40000800
 800d844:	40000c00 	.word	0x40000c00
 800d848:	40013400 	.word	0x40013400
 800d84c:	40014000 	.word	0x40014000
 800d850:	00010007 	.word	0x00010007

0800d854 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d854:	b580      	push	{r7, lr}
 800d856:	b084      	sub	sp, #16
 800d858:	af00      	add	r7, sp, #0
 800d85a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	68db      	ldr	r3, [r3, #12]
 800d862:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	691b      	ldr	r3, [r3, #16]
 800d86a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d86c:	68bb      	ldr	r3, [r7, #8]
 800d86e:	f003 0302 	and.w	r3, r3, #2
 800d872:	2b00      	cmp	r3, #0
 800d874:	d020      	beq.n	800d8b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	f003 0302 	and.w	r3, r3, #2
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d01b      	beq.n	800d8b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	f06f 0202 	mvn.w	r2, #2
 800d888:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	2201      	movs	r2, #1
 800d88e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	699b      	ldr	r3, [r3, #24]
 800d896:	f003 0303 	and.w	r3, r3, #3
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d003      	beq.n	800d8a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d89e:	6878      	ldr	r0, [r7, #4]
 800d8a0:	f000 f9ad 	bl	800dbfe <HAL_TIM_IC_CaptureCallback>
 800d8a4:	e005      	b.n	800d8b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d8a6:	6878      	ldr	r0, [r7, #4]
 800d8a8:	f000 f99f 	bl	800dbea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d8ac:	6878      	ldr	r0, [r7, #4]
 800d8ae:	f000 f9b0 	bl	800dc12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d8b8:	68bb      	ldr	r3, [r7, #8]
 800d8ba:	f003 0304 	and.w	r3, r3, #4
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d020      	beq.n	800d904 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	f003 0304 	and.w	r3, r3, #4
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d01b      	beq.n	800d904 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	f06f 0204 	mvn.w	r2, #4
 800d8d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	2202      	movs	r2, #2
 800d8da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	699b      	ldr	r3, [r3, #24]
 800d8e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d003      	beq.n	800d8f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d8ea:	6878      	ldr	r0, [r7, #4]
 800d8ec:	f000 f987 	bl	800dbfe <HAL_TIM_IC_CaptureCallback>
 800d8f0:	e005      	b.n	800d8fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d8f2:	6878      	ldr	r0, [r7, #4]
 800d8f4:	f000 f979 	bl	800dbea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d8f8:	6878      	ldr	r0, [r7, #4]
 800d8fa:	f000 f98a 	bl	800dc12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	2200      	movs	r2, #0
 800d902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d904:	68bb      	ldr	r3, [r7, #8]
 800d906:	f003 0308 	and.w	r3, r3, #8
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d020      	beq.n	800d950 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	f003 0308 	and.w	r3, r3, #8
 800d914:	2b00      	cmp	r3, #0
 800d916:	d01b      	beq.n	800d950 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	f06f 0208 	mvn.w	r2, #8
 800d920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	2204      	movs	r2, #4
 800d926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	69db      	ldr	r3, [r3, #28]
 800d92e:	f003 0303 	and.w	r3, r3, #3
 800d932:	2b00      	cmp	r3, #0
 800d934:	d003      	beq.n	800d93e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d936:	6878      	ldr	r0, [r7, #4]
 800d938:	f000 f961 	bl	800dbfe <HAL_TIM_IC_CaptureCallback>
 800d93c:	e005      	b.n	800d94a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d93e:	6878      	ldr	r0, [r7, #4]
 800d940:	f000 f953 	bl	800dbea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d944:	6878      	ldr	r0, [r7, #4]
 800d946:	f000 f964 	bl	800dc12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	2200      	movs	r2, #0
 800d94e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d950:	68bb      	ldr	r3, [r7, #8]
 800d952:	f003 0310 	and.w	r3, r3, #16
 800d956:	2b00      	cmp	r3, #0
 800d958:	d020      	beq.n	800d99c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	f003 0310 	and.w	r3, r3, #16
 800d960:	2b00      	cmp	r3, #0
 800d962:	d01b      	beq.n	800d99c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	f06f 0210 	mvn.w	r2, #16
 800d96c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2208      	movs	r2, #8
 800d972:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	69db      	ldr	r3, [r3, #28]
 800d97a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d003      	beq.n	800d98a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d982:	6878      	ldr	r0, [r7, #4]
 800d984:	f000 f93b 	bl	800dbfe <HAL_TIM_IC_CaptureCallback>
 800d988:	e005      	b.n	800d996 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d98a:	6878      	ldr	r0, [r7, #4]
 800d98c:	f000 f92d 	bl	800dbea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d990:	6878      	ldr	r0, [r7, #4]
 800d992:	f000 f93e 	bl	800dc12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	2200      	movs	r2, #0
 800d99a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d99c:	68bb      	ldr	r3, [r7, #8]
 800d99e:	f003 0301 	and.w	r3, r3, #1
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d00c      	beq.n	800d9c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	f003 0301 	and.w	r3, r3, #1
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d007      	beq.n	800d9c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	f06f 0201 	mvn.w	r2, #1
 800d9b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d9ba:	6878      	ldr	r0, [r7, #4]
 800d9bc:	f7f7 fa72 	bl	8004ea4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800d9c0:	68bb      	ldr	r3, [r7, #8]
 800d9c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d00c      	beq.n	800d9e4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d007      	beq.n	800d9e4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800d9dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d9de:	6878      	ldr	r0, [r7, #4]
 800d9e0:	f000 faf2 	bl	800dfc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d9e4:	68bb      	ldr	r3, [r7, #8]
 800d9e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d00c      	beq.n	800da08 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d007      	beq.n	800da08 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800da00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800da02:	6878      	ldr	r0, [r7, #4]
 800da04:	f000 faea 	bl	800dfdc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800da08:	68bb      	ldr	r3, [r7, #8]
 800da0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d00c      	beq.n	800da2c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d007      	beq.n	800da2c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800da24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800da26:	6878      	ldr	r0, [r7, #4]
 800da28:	f000 f8fd 	bl	800dc26 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800da2c:	68bb      	ldr	r3, [r7, #8]
 800da2e:	f003 0320 	and.w	r3, r3, #32
 800da32:	2b00      	cmp	r3, #0
 800da34:	d00c      	beq.n	800da50 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	f003 0320 	and.w	r3, r3, #32
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d007      	beq.n	800da50 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	f06f 0220 	mvn.w	r2, #32
 800da48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800da4a:	6878      	ldr	r0, [r7, #4]
 800da4c:	f000 fab2 	bl	800dfb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800da50:	bf00      	nop
 800da52:	3710      	adds	r7, #16
 800da54:	46bd      	mov	sp, r7
 800da56:	bd80      	pop	{r7, pc}

0800da58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800da58:	b580      	push	{r7, lr}
 800da5a:	b084      	sub	sp, #16
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	6078      	str	r0, [r7, #4]
 800da60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800da62:	2300      	movs	r3, #0
 800da64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800da6c:	2b01      	cmp	r3, #1
 800da6e:	d101      	bne.n	800da74 <HAL_TIM_ConfigClockSource+0x1c>
 800da70:	2302      	movs	r3, #2
 800da72:	e0b6      	b.n	800dbe2 <HAL_TIM_ConfigClockSource+0x18a>
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	2201      	movs	r2, #1
 800da78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	2202      	movs	r2, #2
 800da80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	689b      	ldr	r3, [r3, #8]
 800da8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800da8c:	68bb      	ldr	r3, [r7, #8]
 800da8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800da92:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800da96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800da98:	68bb      	ldr	r3, [r7, #8]
 800da9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800da9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	68ba      	ldr	r2, [r7, #8]
 800daa6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800daa8:	683b      	ldr	r3, [r7, #0]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dab0:	d03e      	beq.n	800db30 <HAL_TIM_ConfigClockSource+0xd8>
 800dab2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dab6:	f200 8087 	bhi.w	800dbc8 <HAL_TIM_ConfigClockSource+0x170>
 800daba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dabe:	f000 8086 	beq.w	800dbce <HAL_TIM_ConfigClockSource+0x176>
 800dac2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dac6:	d87f      	bhi.n	800dbc8 <HAL_TIM_ConfigClockSource+0x170>
 800dac8:	2b70      	cmp	r3, #112	@ 0x70
 800daca:	d01a      	beq.n	800db02 <HAL_TIM_ConfigClockSource+0xaa>
 800dacc:	2b70      	cmp	r3, #112	@ 0x70
 800dace:	d87b      	bhi.n	800dbc8 <HAL_TIM_ConfigClockSource+0x170>
 800dad0:	2b60      	cmp	r3, #96	@ 0x60
 800dad2:	d050      	beq.n	800db76 <HAL_TIM_ConfigClockSource+0x11e>
 800dad4:	2b60      	cmp	r3, #96	@ 0x60
 800dad6:	d877      	bhi.n	800dbc8 <HAL_TIM_ConfigClockSource+0x170>
 800dad8:	2b50      	cmp	r3, #80	@ 0x50
 800dada:	d03c      	beq.n	800db56 <HAL_TIM_ConfigClockSource+0xfe>
 800dadc:	2b50      	cmp	r3, #80	@ 0x50
 800dade:	d873      	bhi.n	800dbc8 <HAL_TIM_ConfigClockSource+0x170>
 800dae0:	2b40      	cmp	r3, #64	@ 0x40
 800dae2:	d058      	beq.n	800db96 <HAL_TIM_ConfigClockSource+0x13e>
 800dae4:	2b40      	cmp	r3, #64	@ 0x40
 800dae6:	d86f      	bhi.n	800dbc8 <HAL_TIM_ConfigClockSource+0x170>
 800dae8:	2b30      	cmp	r3, #48	@ 0x30
 800daea:	d064      	beq.n	800dbb6 <HAL_TIM_ConfigClockSource+0x15e>
 800daec:	2b30      	cmp	r3, #48	@ 0x30
 800daee:	d86b      	bhi.n	800dbc8 <HAL_TIM_ConfigClockSource+0x170>
 800daf0:	2b20      	cmp	r3, #32
 800daf2:	d060      	beq.n	800dbb6 <HAL_TIM_ConfigClockSource+0x15e>
 800daf4:	2b20      	cmp	r3, #32
 800daf6:	d867      	bhi.n	800dbc8 <HAL_TIM_ConfigClockSource+0x170>
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d05c      	beq.n	800dbb6 <HAL_TIM_ConfigClockSource+0x15e>
 800dafc:	2b10      	cmp	r3, #16
 800dafe:	d05a      	beq.n	800dbb6 <HAL_TIM_ConfigClockSource+0x15e>
 800db00:	e062      	b.n	800dbc8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800db06:	683b      	ldr	r3, [r7, #0]
 800db08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800db0e:	683b      	ldr	r3, [r7, #0]
 800db10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800db12:	f000 f9a7 	bl	800de64 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	689b      	ldr	r3, [r3, #8]
 800db1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800db1e:	68bb      	ldr	r3, [r7, #8]
 800db20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800db24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	68ba      	ldr	r2, [r7, #8]
 800db2c:	609a      	str	r2, [r3, #8]
      break;
 800db2e:	e04f      	b.n	800dbd0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800db3c:	683b      	ldr	r3, [r7, #0]
 800db3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800db40:	f000 f990 	bl	800de64 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	689a      	ldr	r2, [r3, #8]
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800db52:	609a      	str	r2, [r3, #8]
      break;
 800db54:	e03c      	b.n	800dbd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800db5a:	683b      	ldr	r3, [r7, #0]
 800db5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800db62:	461a      	mov	r2, r3
 800db64:	f000 f904 	bl	800dd70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	2150      	movs	r1, #80	@ 0x50
 800db6e:	4618      	mov	r0, r3
 800db70:	f000 f95d 	bl	800de2e <TIM_ITRx_SetConfig>
      break;
 800db74:	e02c      	b.n	800dbd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800db7a:	683b      	ldr	r3, [r7, #0]
 800db7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800db7e:	683b      	ldr	r3, [r7, #0]
 800db80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800db82:	461a      	mov	r2, r3
 800db84:	f000 f923 	bl	800ddce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	2160      	movs	r1, #96	@ 0x60
 800db8e:	4618      	mov	r0, r3
 800db90:	f000 f94d 	bl	800de2e <TIM_ITRx_SetConfig>
      break;
 800db94:	e01c      	b.n	800dbd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800db9a:	683b      	ldr	r3, [r7, #0]
 800db9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800db9e:	683b      	ldr	r3, [r7, #0]
 800dba0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dba2:	461a      	mov	r2, r3
 800dba4:	f000 f8e4 	bl	800dd70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	2140      	movs	r1, #64	@ 0x40
 800dbae:	4618      	mov	r0, r3
 800dbb0:	f000 f93d 	bl	800de2e <TIM_ITRx_SetConfig>
      break;
 800dbb4:	e00c      	b.n	800dbd0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681a      	ldr	r2, [r3, #0]
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	4619      	mov	r1, r3
 800dbc0:	4610      	mov	r0, r2
 800dbc2:	f000 f934 	bl	800de2e <TIM_ITRx_SetConfig>
      break;
 800dbc6:	e003      	b.n	800dbd0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800dbc8:	2301      	movs	r3, #1
 800dbca:	73fb      	strb	r3, [r7, #15]
      break;
 800dbcc:	e000      	b.n	800dbd0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800dbce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	2201      	movs	r2, #1
 800dbd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	2200      	movs	r2, #0
 800dbdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dbe0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	3710      	adds	r7, #16
 800dbe6:	46bd      	mov	sp, r7
 800dbe8:	bd80      	pop	{r7, pc}

0800dbea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800dbea:	b480      	push	{r7}
 800dbec:	b083      	sub	sp, #12
 800dbee:	af00      	add	r7, sp, #0
 800dbf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800dbf2:	bf00      	nop
 800dbf4:	370c      	adds	r7, #12
 800dbf6:	46bd      	mov	sp, r7
 800dbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfc:	4770      	bx	lr

0800dbfe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800dbfe:	b480      	push	{r7}
 800dc00:	b083      	sub	sp, #12
 800dc02:	af00      	add	r7, sp, #0
 800dc04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800dc06:	bf00      	nop
 800dc08:	370c      	adds	r7, #12
 800dc0a:	46bd      	mov	sp, r7
 800dc0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc10:	4770      	bx	lr

0800dc12 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800dc12:	b480      	push	{r7}
 800dc14:	b083      	sub	sp, #12
 800dc16:	af00      	add	r7, sp, #0
 800dc18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800dc1a:	bf00      	nop
 800dc1c:	370c      	adds	r7, #12
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc24:	4770      	bx	lr

0800dc26 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800dc26:	b480      	push	{r7}
 800dc28:	b083      	sub	sp, #12
 800dc2a:	af00      	add	r7, sp, #0
 800dc2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800dc2e:	bf00      	nop
 800dc30:	370c      	adds	r7, #12
 800dc32:	46bd      	mov	sp, r7
 800dc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc38:	4770      	bx	lr
	...

0800dc3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800dc3c:	b480      	push	{r7}
 800dc3e:	b085      	sub	sp, #20
 800dc40:	af00      	add	r7, sp, #0
 800dc42:	6078      	str	r0, [r7, #4]
 800dc44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	4a40      	ldr	r2, [pc, #256]	@ (800dd50 <TIM_Base_SetConfig+0x114>)
 800dc50:	4293      	cmp	r3, r2
 800dc52:	d013      	beq.n	800dc7c <TIM_Base_SetConfig+0x40>
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dc5a:	d00f      	beq.n	800dc7c <TIM_Base_SetConfig+0x40>
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	4a3d      	ldr	r2, [pc, #244]	@ (800dd54 <TIM_Base_SetConfig+0x118>)
 800dc60:	4293      	cmp	r3, r2
 800dc62:	d00b      	beq.n	800dc7c <TIM_Base_SetConfig+0x40>
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	4a3c      	ldr	r2, [pc, #240]	@ (800dd58 <TIM_Base_SetConfig+0x11c>)
 800dc68:	4293      	cmp	r3, r2
 800dc6a:	d007      	beq.n	800dc7c <TIM_Base_SetConfig+0x40>
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	4a3b      	ldr	r2, [pc, #236]	@ (800dd5c <TIM_Base_SetConfig+0x120>)
 800dc70:	4293      	cmp	r3, r2
 800dc72:	d003      	beq.n	800dc7c <TIM_Base_SetConfig+0x40>
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	4a3a      	ldr	r2, [pc, #232]	@ (800dd60 <TIM_Base_SetConfig+0x124>)
 800dc78:	4293      	cmp	r3, r2
 800dc7a:	d108      	bne.n	800dc8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800dc84:	683b      	ldr	r3, [r7, #0]
 800dc86:	685b      	ldr	r3, [r3, #4]
 800dc88:	68fa      	ldr	r2, [r7, #12]
 800dc8a:	4313      	orrs	r3, r2
 800dc8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	4a2f      	ldr	r2, [pc, #188]	@ (800dd50 <TIM_Base_SetConfig+0x114>)
 800dc92:	4293      	cmp	r3, r2
 800dc94:	d01f      	beq.n	800dcd6 <TIM_Base_SetConfig+0x9a>
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dc9c:	d01b      	beq.n	800dcd6 <TIM_Base_SetConfig+0x9a>
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	4a2c      	ldr	r2, [pc, #176]	@ (800dd54 <TIM_Base_SetConfig+0x118>)
 800dca2:	4293      	cmp	r3, r2
 800dca4:	d017      	beq.n	800dcd6 <TIM_Base_SetConfig+0x9a>
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	4a2b      	ldr	r2, [pc, #172]	@ (800dd58 <TIM_Base_SetConfig+0x11c>)
 800dcaa:	4293      	cmp	r3, r2
 800dcac:	d013      	beq.n	800dcd6 <TIM_Base_SetConfig+0x9a>
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	4a2a      	ldr	r2, [pc, #168]	@ (800dd5c <TIM_Base_SetConfig+0x120>)
 800dcb2:	4293      	cmp	r3, r2
 800dcb4:	d00f      	beq.n	800dcd6 <TIM_Base_SetConfig+0x9a>
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	4a29      	ldr	r2, [pc, #164]	@ (800dd60 <TIM_Base_SetConfig+0x124>)
 800dcba:	4293      	cmp	r3, r2
 800dcbc:	d00b      	beq.n	800dcd6 <TIM_Base_SetConfig+0x9a>
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	4a28      	ldr	r2, [pc, #160]	@ (800dd64 <TIM_Base_SetConfig+0x128>)
 800dcc2:	4293      	cmp	r3, r2
 800dcc4:	d007      	beq.n	800dcd6 <TIM_Base_SetConfig+0x9a>
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	4a27      	ldr	r2, [pc, #156]	@ (800dd68 <TIM_Base_SetConfig+0x12c>)
 800dcca:	4293      	cmp	r3, r2
 800dccc:	d003      	beq.n	800dcd6 <TIM_Base_SetConfig+0x9a>
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	4a26      	ldr	r2, [pc, #152]	@ (800dd6c <TIM_Base_SetConfig+0x130>)
 800dcd2:	4293      	cmp	r3, r2
 800dcd4:	d108      	bne.n	800dce8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800dcdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800dcde:	683b      	ldr	r3, [r7, #0]
 800dce0:	68db      	ldr	r3, [r3, #12]
 800dce2:	68fa      	ldr	r2, [r7, #12]
 800dce4:	4313      	orrs	r3, r2
 800dce6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800dcee:	683b      	ldr	r3, [r7, #0]
 800dcf0:	695b      	ldr	r3, [r3, #20]
 800dcf2:	4313      	orrs	r3, r2
 800dcf4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	68fa      	ldr	r2, [r7, #12]
 800dcfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800dcfc:	683b      	ldr	r3, [r7, #0]
 800dcfe:	689a      	ldr	r2, [r3, #8]
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800dd04:	683b      	ldr	r3, [r7, #0]
 800dd06:	681a      	ldr	r2, [r3, #0]
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	4a10      	ldr	r2, [pc, #64]	@ (800dd50 <TIM_Base_SetConfig+0x114>)
 800dd10:	4293      	cmp	r3, r2
 800dd12:	d00f      	beq.n	800dd34 <TIM_Base_SetConfig+0xf8>
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	4a12      	ldr	r2, [pc, #72]	@ (800dd60 <TIM_Base_SetConfig+0x124>)
 800dd18:	4293      	cmp	r3, r2
 800dd1a:	d00b      	beq.n	800dd34 <TIM_Base_SetConfig+0xf8>
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	4a11      	ldr	r2, [pc, #68]	@ (800dd64 <TIM_Base_SetConfig+0x128>)
 800dd20:	4293      	cmp	r3, r2
 800dd22:	d007      	beq.n	800dd34 <TIM_Base_SetConfig+0xf8>
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	4a10      	ldr	r2, [pc, #64]	@ (800dd68 <TIM_Base_SetConfig+0x12c>)
 800dd28:	4293      	cmp	r3, r2
 800dd2a:	d003      	beq.n	800dd34 <TIM_Base_SetConfig+0xf8>
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	4a0f      	ldr	r2, [pc, #60]	@ (800dd6c <TIM_Base_SetConfig+0x130>)
 800dd30:	4293      	cmp	r3, r2
 800dd32:	d103      	bne.n	800dd3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800dd34:	683b      	ldr	r3, [r7, #0]
 800dd36:	691a      	ldr	r2, [r3, #16]
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	2201      	movs	r2, #1
 800dd40:	615a      	str	r2, [r3, #20]
}
 800dd42:	bf00      	nop
 800dd44:	3714      	adds	r7, #20
 800dd46:	46bd      	mov	sp, r7
 800dd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd4c:	4770      	bx	lr
 800dd4e:	bf00      	nop
 800dd50:	40012c00 	.word	0x40012c00
 800dd54:	40000400 	.word	0x40000400
 800dd58:	40000800 	.word	0x40000800
 800dd5c:	40000c00 	.word	0x40000c00
 800dd60:	40013400 	.word	0x40013400
 800dd64:	40014000 	.word	0x40014000
 800dd68:	40014400 	.word	0x40014400
 800dd6c:	40014800 	.word	0x40014800

0800dd70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dd70:	b480      	push	{r7}
 800dd72:	b087      	sub	sp, #28
 800dd74:	af00      	add	r7, sp, #0
 800dd76:	60f8      	str	r0, [r7, #12]
 800dd78:	60b9      	str	r1, [r7, #8]
 800dd7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	6a1b      	ldr	r3, [r3, #32]
 800dd80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	6a1b      	ldr	r3, [r3, #32]
 800dd86:	f023 0201 	bic.w	r2, r3, #1
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	699b      	ldr	r3, [r3, #24]
 800dd92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dd94:	693b      	ldr	r3, [r7, #16]
 800dd96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dd9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	011b      	lsls	r3, r3, #4
 800dda0:	693a      	ldr	r2, [r7, #16]
 800dda2:	4313      	orrs	r3, r2
 800dda4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dda6:	697b      	ldr	r3, [r7, #20]
 800dda8:	f023 030a 	bic.w	r3, r3, #10
 800ddac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ddae:	697a      	ldr	r2, [r7, #20]
 800ddb0:	68bb      	ldr	r3, [r7, #8]
 800ddb2:	4313      	orrs	r3, r2
 800ddb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	693a      	ldr	r2, [r7, #16]
 800ddba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	697a      	ldr	r2, [r7, #20]
 800ddc0:	621a      	str	r2, [r3, #32]
}
 800ddc2:	bf00      	nop
 800ddc4:	371c      	adds	r7, #28
 800ddc6:	46bd      	mov	sp, r7
 800ddc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddcc:	4770      	bx	lr

0800ddce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ddce:	b480      	push	{r7}
 800ddd0:	b087      	sub	sp, #28
 800ddd2:	af00      	add	r7, sp, #0
 800ddd4:	60f8      	str	r0, [r7, #12]
 800ddd6:	60b9      	str	r1, [r7, #8]
 800ddd8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	6a1b      	ldr	r3, [r3, #32]
 800ddde:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	6a1b      	ldr	r3, [r3, #32]
 800dde4:	f023 0210 	bic.w	r2, r3, #16
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	699b      	ldr	r3, [r3, #24]
 800ddf0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ddf2:	693b      	ldr	r3, [r7, #16]
 800ddf4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ddf8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	031b      	lsls	r3, r3, #12
 800ddfe:	693a      	ldr	r2, [r7, #16]
 800de00:	4313      	orrs	r3, r2
 800de02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800de04:	697b      	ldr	r3, [r7, #20]
 800de06:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800de0a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800de0c:	68bb      	ldr	r3, [r7, #8]
 800de0e:	011b      	lsls	r3, r3, #4
 800de10:	697a      	ldr	r2, [r7, #20]
 800de12:	4313      	orrs	r3, r2
 800de14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	693a      	ldr	r2, [r7, #16]
 800de1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	697a      	ldr	r2, [r7, #20]
 800de20:	621a      	str	r2, [r3, #32]
}
 800de22:	bf00      	nop
 800de24:	371c      	adds	r7, #28
 800de26:	46bd      	mov	sp, r7
 800de28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de2c:	4770      	bx	lr

0800de2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800de2e:	b480      	push	{r7}
 800de30:	b085      	sub	sp, #20
 800de32:	af00      	add	r7, sp, #0
 800de34:	6078      	str	r0, [r7, #4]
 800de36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	689b      	ldr	r3, [r3, #8]
 800de3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800de46:	683a      	ldr	r2, [r7, #0]
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	4313      	orrs	r3, r2
 800de4c:	f043 0307 	orr.w	r3, r3, #7
 800de50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	68fa      	ldr	r2, [r7, #12]
 800de56:	609a      	str	r2, [r3, #8]
}
 800de58:	bf00      	nop
 800de5a:	3714      	adds	r7, #20
 800de5c:	46bd      	mov	sp, r7
 800de5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de62:	4770      	bx	lr

0800de64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800de64:	b480      	push	{r7}
 800de66:	b087      	sub	sp, #28
 800de68:	af00      	add	r7, sp, #0
 800de6a:	60f8      	str	r0, [r7, #12]
 800de6c:	60b9      	str	r1, [r7, #8]
 800de6e:	607a      	str	r2, [r7, #4]
 800de70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	689b      	ldr	r3, [r3, #8]
 800de76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800de78:	697b      	ldr	r3, [r7, #20]
 800de7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800de7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	021a      	lsls	r2, r3, #8
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	431a      	orrs	r2, r3
 800de88:	68bb      	ldr	r3, [r7, #8]
 800de8a:	4313      	orrs	r3, r2
 800de8c:	697a      	ldr	r2, [r7, #20]
 800de8e:	4313      	orrs	r3, r2
 800de90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	697a      	ldr	r2, [r7, #20]
 800de96:	609a      	str	r2, [r3, #8]
}
 800de98:	bf00      	nop
 800de9a:	371c      	adds	r7, #28
 800de9c:	46bd      	mov	sp, r7
 800de9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dea2:	4770      	bx	lr

0800dea4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dea4:	b480      	push	{r7}
 800dea6:	b085      	sub	sp, #20
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	6078      	str	r0, [r7, #4]
 800deac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800deb4:	2b01      	cmp	r3, #1
 800deb6:	d101      	bne.n	800debc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800deb8:	2302      	movs	r3, #2
 800deba:	e068      	b.n	800df8e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	2201      	movs	r2, #1
 800dec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	2202      	movs	r2, #2
 800dec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	685b      	ldr	r3, [r3, #4]
 800ded2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	689b      	ldr	r3, [r3, #8]
 800deda:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	4a2e      	ldr	r2, [pc, #184]	@ (800df9c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800dee2:	4293      	cmp	r3, r2
 800dee4:	d004      	beq.n	800def0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	4a2d      	ldr	r2, [pc, #180]	@ (800dfa0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800deec:	4293      	cmp	r3, r2
 800deee:	d108      	bne.n	800df02 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800def6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800def8:	683b      	ldr	r3, [r7, #0]
 800defa:	685b      	ldr	r3, [r3, #4]
 800defc:	68fa      	ldr	r2, [r7, #12]
 800defe:	4313      	orrs	r3, r2
 800df00:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df08:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800df0a:	683b      	ldr	r3, [r7, #0]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	68fa      	ldr	r2, [r7, #12]
 800df10:	4313      	orrs	r3, r2
 800df12:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	68fa      	ldr	r2, [r7, #12]
 800df1a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	4a1e      	ldr	r2, [pc, #120]	@ (800df9c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800df22:	4293      	cmp	r3, r2
 800df24:	d01d      	beq.n	800df62 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df2e:	d018      	beq.n	800df62 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	4a1b      	ldr	r2, [pc, #108]	@ (800dfa4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800df36:	4293      	cmp	r3, r2
 800df38:	d013      	beq.n	800df62 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	4a1a      	ldr	r2, [pc, #104]	@ (800dfa8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800df40:	4293      	cmp	r3, r2
 800df42:	d00e      	beq.n	800df62 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	4a18      	ldr	r2, [pc, #96]	@ (800dfac <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800df4a:	4293      	cmp	r3, r2
 800df4c:	d009      	beq.n	800df62 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	4a13      	ldr	r2, [pc, #76]	@ (800dfa0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800df54:	4293      	cmp	r3, r2
 800df56:	d004      	beq.n	800df62 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	4a14      	ldr	r2, [pc, #80]	@ (800dfb0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800df5e:	4293      	cmp	r3, r2
 800df60:	d10c      	bne.n	800df7c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800df62:	68bb      	ldr	r3, [r7, #8]
 800df64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800df68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	689b      	ldr	r3, [r3, #8]
 800df6e:	68ba      	ldr	r2, [r7, #8]
 800df70:	4313      	orrs	r3, r2
 800df72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	68ba      	ldr	r2, [r7, #8]
 800df7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	2201      	movs	r2, #1
 800df80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	2200      	movs	r2, #0
 800df88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800df8c:	2300      	movs	r3, #0
}
 800df8e:	4618      	mov	r0, r3
 800df90:	3714      	adds	r7, #20
 800df92:	46bd      	mov	sp, r7
 800df94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df98:	4770      	bx	lr
 800df9a:	bf00      	nop
 800df9c:	40012c00 	.word	0x40012c00
 800dfa0:	40013400 	.word	0x40013400
 800dfa4:	40000400 	.word	0x40000400
 800dfa8:	40000800 	.word	0x40000800
 800dfac:	40000c00 	.word	0x40000c00
 800dfb0:	40014000 	.word	0x40014000

0800dfb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800dfb4:	b480      	push	{r7}
 800dfb6:	b083      	sub	sp, #12
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800dfbc:	bf00      	nop
 800dfbe:	370c      	adds	r7, #12
 800dfc0:	46bd      	mov	sp, r7
 800dfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc6:	4770      	bx	lr

0800dfc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800dfc8:	b480      	push	{r7}
 800dfca:	b083      	sub	sp, #12
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800dfd0:	bf00      	nop
 800dfd2:	370c      	adds	r7, #12
 800dfd4:	46bd      	mov	sp, r7
 800dfd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfda:	4770      	bx	lr

0800dfdc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800dfdc:	b480      	push	{r7}
 800dfde:	b083      	sub	sp, #12
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800dfe4:	bf00      	nop
 800dfe6:	370c      	adds	r7, #12
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfee:	4770      	bx	lr

0800dff0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800dff0:	b084      	sub	sp, #16
 800dff2:	b580      	push	{r7, lr}
 800dff4:	b084      	sub	sp, #16
 800dff6:	af00      	add	r7, sp, #0
 800dff8:	6078      	str	r0, [r7, #4]
 800dffa:	f107 001c 	add.w	r0, r7, #28
 800dffe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	68db      	ldr	r3, [r3, #12]
 800e006:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800e00e:	6878      	ldr	r0, [r7, #4]
 800e010:	f001 fa1c 	bl	800f44c <USB_CoreReset>
 800e014:	4603      	mov	r3, r0
 800e016:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800e018:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d106      	bne.n	800e02c <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e022:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	639a      	str	r2, [r3, #56]	@ 0x38
 800e02a:	e005      	b.n	800e038 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e030:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800e038:	7bfb      	ldrb	r3, [r7, #15]
}
 800e03a:	4618      	mov	r0, r3
 800e03c:	3710      	adds	r7, #16
 800e03e:	46bd      	mov	sp, r7
 800e040:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e044:	b004      	add	sp, #16
 800e046:	4770      	bx	lr

0800e048 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800e048:	b480      	push	{r7}
 800e04a:	b087      	sub	sp, #28
 800e04c:	af00      	add	r7, sp, #0
 800e04e:	60f8      	str	r0, [r7, #12]
 800e050:	60b9      	str	r1, [r7, #8]
 800e052:	4613      	mov	r3, r2
 800e054:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800e056:	79fb      	ldrb	r3, [r7, #7]
 800e058:	2b02      	cmp	r3, #2
 800e05a:	d165      	bne.n	800e128 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800e05c:	68bb      	ldr	r3, [r7, #8]
 800e05e:	4a3e      	ldr	r2, [pc, #248]	@ (800e158 <USB_SetTurnaroundTime+0x110>)
 800e060:	4293      	cmp	r3, r2
 800e062:	d906      	bls.n	800e072 <USB_SetTurnaroundTime+0x2a>
 800e064:	68bb      	ldr	r3, [r7, #8]
 800e066:	4a3d      	ldr	r2, [pc, #244]	@ (800e15c <USB_SetTurnaroundTime+0x114>)
 800e068:	4293      	cmp	r3, r2
 800e06a:	d202      	bcs.n	800e072 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800e06c:	230f      	movs	r3, #15
 800e06e:	617b      	str	r3, [r7, #20]
 800e070:	e05c      	b.n	800e12c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800e072:	68bb      	ldr	r3, [r7, #8]
 800e074:	4a39      	ldr	r2, [pc, #228]	@ (800e15c <USB_SetTurnaroundTime+0x114>)
 800e076:	4293      	cmp	r3, r2
 800e078:	d306      	bcc.n	800e088 <USB_SetTurnaroundTime+0x40>
 800e07a:	68bb      	ldr	r3, [r7, #8]
 800e07c:	4a38      	ldr	r2, [pc, #224]	@ (800e160 <USB_SetTurnaroundTime+0x118>)
 800e07e:	4293      	cmp	r3, r2
 800e080:	d202      	bcs.n	800e088 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800e082:	230e      	movs	r3, #14
 800e084:	617b      	str	r3, [r7, #20]
 800e086:	e051      	b.n	800e12c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800e088:	68bb      	ldr	r3, [r7, #8]
 800e08a:	4a35      	ldr	r2, [pc, #212]	@ (800e160 <USB_SetTurnaroundTime+0x118>)
 800e08c:	4293      	cmp	r3, r2
 800e08e:	d306      	bcc.n	800e09e <USB_SetTurnaroundTime+0x56>
 800e090:	68bb      	ldr	r3, [r7, #8]
 800e092:	4a34      	ldr	r2, [pc, #208]	@ (800e164 <USB_SetTurnaroundTime+0x11c>)
 800e094:	4293      	cmp	r3, r2
 800e096:	d202      	bcs.n	800e09e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800e098:	230d      	movs	r3, #13
 800e09a:	617b      	str	r3, [r7, #20]
 800e09c:	e046      	b.n	800e12c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800e09e:	68bb      	ldr	r3, [r7, #8]
 800e0a0:	4a30      	ldr	r2, [pc, #192]	@ (800e164 <USB_SetTurnaroundTime+0x11c>)
 800e0a2:	4293      	cmp	r3, r2
 800e0a4:	d306      	bcc.n	800e0b4 <USB_SetTurnaroundTime+0x6c>
 800e0a6:	68bb      	ldr	r3, [r7, #8]
 800e0a8:	4a2f      	ldr	r2, [pc, #188]	@ (800e168 <USB_SetTurnaroundTime+0x120>)
 800e0aa:	4293      	cmp	r3, r2
 800e0ac:	d802      	bhi.n	800e0b4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800e0ae:	230c      	movs	r3, #12
 800e0b0:	617b      	str	r3, [r7, #20]
 800e0b2:	e03b      	b.n	800e12c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800e0b4:	68bb      	ldr	r3, [r7, #8]
 800e0b6:	4a2c      	ldr	r2, [pc, #176]	@ (800e168 <USB_SetTurnaroundTime+0x120>)
 800e0b8:	4293      	cmp	r3, r2
 800e0ba:	d906      	bls.n	800e0ca <USB_SetTurnaroundTime+0x82>
 800e0bc:	68bb      	ldr	r3, [r7, #8]
 800e0be:	4a2b      	ldr	r2, [pc, #172]	@ (800e16c <USB_SetTurnaroundTime+0x124>)
 800e0c0:	4293      	cmp	r3, r2
 800e0c2:	d802      	bhi.n	800e0ca <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800e0c4:	230b      	movs	r3, #11
 800e0c6:	617b      	str	r3, [r7, #20]
 800e0c8:	e030      	b.n	800e12c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800e0ca:	68bb      	ldr	r3, [r7, #8]
 800e0cc:	4a27      	ldr	r2, [pc, #156]	@ (800e16c <USB_SetTurnaroundTime+0x124>)
 800e0ce:	4293      	cmp	r3, r2
 800e0d0:	d906      	bls.n	800e0e0 <USB_SetTurnaroundTime+0x98>
 800e0d2:	68bb      	ldr	r3, [r7, #8]
 800e0d4:	4a26      	ldr	r2, [pc, #152]	@ (800e170 <USB_SetTurnaroundTime+0x128>)
 800e0d6:	4293      	cmp	r3, r2
 800e0d8:	d802      	bhi.n	800e0e0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800e0da:	230a      	movs	r3, #10
 800e0dc:	617b      	str	r3, [r7, #20]
 800e0de:	e025      	b.n	800e12c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800e0e0:	68bb      	ldr	r3, [r7, #8]
 800e0e2:	4a23      	ldr	r2, [pc, #140]	@ (800e170 <USB_SetTurnaroundTime+0x128>)
 800e0e4:	4293      	cmp	r3, r2
 800e0e6:	d906      	bls.n	800e0f6 <USB_SetTurnaroundTime+0xae>
 800e0e8:	68bb      	ldr	r3, [r7, #8]
 800e0ea:	4a22      	ldr	r2, [pc, #136]	@ (800e174 <USB_SetTurnaroundTime+0x12c>)
 800e0ec:	4293      	cmp	r3, r2
 800e0ee:	d202      	bcs.n	800e0f6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800e0f0:	2309      	movs	r3, #9
 800e0f2:	617b      	str	r3, [r7, #20]
 800e0f4:	e01a      	b.n	800e12c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800e0f6:	68bb      	ldr	r3, [r7, #8]
 800e0f8:	4a1e      	ldr	r2, [pc, #120]	@ (800e174 <USB_SetTurnaroundTime+0x12c>)
 800e0fa:	4293      	cmp	r3, r2
 800e0fc:	d306      	bcc.n	800e10c <USB_SetTurnaroundTime+0xc4>
 800e0fe:	68bb      	ldr	r3, [r7, #8]
 800e100:	4a1d      	ldr	r2, [pc, #116]	@ (800e178 <USB_SetTurnaroundTime+0x130>)
 800e102:	4293      	cmp	r3, r2
 800e104:	d802      	bhi.n	800e10c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800e106:	2308      	movs	r3, #8
 800e108:	617b      	str	r3, [r7, #20]
 800e10a:	e00f      	b.n	800e12c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800e10c:	68bb      	ldr	r3, [r7, #8]
 800e10e:	4a1a      	ldr	r2, [pc, #104]	@ (800e178 <USB_SetTurnaroundTime+0x130>)
 800e110:	4293      	cmp	r3, r2
 800e112:	d906      	bls.n	800e122 <USB_SetTurnaroundTime+0xda>
 800e114:	68bb      	ldr	r3, [r7, #8]
 800e116:	4a19      	ldr	r2, [pc, #100]	@ (800e17c <USB_SetTurnaroundTime+0x134>)
 800e118:	4293      	cmp	r3, r2
 800e11a:	d202      	bcs.n	800e122 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800e11c:	2307      	movs	r3, #7
 800e11e:	617b      	str	r3, [r7, #20]
 800e120:	e004      	b.n	800e12c <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800e122:	2306      	movs	r3, #6
 800e124:	617b      	str	r3, [r7, #20]
 800e126:	e001      	b.n	800e12c <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800e128:	2309      	movs	r3, #9
 800e12a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	68db      	ldr	r3, [r3, #12]
 800e130:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	68da      	ldr	r2, [r3, #12]
 800e13c:	697b      	ldr	r3, [r7, #20]
 800e13e:	029b      	lsls	r3, r3, #10
 800e140:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800e144:	431a      	orrs	r2, r3
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800e14a:	2300      	movs	r3, #0
}
 800e14c:	4618      	mov	r0, r3
 800e14e:	371c      	adds	r7, #28
 800e150:	46bd      	mov	sp, r7
 800e152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e156:	4770      	bx	lr
 800e158:	00d8acbf 	.word	0x00d8acbf
 800e15c:	00e4e1c0 	.word	0x00e4e1c0
 800e160:	00f42400 	.word	0x00f42400
 800e164:	01067380 	.word	0x01067380
 800e168:	011a499f 	.word	0x011a499f
 800e16c:	01312cff 	.word	0x01312cff
 800e170:	014ca43f 	.word	0x014ca43f
 800e174:	016e3600 	.word	0x016e3600
 800e178:	01a6ab1f 	.word	0x01a6ab1f
 800e17c:	01e84800 	.word	0x01e84800

0800e180 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e180:	b480      	push	{r7}
 800e182:	b083      	sub	sp, #12
 800e184:	af00      	add	r7, sp, #0
 800e186:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	689b      	ldr	r3, [r3, #8]
 800e18c:	f043 0201 	orr.w	r2, r3, #1
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e194:	2300      	movs	r3, #0
}
 800e196:	4618      	mov	r0, r3
 800e198:	370c      	adds	r7, #12
 800e19a:	46bd      	mov	sp, r7
 800e19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a0:	4770      	bx	lr

0800e1a2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e1a2:	b480      	push	{r7}
 800e1a4:	b083      	sub	sp, #12
 800e1a6:	af00      	add	r7, sp, #0
 800e1a8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	689b      	ldr	r3, [r3, #8]
 800e1ae:	f023 0201 	bic.w	r2, r3, #1
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e1b6:	2300      	movs	r3, #0
}
 800e1b8:	4618      	mov	r0, r3
 800e1ba:	370c      	adds	r7, #12
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c2:	4770      	bx	lr

0800e1c4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	b084      	sub	sp, #16
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	6078      	str	r0, [r7, #4]
 800e1cc:	460b      	mov	r3, r1
 800e1ce:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800e1d0:	2300      	movs	r3, #0
 800e1d2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	68db      	ldr	r3, [r3, #12]
 800e1d8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e1e0:	78fb      	ldrb	r3, [r7, #3]
 800e1e2:	2b01      	cmp	r3, #1
 800e1e4:	d115      	bne.n	800e212 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	68db      	ldr	r3, [r3, #12]
 800e1ea:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800e1f2:	2001      	movs	r0, #1
 800e1f4:	f7f8 f9c4 	bl	8006580 <HAL_Delay>
      ms++;
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	3301      	adds	r3, #1
 800e1fc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800e1fe:	6878      	ldr	r0, [r7, #4]
 800e200:	f001 f8ab 	bl	800f35a <USB_GetMode>
 800e204:	4603      	mov	r3, r0
 800e206:	2b01      	cmp	r3, #1
 800e208:	d01e      	beq.n	800e248 <USB_SetCurrentMode+0x84>
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	2b31      	cmp	r3, #49	@ 0x31
 800e20e:	d9f0      	bls.n	800e1f2 <USB_SetCurrentMode+0x2e>
 800e210:	e01a      	b.n	800e248 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800e212:	78fb      	ldrb	r3, [r7, #3]
 800e214:	2b00      	cmp	r3, #0
 800e216:	d115      	bne.n	800e244 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	68db      	ldr	r3, [r3, #12]
 800e21c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800e224:	2001      	movs	r0, #1
 800e226:	f7f8 f9ab 	bl	8006580 <HAL_Delay>
      ms++;
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	3301      	adds	r3, #1
 800e22e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800e230:	6878      	ldr	r0, [r7, #4]
 800e232:	f001 f892 	bl	800f35a <USB_GetMode>
 800e236:	4603      	mov	r3, r0
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d005      	beq.n	800e248 <USB_SetCurrentMode+0x84>
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	2b31      	cmp	r3, #49	@ 0x31
 800e240:	d9f0      	bls.n	800e224 <USB_SetCurrentMode+0x60>
 800e242:	e001      	b.n	800e248 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800e244:	2301      	movs	r3, #1
 800e246:	e005      	b.n	800e254 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	2b32      	cmp	r3, #50	@ 0x32
 800e24c:	d101      	bne.n	800e252 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800e24e:	2301      	movs	r3, #1
 800e250:	e000      	b.n	800e254 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800e252:	2300      	movs	r3, #0
}
 800e254:	4618      	mov	r0, r3
 800e256:	3710      	adds	r7, #16
 800e258:	46bd      	mov	sp, r7
 800e25a:	bd80      	pop	{r7, pc}

0800e25c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e25c:	b084      	sub	sp, #16
 800e25e:	b580      	push	{r7, lr}
 800e260:	b086      	sub	sp, #24
 800e262:	af00      	add	r7, sp, #0
 800e264:	6078      	str	r0, [r7, #4]
 800e266:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800e26a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800e26e:	2300      	movs	r3, #0
 800e270:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800e276:	2300      	movs	r3, #0
 800e278:	613b      	str	r3, [r7, #16]
 800e27a:	e009      	b.n	800e290 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800e27c:	687a      	ldr	r2, [r7, #4]
 800e27e:	693b      	ldr	r3, [r7, #16]
 800e280:	3340      	adds	r3, #64	@ 0x40
 800e282:	009b      	lsls	r3, r3, #2
 800e284:	4413      	add	r3, r2
 800e286:	2200      	movs	r2, #0
 800e288:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800e28a:	693b      	ldr	r3, [r7, #16]
 800e28c:	3301      	adds	r3, #1
 800e28e:	613b      	str	r3, [r7, #16]
 800e290:	693b      	ldr	r3, [r7, #16]
 800e292:	2b0e      	cmp	r3, #14
 800e294:	d9f2      	bls.n	800e27c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800e296:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d11c      	bne.n	800e2d6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e2a2:	685b      	ldr	r3, [r3, #4]
 800e2a4:	68fa      	ldr	r2, [r7, #12]
 800e2a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e2aa:	f043 0302 	orr.w	r3, r3, #2
 800e2ae:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2b4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	601a      	str	r2, [r3, #0]
 800e2d4:	e005      	b.n	800e2e2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2da:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e2e8:	461a      	mov	r2, r3
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800e2ee:	2103      	movs	r1, #3
 800e2f0:	6878      	ldr	r0, [r7, #4]
 800e2f2:	f000 f959 	bl	800e5a8 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800e2f6:	2110      	movs	r1, #16
 800e2f8:	6878      	ldr	r0, [r7, #4]
 800e2fa:	f000 f8f1 	bl	800e4e0 <USB_FlushTxFifo>
 800e2fe:	4603      	mov	r3, r0
 800e300:	2b00      	cmp	r3, #0
 800e302:	d001      	beq.n	800e308 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 800e304:	2301      	movs	r3, #1
 800e306:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800e308:	6878      	ldr	r0, [r7, #4]
 800e30a:	f000 f91d 	bl	800e548 <USB_FlushRxFifo>
 800e30e:	4603      	mov	r3, r0
 800e310:	2b00      	cmp	r3, #0
 800e312:	d001      	beq.n	800e318 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 800e314:	2301      	movs	r3, #1
 800e316:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e31e:	461a      	mov	r2, r3
 800e320:	2300      	movs	r3, #0
 800e322:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e32a:	461a      	mov	r2, r3
 800e32c:	2300      	movs	r3, #0
 800e32e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e336:	461a      	mov	r2, r3
 800e338:	2300      	movs	r3, #0
 800e33a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e33c:	2300      	movs	r3, #0
 800e33e:	613b      	str	r3, [r7, #16]
 800e340:	e043      	b.n	800e3ca <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e342:	693b      	ldr	r3, [r7, #16]
 800e344:	015a      	lsls	r2, r3, #5
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	4413      	add	r3, r2
 800e34a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e354:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e358:	d118      	bne.n	800e38c <USB_DevInit+0x130>
    {
      if (i == 0U)
 800e35a:	693b      	ldr	r3, [r7, #16]
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d10a      	bne.n	800e376 <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e360:	693b      	ldr	r3, [r7, #16]
 800e362:	015a      	lsls	r2, r3, #5
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	4413      	add	r3, r2
 800e368:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e36c:	461a      	mov	r2, r3
 800e36e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e372:	6013      	str	r3, [r2, #0]
 800e374:	e013      	b.n	800e39e <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e376:	693b      	ldr	r3, [r7, #16]
 800e378:	015a      	lsls	r2, r3, #5
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	4413      	add	r3, r2
 800e37e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e382:	461a      	mov	r2, r3
 800e384:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800e388:	6013      	str	r3, [r2, #0]
 800e38a:	e008      	b.n	800e39e <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800e38c:	693b      	ldr	r3, [r7, #16]
 800e38e:	015a      	lsls	r2, r3, #5
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	4413      	add	r3, r2
 800e394:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e398:	461a      	mov	r2, r3
 800e39a:	2300      	movs	r3, #0
 800e39c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800e39e:	693b      	ldr	r3, [r7, #16]
 800e3a0:	015a      	lsls	r2, r3, #5
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	4413      	add	r3, r2
 800e3a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e3aa:	461a      	mov	r2, r3
 800e3ac:	2300      	movs	r3, #0
 800e3ae:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e3b0:	693b      	ldr	r3, [r7, #16]
 800e3b2:	015a      	lsls	r2, r3, #5
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	4413      	add	r3, r2
 800e3b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e3bc:	461a      	mov	r2, r3
 800e3be:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800e3c2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e3c4:	693b      	ldr	r3, [r7, #16]
 800e3c6:	3301      	adds	r3, #1
 800e3c8:	613b      	str	r3, [r7, #16]
 800e3ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3cc:	693a      	ldr	r2, [r7, #16]
 800e3ce:	429a      	cmp	r2, r3
 800e3d0:	d3b7      	bcc.n	800e342 <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	613b      	str	r3, [r7, #16]
 800e3d6:	e043      	b.n	800e460 <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e3d8:	693b      	ldr	r3, [r7, #16]
 800e3da:	015a      	lsls	r2, r3, #5
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	4413      	add	r3, r2
 800e3e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e3ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e3ee:	d118      	bne.n	800e422 <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 800e3f0:	693b      	ldr	r3, [r7, #16]
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d10a      	bne.n	800e40c <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e3f6:	693b      	ldr	r3, [r7, #16]
 800e3f8:	015a      	lsls	r2, r3, #5
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	4413      	add	r3, r2
 800e3fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e402:	461a      	mov	r2, r3
 800e404:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e408:	6013      	str	r3, [r2, #0]
 800e40a:	e013      	b.n	800e434 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e40c:	693b      	ldr	r3, [r7, #16]
 800e40e:	015a      	lsls	r2, r3, #5
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	4413      	add	r3, r2
 800e414:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e418:	461a      	mov	r2, r3
 800e41a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800e41e:	6013      	str	r3, [r2, #0]
 800e420:	e008      	b.n	800e434 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e422:	693b      	ldr	r3, [r7, #16]
 800e424:	015a      	lsls	r2, r3, #5
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	4413      	add	r3, r2
 800e42a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e42e:	461a      	mov	r2, r3
 800e430:	2300      	movs	r3, #0
 800e432:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e434:	693b      	ldr	r3, [r7, #16]
 800e436:	015a      	lsls	r2, r3, #5
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	4413      	add	r3, r2
 800e43c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e440:	461a      	mov	r2, r3
 800e442:	2300      	movs	r3, #0
 800e444:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e446:	693b      	ldr	r3, [r7, #16]
 800e448:	015a      	lsls	r2, r3, #5
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	4413      	add	r3, r2
 800e44e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e452:	461a      	mov	r2, r3
 800e454:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800e458:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e45a:	693b      	ldr	r3, [r7, #16]
 800e45c:	3301      	adds	r3, #1
 800e45e:	613b      	str	r3, [r7, #16]
 800e460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e462:	693a      	ldr	r2, [r7, #16]
 800e464:	429a      	cmp	r2, r3
 800e466:	d3b7      	bcc.n	800e3d8 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e46e:	691b      	ldr	r3, [r3, #16]
 800e470:	68fa      	ldr	r2, [r7, #12]
 800e472:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e476:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e47a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	2200      	movs	r2, #0
 800e480:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800e488:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	699b      	ldr	r3, [r3, #24]
 800e48e:	f043 0210 	orr.w	r2, r3, #16
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	699a      	ldr	r2, [r3, #24]
 800e49a:	4b10      	ldr	r3, [pc, #64]	@ (800e4dc <USB_DevInit+0x280>)
 800e49c:	4313      	orrs	r3, r2
 800e49e:	687a      	ldr	r2, [r7, #4]
 800e4a0:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800e4a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d005      	beq.n	800e4b4 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	699b      	ldr	r3, [r3, #24]
 800e4ac:	f043 0208 	orr.w	r2, r3, #8
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800e4b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e4b6:	2b01      	cmp	r3, #1
 800e4b8:	d107      	bne.n	800e4ca <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	699b      	ldr	r3, [r3, #24]
 800e4be:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e4c2:	f043 0304 	orr.w	r3, r3, #4
 800e4c6:	687a      	ldr	r2, [r7, #4]
 800e4c8:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800e4ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	3718      	adds	r7, #24
 800e4d0:	46bd      	mov	sp, r7
 800e4d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e4d6:	b004      	add	sp, #16
 800e4d8:	4770      	bx	lr
 800e4da:	bf00      	nop
 800e4dc:	803c3800 	.word	0x803c3800

0800e4e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800e4e0:	b480      	push	{r7}
 800e4e2:	b085      	sub	sp, #20
 800e4e4:	af00      	add	r7, sp, #0
 800e4e6:	6078      	str	r0, [r7, #4]
 800e4e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	3301      	adds	r3, #1
 800e4f2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	4a13      	ldr	r2, [pc, #76]	@ (800e544 <USB_FlushTxFifo+0x64>)
 800e4f8:	4293      	cmp	r3, r2
 800e4fa:	d901      	bls.n	800e500 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800e4fc:	2303      	movs	r3, #3
 800e4fe:	e01b      	b.n	800e538 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	691b      	ldr	r3, [r3, #16]
 800e504:	2b00      	cmp	r3, #0
 800e506:	daf2      	bge.n	800e4ee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800e508:	2300      	movs	r3, #0
 800e50a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e50c:	683b      	ldr	r3, [r7, #0]
 800e50e:	019b      	lsls	r3, r3, #6
 800e510:	f043 0220 	orr.w	r2, r3, #32
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	3301      	adds	r3, #1
 800e51c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	4a08      	ldr	r2, [pc, #32]	@ (800e544 <USB_FlushTxFifo+0x64>)
 800e522:	4293      	cmp	r3, r2
 800e524:	d901      	bls.n	800e52a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800e526:	2303      	movs	r3, #3
 800e528:	e006      	b.n	800e538 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	691b      	ldr	r3, [r3, #16]
 800e52e:	f003 0320 	and.w	r3, r3, #32
 800e532:	2b20      	cmp	r3, #32
 800e534:	d0f0      	beq.n	800e518 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800e536:	2300      	movs	r3, #0
}
 800e538:	4618      	mov	r0, r3
 800e53a:	3714      	adds	r7, #20
 800e53c:	46bd      	mov	sp, r7
 800e53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e542:	4770      	bx	lr
 800e544:	00030d40 	.word	0x00030d40

0800e548 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800e548:	b480      	push	{r7}
 800e54a:	b085      	sub	sp, #20
 800e54c:	af00      	add	r7, sp, #0
 800e54e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e550:	2300      	movs	r3, #0
 800e552:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	3301      	adds	r3, #1
 800e558:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	4a11      	ldr	r2, [pc, #68]	@ (800e5a4 <USB_FlushRxFifo+0x5c>)
 800e55e:	4293      	cmp	r3, r2
 800e560:	d901      	bls.n	800e566 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800e562:	2303      	movs	r3, #3
 800e564:	e018      	b.n	800e598 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	691b      	ldr	r3, [r3, #16]
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	daf2      	bge.n	800e554 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800e56e:	2300      	movs	r3, #0
 800e570:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	2210      	movs	r2, #16
 800e576:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	3301      	adds	r3, #1
 800e57c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	4a08      	ldr	r2, [pc, #32]	@ (800e5a4 <USB_FlushRxFifo+0x5c>)
 800e582:	4293      	cmp	r3, r2
 800e584:	d901      	bls.n	800e58a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800e586:	2303      	movs	r3, #3
 800e588:	e006      	b.n	800e598 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	691b      	ldr	r3, [r3, #16]
 800e58e:	f003 0310 	and.w	r3, r3, #16
 800e592:	2b10      	cmp	r3, #16
 800e594:	d0f0      	beq.n	800e578 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800e596:	2300      	movs	r3, #0
}
 800e598:	4618      	mov	r0, r3
 800e59a:	3714      	adds	r7, #20
 800e59c:	46bd      	mov	sp, r7
 800e59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a2:	4770      	bx	lr
 800e5a4:	00030d40 	.word	0x00030d40

0800e5a8 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800e5a8:	b480      	push	{r7}
 800e5aa:	b085      	sub	sp, #20
 800e5ac:	af00      	add	r7, sp, #0
 800e5ae:	6078      	str	r0, [r7, #4]
 800e5b0:	460b      	mov	r3, r1
 800e5b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e5be:	681a      	ldr	r2, [r3, #0]
 800e5c0:	78fb      	ldrb	r3, [r7, #3]
 800e5c2:	68f9      	ldr	r1, [r7, #12]
 800e5c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e5c8:	4313      	orrs	r3, r2
 800e5ca:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800e5cc:	2300      	movs	r3, #0
}
 800e5ce:	4618      	mov	r0, r3
 800e5d0:	3714      	adds	r7, #20
 800e5d2:	46bd      	mov	sp, r7
 800e5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5d8:	4770      	bx	lr

0800e5da <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800e5da:	b480      	push	{r7}
 800e5dc:	b087      	sub	sp, #28
 800e5de:	af00      	add	r7, sp, #0
 800e5e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800e5e6:	693b      	ldr	r3, [r7, #16]
 800e5e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e5ec:	689b      	ldr	r3, [r3, #8]
 800e5ee:	f003 0306 	and.w	r3, r3, #6
 800e5f2:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	2b02      	cmp	r3, #2
 800e5f8:	d002      	beq.n	800e600 <USB_GetDevSpeed+0x26>
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	2b06      	cmp	r3, #6
 800e5fe:	d102      	bne.n	800e606 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800e600:	2302      	movs	r3, #2
 800e602:	75fb      	strb	r3, [r7, #23]
 800e604:	e001      	b.n	800e60a <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800e606:	230f      	movs	r3, #15
 800e608:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800e60a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e60c:	4618      	mov	r0, r3
 800e60e:	371c      	adds	r7, #28
 800e610:	46bd      	mov	sp, r7
 800e612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e616:	4770      	bx	lr

0800e618 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e618:	b480      	push	{r7}
 800e61a:	b085      	sub	sp, #20
 800e61c:	af00      	add	r7, sp, #0
 800e61e:	6078      	str	r0, [r7, #4]
 800e620:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e626:	683b      	ldr	r3, [r7, #0]
 800e628:	781b      	ldrb	r3, [r3, #0]
 800e62a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e62c:	683b      	ldr	r3, [r7, #0]
 800e62e:	785b      	ldrb	r3, [r3, #1]
 800e630:	2b01      	cmp	r3, #1
 800e632:	d13a      	bne.n	800e6aa <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e63a:	69da      	ldr	r2, [r3, #28]
 800e63c:	683b      	ldr	r3, [r7, #0]
 800e63e:	781b      	ldrb	r3, [r3, #0]
 800e640:	f003 030f 	and.w	r3, r3, #15
 800e644:	2101      	movs	r1, #1
 800e646:	fa01 f303 	lsl.w	r3, r1, r3
 800e64a:	b29b      	uxth	r3, r3
 800e64c:	68f9      	ldr	r1, [r7, #12]
 800e64e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e652:	4313      	orrs	r3, r2
 800e654:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800e656:	68bb      	ldr	r3, [r7, #8]
 800e658:	015a      	lsls	r2, r3, #5
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	4413      	add	r3, r2
 800e65e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d155      	bne.n	800e718 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e66c:	68bb      	ldr	r3, [r7, #8]
 800e66e:	015a      	lsls	r2, r3, #5
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	4413      	add	r3, r2
 800e674:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e678:	681a      	ldr	r2, [r3, #0]
 800e67a:	683b      	ldr	r3, [r7, #0]
 800e67c:	689b      	ldr	r3, [r3, #8]
 800e67e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e682:	683b      	ldr	r3, [r7, #0]
 800e684:	791b      	ldrb	r3, [r3, #4]
 800e686:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e688:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e68a:	68bb      	ldr	r3, [r7, #8]
 800e68c:	059b      	lsls	r3, r3, #22
 800e68e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e690:	4313      	orrs	r3, r2
 800e692:	68ba      	ldr	r2, [r7, #8]
 800e694:	0151      	lsls	r1, r2, #5
 800e696:	68fa      	ldr	r2, [r7, #12]
 800e698:	440a      	add	r2, r1
 800e69a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e69e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e6a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e6a6:	6013      	str	r3, [r2, #0]
 800e6a8:	e036      	b.n	800e718 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e6b0:	69da      	ldr	r2, [r3, #28]
 800e6b2:	683b      	ldr	r3, [r7, #0]
 800e6b4:	781b      	ldrb	r3, [r3, #0]
 800e6b6:	f003 030f 	and.w	r3, r3, #15
 800e6ba:	2101      	movs	r1, #1
 800e6bc:	fa01 f303 	lsl.w	r3, r1, r3
 800e6c0:	041b      	lsls	r3, r3, #16
 800e6c2:	68f9      	ldr	r1, [r7, #12]
 800e6c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e6c8:	4313      	orrs	r3, r2
 800e6ca:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800e6cc:	68bb      	ldr	r3, [r7, #8]
 800e6ce:	015a      	lsls	r2, r3, #5
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	4413      	add	r3, r2
 800e6d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d11a      	bne.n	800e718 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	015a      	lsls	r2, r3, #5
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	4413      	add	r3, r2
 800e6ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e6ee:	681a      	ldr	r2, [r3, #0]
 800e6f0:	683b      	ldr	r3, [r7, #0]
 800e6f2:	689b      	ldr	r3, [r3, #8]
 800e6f4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800e6f8:	683b      	ldr	r3, [r7, #0]
 800e6fa:	791b      	ldrb	r3, [r3, #4]
 800e6fc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e6fe:	430b      	orrs	r3, r1
 800e700:	4313      	orrs	r3, r2
 800e702:	68ba      	ldr	r2, [r7, #8]
 800e704:	0151      	lsls	r1, r2, #5
 800e706:	68fa      	ldr	r2, [r7, #12]
 800e708:	440a      	add	r2, r1
 800e70a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e70e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e712:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e716:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800e718:	2300      	movs	r3, #0
}
 800e71a:	4618      	mov	r0, r3
 800e71c:	3714      	adds	r7, #20
 800e71e:	46bd      	mov	sp, r7
 800e720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e724:	4770      	bx	lr
	...

0800e728 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e728:	b480      	push	{r7}
 800e72a:	b085      	sub	sp, #20
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	6078      	str	r0, [r7, #4]
 800e730:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e736:	683b      	ldr	r3, [r7, #0]
 800e738:	781b      	ldrb	r3, [r3, #0]
 800e73a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800e73c:	683b      	ldr	r3, [r7, #0]
 800e73e:	785b      	ldrb	r3, [r3, #1]
 800e740:	2b01      	cmp	r3, #1
 800e742:	d161      	bne.n	800e808 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e744:	68bb      	ldr	r3, [r7, #8]
 800e746:	015a      	lsls	r2, r3, #5
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	4413      	add	r3, r2
 800e74c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e756:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e75a:	d11f      	bne.n	800e79c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800e75c:	68bb      	ldr	r3, [r7, #8]
 800e75e:	015a      	lsls	r2, r3, #5
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	4413      	add	r3, r2
 800e764:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	68ba      	ldr	r2, [r7, #8]
 800e76c:	0151      	lsls	r1, r2, #5
 800e76e:	68fa      	ldr	r2, [r7, #12]
 800e770:	440a      	add	r2, r1
 800e772:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e776:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e77a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800e77c:	68bb      	ldr	r3, [r7, #8]
 800e77e:	015a      	lsls	r2, r3, #5
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	4413      	add	r3, r2
 800e784:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	68ba      	ldr	r2, [r7, #8]
 800e78c:	0151      	lsls	r1, r2, #5
 800e78e:	68fa      	ldr	r2, [r7, #12]
 800e790:	440a      	add	r2, r1
 800e792:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e796:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e79a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e7a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e7a4:	683b      	ldr	r3, [r7, #0]
 800e7a6:	781b      	ldrb	r3, [r3, #0]
 800e7a8:	f003 030f 	and.w	r3, r3, #15
 800e7ac:	2101      	movs	r1, #1
 800e7ae:	fa01 f303 	lsl.w	r3, r1, r3
 800e7b2:	b29b      	uxth	r3, r3
 800e7b4:	43db      	mvns	r3, r3
 800e7b6:	68f9      	ldr	r1, [r7, #12]
 800e7b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e7bc:	4013      	ands	r3, r2
 800e7be:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e7c6:	69da      	ldr	r2, [r3, #28]
 800e7c8:	683b      	ldr	r3, [r7, #0]
 800e7ca:	781b      	ldrb	r3, [r3, #0]
 800e7cc:	f003 030f 	and.w	r3, r3, #15
 800e7d0:	2101      	movs	r1, #1
 800e7d2:	fa01 f303 	lsl.w	r3, r1, r3
 800e7d6:	b29b      	uxth	r3, r3
 800e7d8:	43db      	mvns	r3, r3
 800e7da:	68f9      	ldr	r1, [r7, #12]
 800e7dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e7e0:	4013      	ands	r3, r2
 800e7e2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e7e4:	68bb      	ldr	r3, [r7, #8]
 800e7e6:	015a      	lsls	r2, r3, #5
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	4413      	add	r3, r2
 800e7ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e7f0:	681a      	ldr	r2, [r3, #0]
 800e7f2:	68bb      	ldr	r3, [r7, #8]
 800e7f4:	0159      	lsls	r1, r3, #5
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	440b      	add	r3, r1
 800e7fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e7fe:	4619      	mov	r1, r3
 800e800:	4b35      	ldr	r3, [pc, #212]	@ (800e8d8 <USB_DeactivateEndpoint+0x1b0>)
 800e802:	4013      	ands	r3, r2
 800e804:	600b      	str	r3, [r1, #0]
 800e806:	e060      	b.n	800e8ca <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e808:	68bb      	ldr	r3, [r7, #8]
 800e80a:	015a      	lsls	r2, r3, #5
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	4413      	add	r3, r2
 800e810:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e81a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e81e:	d11f      	bne.n	800e860 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800e820:	68bb      	ldr	r3, [r7, #8]
 800e822:	015a      	lsls	r2, r3, #5
 800e824:	68fb      	ldr	r3, [r7, #12]
 800e826:	4413      	add	r3, r2
 800e828:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	68ba      	ldr	r2, [r7, #8]
 800e830:	0151      	lsls	r1, r2, #5
 800e832:	68fa      	ldr	r2, [r7, #12]
 800e834:	440a      	add	r2, r1
 800e836:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e83a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e83e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800e840:	68bb      	ldr	r3, [r7, #8]
 800e842:	015a      	lsls	r2, r3, #5
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	4413      	add	r3, r2
 800e848:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	68ba      	ldr	r2, [r7, #8]
 800e850:	0151      	lsls	r1, r2, #5
 800e852:	68fa      	ldr	r2, [r7, #12]
 800e854:	440a      	add	r2, r1
 800e856:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800e85a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e85e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e866:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e868:	683b      	ldr	r3, [r7, #0]
 800e86a:	781b      	ldrb	r3, [r3, #0]
 800e86c:	f003 030f 	and.w	r3, r3, #15
 800e870:	2101      	movs	r1, #1
 800e872:	fa01 f303 	lsl.w	r3, r1, r3
 800e876:	041b      	lsls	r3, r3, #16
 800e878:	43db      	mvns	r3, r3
 800e87a:	68f9      	ldr	r1, [r7, #12]
 800e87c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e880:	4013      	ands	r3, r2
 800e882:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e88a:	69da      	ldr	r2, [r3, #28]
 800e88c:	683b      	ldr	r3, [r7, #0]
 800e88e:	781b      	ldrb	r3, [r3, #0]
 800e890:	f003 030f 	and.w	r3, r3, #15
 800e894:	2101      	movs	r1, #1
 800e896:	fa01 f303 	lsl.w	r3, r1, r3
 800e89a:	041b      	lsls	r3, r3, #16
 800e89c:	43db      	mvns	r3, r3
 800e89e:	68f9      	ldr	r1, [r7, #12]
 800e8a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e8a4:	4013      	ands	r3, r2
 800e8a6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800e8a8:	68bb      	ldr	r3, [r7, #8]
 800e8aa:	015a      	lsls	r2, r3, #5
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	4413      	add	r3, r2
 800e8b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e8b4:	681a      	ldr	r2, [r3, #0]
 800e8b6:	68bb      	ldr	r3, [r7, #8]
 800e8b8:	0159      	lsls	r1, r3, #5
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	440b      	add	r3, r1
 800e8be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e8c2:	4619      	mov	r1, r3
 800e8c4:	4b05      	ldr	r3, [pc, #20]	@ (800e8dc <USB_DeactivateEndpoint+0x1b4>)
 800e8c6:	4013      	ands	r3, r2
 800e8c8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800e8ca:	2300      	movs	r3, #0
}
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	3714      	adds	r7, #20
 800e8d0:	46bd      	mov	sp, r7
 800e8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d6:	4770      	bx	lr
 800e8d8:	ec337800 	.word	0xec337800
 800e8dc:	eff37800 	.word	0xeff37800

0800e8e0 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e8e0:	b580      	push	{r7, lr}
 800e8e2:	b086      	sub	sp, #24
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	6078      	str	r0, [r7, #4]
 800e8e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800e8ee:	683b      	ldr	r3, [r7, #0]
 800e8f0:	781b      	ldrb	r3, [r3, #0]
 800e8f2:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e8f4:	683b      	ldr	r3, [r7, #0]
 800e8f6:	785b      	ldrb	r3, [r3, #1]
 800e8f8:	2b01      	cmp	r3, #1
 800e8fa:	f040 8128 	bne.w	800eb4e <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e8fe:	683b      	ldr	r3, [r7, #0]
 800e900:	691b      	ldr	r3, [r3, #16]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d132      	bne.n	800e96c <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e906:	693b      	ldr	r3, [r7, #16]
 800e908:	015a      	lsls	r2, r3, #5
 800e90a:	697b      	ldr	r3, [r7, #20]
 800e90c:	4413      	add	r3, r2
 800e90e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e912:	691b      	ldr	r3, [r3, #16]
 800e914:	693a      	ldr	r2, [r7, #16]
 800e916:	0151      	lsls	r1, r2, #5
 800e918:	697a      	ldr	r2, [r7, #20]
 800e91a:	440a      	add	r2, r1
 800e91c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e920:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800e924:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800e928:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e92a:	693b      	ldr	r3, [r7, #16]
 800e92c:	015a      	lsls	r2, r3, #5
 800e92e:	697b      	ldr	r3, [r7, #20]
 800e930:	4413      	add	r3, r2
 800e932:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e936:	691b      	ldr	r3, [r3, #16]
 800e938:	693a      	ldr	r2, [r7, #16]
 800e93a:	0151      	lsls	r1, r2, #5
 800e93c:	697a      	ldr	r2, [r7, #20]
 800e93e:	440a      	add	r2, r1
 800e940:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e944:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e948:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e94a:	693b      	ldr	r3, [r7, #16]
 800e94c:	015a      	lsls	r2, r3, #5
 800e94e:	697b      	ldr	r3, [r7, #20]
 800e950:	4413      	add	r3, r2
 800e952:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e956:	691b      	ldr	r3, [r3, #16]
 800e958:	693a      	ldr	r2, [r7, #16]
 800e95a:	0151      	lsls	r1, r2, #5
 800e95c:	697a      	ldr	r2, [r7, #20]
 800e95e:	440a      	add	r2, r1
 800e960:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e964:	0cdb      	lsrs	r3, r3, #19
 800e966:	04db      	lsls	r3, r3, #19
 800e968:	6113      	str	r3, [r2, #16]
 800e96a:	e092      	b.n	800ea92 <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e96c:	693b      	ldr	r3, [r7, #16]
 800e96e:	015a      	lsls	r2, r3, #5
 800e970:	697b      	ldr	r3, [r7, #20]
 800e972:	4413      	add	r3, r2
 800e974:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e978:	691b      	ldr	r3, [r3, #16]
 800e97a:	693a      	ldr	r2, [r7, #16]
 800e97c:	0151      	lsls	r1, r2, #5
 800e97e:	697a      	ldr	r2, [r7, #20]
 800e980:	440a      	add	r2, r1
 800e982:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e986:	0cdb      	lsrs	r3, r3, #19
 800e988:	04db      	lsls	r3, r3, #19
 800e98a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e98c:	693b      	ldr	r3, [r7, #16]
 800e98e:	015a      	lsls	r2, r3, #5
 800e990:	697b      	ldr	r3, [r7, #20]
 800e992:	4413      	add	r3, r2
 800e994:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e998:	691b      	ldr	r3, [r3, #16]
 800e99a:	693a      	ldr	r2, [r7, #16]
 800e99c:	0151      	lsls	r1, r2, #5
 800e99e:	697a      	ldr	r2, [r7, #20]
 800e9a0:	440a      	add	r2, r1
 800e9a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e9a6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800e9aa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800e9ae:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800e9b0:	693b      	ldr	r3, [r7, #16]
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d11a      	bne.n	800e9ec <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 800e9b6:	683b      	ldr	r3, [r7, #0]
 800e9b8:	691a      	ldr	r2, [r3, #16]
 800e9ba:	683b      	ldr	r3, [r7, #0]
 800e9bc:	689b      	ldr	r3, [r3, #8]
 800e9be:	429a      	cmp	r2, r3
 800e9c0:	d903      	bls.n	800e9ca <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 800e9c2:	683b      	ldr	r3, [r7, #0]
 800e9c4:	689a      	ldr	r2, [r3, #8]
 800e9c6:	683b      	ldr	r3, [r7, #0]
 800e9c8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e9ca:	693b      	ldr	r3, [r7, #16]
 800e9cc:	015a      	lsls	r2, r3, #5
 800e9ce:	697b      	ldr	r3, [r7, #20]
 800e9d0:	4413      	add	r3, r2
 800e9d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e9d6:	691b      	ldr	r3, [r3, #16]
 800e9d8:	693a      	ldr	r2, [r7, #16]
 800e9da:	0151      	lsls	r1, r2, #5
 800e9dc:	697a      	ldr	r2, [r7, #20]
 800e9de:	440a      	add	r2, r1
 800e9e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800e9e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e9e8:	6113      	str	r3, [r2, #16]
 800e9ea:	e01b      	b.n	800ea24 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800e9ec:	693b      	ldr	r3, [r7, #16]
 800e9ee:	015a      	lsls	r2, r3, #5
 800e9f0:	697b      	ldr	r3, [r7, #20]
 800e9f2:	4413      	add	r3, r2
 800e9f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e9f8:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e9fa:	683b      	ldr	r3, [r7, #0]
 800e9fc:	6919      	ldr	r1, [r3, #16]
 800e9fe:	683b      	ldr	r3, [r7, #0]
 800ea00:	689b      	ldr	r3, [r3, #8]
 800ea02:	440b      	add	r3, r1
 800ea04:	1e59      	subs	r1, r3, #1
 800ea06:	683b      	ldr	r3, [r7, #0]
 800ea08:	689b      	ldr	r3, [r3, #8]
 800ea0a:	fbb1 f3f3 	udiv	r3, r1, r3
 800ea0e:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800ea10:	4b8d      	ldr	r3, [pc, #564]	@ (800ec48 <USB_EPStartXfer+0x368>)
 800ea12:	400b      	ands	r3, r1
 800ea14:	6939      	ldr	r1, [r7, #16]
 800ea16:	0148      	lsls	r0, r1, #5
 800ea18:	6979      	ldr	r1, [r7, #20]
 800ea1a:	4401      	add	r1, r0
 800ea1c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ea20:	4313      	orrs	r3, r2
 800ea22:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ea24:	693b      	ldr	r3, [r7, #16]
 800ea26:	015a      	lsls	r2, r3, #5
 800ea28:	697b      	ldr	r3, [r7, #20]
 800ea2a:	4413      	add	r3, r2
 800ea2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea30:	691a      	ldr	r2, [r3, #16]
 800ea32:	683b      	ldr	r3, [r7, #0]
 800ea34:	691b      	ldr	r3, [r3, #16]
 800ea36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ea3a:	6939      	ldr	r1, [r7, #16]
 800ea3c:	0148      	lsls	r0, r1, #5
 800ea3e:	6979      	ldr	r1, [r7, #20]
 800ea40:	4401      	add	r1, r0
 800ea42:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ea46:	4313      	orrs	r3, r2
 800ea48:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800ea4a:	683b      	ldr	r3, [r7, #0]
 800ea4c:	791b      	ldrb	r3, [r3, #4]
 800ea4e:	2b01      	cmp	r3, #1
 800ea50:	d11f      	bne.n	800ea92 <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ea52:	693b      	ldr	r3, [r7, #16]
 800ea54:	015a      	lsls	r2, r3, #5
 800ea56:	697b      	ldr	r3, [r7, #20]
 800ea58:	4413      	add	r3, r2
 800ea5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea5e:	691b      	ldr	r3, [r3, #16]
 800ea60:	693a      	ldr	r2, [r7, #16]
 800ea62:	0151      	lsls	r1, r2, #5
 800ea64:	697a      	ldr	r2, [r7, #20]
 800ea66:	440a      	add	r2, r1
 800ea68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ea6c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800ea70:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800ea72:	693b      	ldr	r3, [r7, #16]
 800ea74:	015a      	lsls	r2, r3, #5
 800ea76:	697b      	ldr	r3, [r7, #20]
 800ea78:	4413      	add	r3, r2
 800ea7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea7e:	691b      	ldr	r3, [r3, #16]
 800ea80:	693a      	ldr	r2, [r7, #16]
 800ea82:	0151      	lsls	r1, r2, #5
 800ea84:	697a      	ldr	r2, [r7, #20]
 800ea86:	440a      	add	r2, r1
 800ea88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ea8c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ea90:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ea92:	693b      	ldr	r3, [r7, #16]
 800ea94:	015a      	lsls	r2, r3, #5
 800ea96:	697b      	ldr	r3, [r7, #20]
 800ea98:	4413      	add	r3, r2
 800ea9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	693a      	ldr	r2, [r7, #16]
 800eaa2:	0151      	lsls	r1, r2, #5
 800eaa4:	697a      	ldr	r2, [r7, #20]
 800eaa6:	440a      	add	r2, r1
 800eaa8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eaac:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800eab0:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800eab2:	683b      	ldr	r3, [r7, #0]
 800eab4:	791b      	ldrb	r3, [r3, #4]
 800eab6:	2b01      	cmp	r3, #1
 800eab8:	d015      	beq.n	800eae6 <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800eaba:	683b      	ldr	r3, [r7, #0]
 800eabc:	691b      	ldr	r3, [r3, #16]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	f000 8139 	beq.w	800ed36 <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800eac4:	697b      	ldr	r3, [r7, #20]
 800eac6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eaca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800eacc:	683b      	ldr	r3, [r7, #0]
 800eace:	781b      	ldrb	r3, [r3, #0]
 800ead0:	f003 030f 	and.w	r3, r3, #15
 800ead4:	2101      	movs	r1, #1
 800ead6:	fa01 f303 	lsl.w	r3, r1, r3
 800eada:	6979      	ldr	r1, [r7, #20]
 800eadc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800eae0:	4313      	orrs	r3, r2
 800eae2:	634b      	str	r3, [r1, #52]	@ 0x34
 800eae4:	e127      	b.n	800ed36 <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800eae6:	697b      	ldr	r3, [r7, #20]
 800eae8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eaec:	689b      	ldr	r3, [r3, #8]
 800eaee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d110      	bne.n	800eb18 <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800eaf6:	693b      	ldr	r3, [r7, #16]
 800eaf8:	015a      	lsls	r2, r3, #5
 800eafa:	697b      	ldr	r3, [r7, #20]
 800eafc:	4413      	add	r3, r2
 800eafe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	693a      	ldr	r2, [r7, #16]
 800eb06:	0151      	lsls	r1, r2, #5
 800eb08:	697a      	ldr	r2, [r7, #20]
 800eb0a:	440a      	add	r2, r1
 800eb0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eb10:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800eb14:	6013      	str	r3, [r2, #0]
 800eb16:	e00f      	b.n	800eb38 <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800eb18:	693b      	ldr	r3, [r7, #16]
 800eb1a:	015a      	lsls	r2, r3, #5
 800eb1c:	697b      	ldr	r3, [r7, #20]
 800eb1e:	4413      	add	r3, r2
 800eb20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	693a      	ldr	r2, [r7, #16]
 800eb28:	0151      	lsls	r1, r2, #5
 800eb2a:	697a      	ldr	r2, [r7, #20]
 800eb2c:	440a      	add	r2, r1
 800eb2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eb32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800eb36:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800eb38:	683b      	ldr	r3, [r7, #0]
 800eb3a:	68d9      	ldr	r1, [r3, #12]
 800eb3c:	683b      	ldr	r3, [r7, #0]
 800eb3e:	781a      	ldrb	r2, [r3, #0]
 800eb40:	683b      	ldr	r3, [r7, #0]
 800eb42:	691b      	ldr	r3, [r3, #16]
 800eb44:	b29b      	uxth	r3, r3
 800eb46:	6878      	ldr	r0, [r7, #4]
 800eb48:	f000 f9a6 	bl	800ee98 <USB_WritePacket>
 800eb4c:	e0f3      	b.n	800ed36 <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800eb4e:	693b      	ldr	r3, [r7, #16]
 800eb50:	015a      	lsls	r2, r3, #5
 800eb52:	697b      	ldr	r3, [r7, #20]
 800eb54:	4413      	add	r3, r2
 800eb56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eb5a:	691b      	ldr	r3, [r3, #16]
 800eb5c:	693a      	ldr	r2, [r7, #16]
 800eb5e:	0151      	lsls	r1, r2, #5
 800eb60:	697a      	ldr	r2, [r7, #20]
 800eb62:	440a      	add	r2, r1
 800eb64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eb68:	0cdb      	lsrs	r3, r3, #19
 800eb6a:	04db      	lsls	r3, r3, #19
 800eb6c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800eb6e:	693b      	ldr	r3, [r7, #16]
 800eb70:	015a      	lsls	r2, r3, #5
 800eb72:	697b      	ldr	r3, [r7, #20]
 800eb74:	4413      	add	r3, r2
 800eb76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eb7a:	691b      	ldr	r3, [r3, #16]
 800eb7c:	693a      	ldr	r2, [r7, #16]
 800eb7e:	0151      	lsls	r1, r2, #5
 800eb80:	697a      	ldr	r2, [r7, #20]
 800eb82:	440a      	add	r2, r1
 800eb84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eb88:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800eb8c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800eb90:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800eb92:	693b      	ldr	r3, [r7, #16]
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d12f      	bne.n	800ebf8 <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 800eb98:	683b      	ldr	r3, [r7, #0]
 800eb9a:	691b      	ldr	r3, [r3, #16]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d003      	beq.n	800eba8 <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 800eba0:	683b      	ldr	r3, [r7, #0]
 800eba2:	689a      	ldr	r2, [r3, #8]
 800eba4:	683b      	ldr	r3, [r7, #0]
 800eba6:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800eba8:	683b      	ldr	r3, [r7, #0]
 800ebaa:	689a      	ldr	r2, [r3, #8]
 800ebac:	683b      	ldr	r3, [r7, #0]
 800ebae:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800ebb0:	693b      	ldr	r3, [r7, #16]
 800ebb2:	015a      	lsls	r2, r3, #5
 800ebb4:	697b      	ldr	r3, [r7, #20]
 800ebb6:	4413      	add	r3, r2
 800ebb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ebbc:	691a      	ldr	r2, [r3, #16]
 800ebbe:	683b      	ldr	r3, [r7, #0]
 800ebc0:	6a1b      	ldr	r3, [r3, #32]
 800ebc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ebc6:	6939      	ldr	r1, [r7, #16]
 800ebc8:	0148      	lsls	r0, r1, #5
 800ebca:	6979      	ldr	r1, [r7, #20]
 800ebcc:	4401      	add	r1, r0
 800ebce:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ebd2:	4313      	orrs	r3, r2
 800ebd4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ebd6:	693b      	ldr	r3, [r7, #16]
 800ebd8:	015a      	lsls	r2, r3, #5
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	4413      	add	r3, r2
 800ebde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ebe2:	691b      	ldr	r3, [r3, #16]
 800ebe4:	693a      	ldr	r2, [r7, #16]
 800ebe6:	0151      	lsls	r1, r2, #5
 800ebe8:	697a      	ldr	r2, [r7, #20]
 800ebea:	440a      	add	r2, r1
 800ebec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ebf0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ebf4:	6113      	str	r3, [r2, #16]
 800ebf6:	e061      	b.n	800ecbc <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800ebf8:	683b      	ldr	r3, [r7, #0]
 800ebfa:	691b      	ldr	r3, [r3, #16]
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d125      	bne.n	800ec4c <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800ec00:	693b      	ldr	r3, [r7, #16]
 800ec02:	015a      	lsls	r2, r3, #5
 800ec04:	697b      	ldr	r3, [r7, #20]
 800ec06:	4413      	add	r3, r2
 800ec08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec0c:	691a      	ldr	r2, [r3, #16]
 800ec0e:	683b      	ldr	r3, [r7, #0]
 800ec10:	689b      	ldr	r3, [r3, #8]
 800ec12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ec16:	6939      	ldr	r1, [r7, #16]
 800ec18:	0148      	lsls	r0, r1, #5
 800ec1a:	6979      	ldr	r1, [r7, #20]
 800ec1c:	4401      	add	r1, r0
 800ec1e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ec22:	4313      	orrs	r3, r2
 800ec24:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ec26:	693b      	ldr	r3, [r7, #16]
 800ec28:	015a      	lsls	r2, r3, #5
 800ec2a:	697b      	ldr	r3, [r7, #20]
 800ec2c:	4413      	add	r3, r2
 800ec2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec32:	691b      	ldr	r3, [r3, #16]
 800ec34:	693a      	ldr	r2, [r7, #16]
 800ec36:	0151      	lsls	r1, r2, #5
 800ec38:	697a      	ldr	r2, [r7, #20]
 800ec3a:	440a      	add	r2, r1
 800ec3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ec40:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ec44:	6113      	str	r3, [r2, #16]
 800ec46:	e039      	b.n	800ecbc <USB_EPStartXfer+0x3dc>
 800ec48:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	691a      	ldr	r2, [r3, #16]
 800ec50:	683b      	ldr	r3, [r7, #0]
 800ec52:	689b      	ldr	r3, [r3, #8]
 800ec54:	4413      	add	r3, r2
 800ec56:	1e5a      	subs	r2, r3, #1
 800ec58:	683b      	ldr	r3, [r7, #0]
 800ec5a:	689b      	ldr	r3, [r3, #8]
 800ec5c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ec60:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800ec62:	683b      	ldr	r3, [r7, #0]
 800ec64:	689b      	ldr	r3, [r3, #8]
 800ec66:	89fa      	ldrh	r2, [r7, #14]
 800ec68:	fb03 f202 	mul.w	r2, r3, r2
 800ec6c:	683b      	ldr	r3, [r7, #0]
 800ec6e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ec70:	693b      	ldr	r3, [r7, #16]
 800ec72:	015a      	lsls	r2, r3, #5
 800ec74:	697b      	ldr	r3, [r7, #20]
 800ec76:	4413      	add	r3, r2
 800ec78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec7c:	691a      	ldr	r2, [r3, #16]
 800ec7e:	89fb      	ldrh	r3, [r7, #14]
 800ec80:	04d9      	lsls	r1, r3, #19
 800ec82:	4b2f      	ldr	r3, [pc, #188]	@ (800ed40 <USB_EPStartXfer+0x460>)
 800ec84:	400b      	ands	r3, r1
 800ec86:	6939      	ldr	r1, [r7, #16]
 800ec88:	0148      	lsls	r0, r1, #5
 800ec8a:	6979      	ldr	r1, [r7, #20]
 800ec8c:	4401      	add	r1, r0
 800ec8e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ec92:	4313      	orrs	r3, r2
 800ec94:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800ec96:	693b      	ldr	r3, [r7, #16]
 800ec98:	015a      	lsls	r2, r3, #5
 800ec9a:	697b      	ldr	r3, [r7, #20]
 800ec9c:	4413      	add	r3, r2
 800ec9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eca2:	691a      	ldr	r2, [r3, #16]
 800eca4:	683b      	ldr	r3, [r7, #0]
 800eca6:	6a1b      	ldr	r3, [r3, #32]
 800eca8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ecac:	6939      	ldr	r1, [r7, #16]
 800ecae:	0148      	lsls	r0, r1, #5
 800ecb0:	6979      	ldr	r1, [r7, #20]
 800ecb2:	4401      	add	r1, r0
 800ecb4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ecb8:	4313      	orrs	r3, r2
 800ecba:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800ecbc:	683b      	ldr	r3, [r7, #0]
 800ecbe:	791b      	ldrb	r3, [r3, #4]
 800ecc0:	2b01      	cmp	r3, #1
 800ecc2:	d128      	bne.n	800ed16 <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ecc4:	697b      	ldr	r3, [r7, #20]
 800ecc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ecca:	689b      	ldr	r3, [r3, #8]
 800eccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d110      	bne.n	800ecf6 <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ecd4:	693b      	ldr	r3, [r7, #16]
 800ecd6:	015a      	lsls	r2, r3, #5
 800ecd8:	697b      	ldr	r3, [r7, #20]
 800ecda:	4413      	add	r3, r2
 800ecdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	693a      	ldr	r2, [r7, #16]
 800ece4:	0151      	lsls	r1, r2, #5
 800ece6:	697a      	ldr	r2, [r7, #20]
 800ece8:	440a      	add	r2, r1
 800ecea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ecee:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ecf2:	6013      	str	r3, [r2, #0]
 800ecf4:	e00f      	b.n	800ed16 <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ecf6:	693b      	ldr	r3, [r7, #16]
 800ecf8:	015a      	lsls	r2, r3, #5
 800ecfa:	697b      	ldr	r3, [r7, #20]
 800ecfc:	4413      	add	r3, r2
 800ecfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	693a      	ldr	r2, [r7, #16]
 800ed06:	0151      	lsls	r1, r2, #5
 800ed08:	697a      	ldr	r2, [r7, #20]
 800ed0a:	440a      	add	r2, r1
 800ed0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ed10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ed14:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ed16:	693b      	ldr	r3, [r7, #16]
 800ed18:	015a      	lsls	r2, r3, #5
 800ed1a:	697b      	ldr	r3, [r7, #20]
 800ed1c:	4413      	add	r3, r2
 800ed1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	693a      	ldr	r2, [r7, #16]
 800ed26:	0151      	lsls	r1, r2, #5
 800ed28:	697a      	ldr	r2, [r7, #20]
 800ed2a:	440a      	add	r2, r1
 800ed2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ed30:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ed34:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ed36:	2300      	movs	r3, #0
}
 800ed38:	4618      	mov	r0, r3
 800ed3a:	3718      	adds	r7, #24
 800ed3c:	46bd      	mov	sp, r7
 800ed3e:	bd80      	pop	{r7, pc}
 800ed40:	1ff80000 	.word	0x1ff80000

0800ed44 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ed44:	b480      	push	{r7}
 800ed46:	b087      	sub	sp, #28
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	6078      	str	r0, [r7, #4]
 800ed4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ed4e:	2300      	movs	r3, #0
 800ed50:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800ed52:	2300      	movs	r3, #0
 800ed54:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ed5a:	683b      	ldr	r3, [r7, #0]
 800ed5c:	785b      	ldrb	r3, [r3, #1]
 800ed5e:	2b01      	cmp	r3, #1
 800ed60:	d14a      	bne.n	800edf8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ed62:	683b      	ldr	r3, [r7, #0]
 800ed64:	781b      	ldrb	r3, [r3, #0]
 800ed66:	015a      	lsls	r2, r3, #5
 800ed68:	693b      	ldr	r3, [r7, #16]
 800ed6a:	4413      	add	r3, r2
 800ed6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ed76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ed7a:	f040 8086 	bne.w	800ee8a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800ed7e:	683b      	ldr	r3, [r7, #0]
 800ed80:	781b      	ldrb	r3, [r3, #0]
 800ed82:	015a      	lsls	r2, r3, #5
 800ed84:	693b      	ldr	r3, [r7, #16]
 800ed86:	4413      	add	r3, r2
 800ed88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	683a      	ldr	r2, [r7, #0]
 800ed90:	7812      	ldrb	r2, [r2, #0]
 800ed92:	0151      	lsls	r1, r2, #5
 800ed94:	693a      	ldr	r2, [r7, #16]
 800ed96:	440a      	add	r2, r1
 800ed98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed9c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800eda0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800eda2:	683b      	ldr	r3, [r7, #0]
 800eda4:	781b      	ldrb	r3, [r3, #0]
 800eda6:	015a      	lsls	r2, r3, #5
 800eda8:	693b      	ldr	r3, [r7, #16]
 800edaa:	4413      	add	r3, r2
 800edac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	683a      	ldr	r2, [r7, #0]
 800edb4:	7812      	ldrb	r2, [r2, #0]
 800edb6:	0151      	lsls	r1, r2, #5
 800edb8:	693a      	ldr	r2, [r7, #16]
 800edba:	440a      	add	r2, r1
 800edbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800edc0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800edc4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	3301      	adds	r3, #1
 800edca:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	f242 7210 	movw	r2, #10000	@ 0x2710
 800edd2:	4293      	cmp	r3, r2
 800edd4:	d902      	bls.n	800eddc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800edd6:	2301      	movs	r3, #1
 800edd8:	75fb      	strb	r3, [r7, #23]
          break;
 800edda:	e056      	b.n	800ee8a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800eddc:	683b      	ldr	r3, [r7, #0]
 800edde:	781b      	ldrb	r3, [r3, #0]
 800ede0:	015a      	lsls	r2, r3, #5
 800ede2:	693b      	ldr	r3, [r7, #16]
 800ede4:	4413      	add	r3, r2
 800ede6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800edf0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800edf4:	d0e7      	beq.n	800edc6 <USB_EPStopXfer+0x82>
 800edf6:	e048      	b.n	800ee8a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800edf8:	683b      	ldr	r3, [r7, #0]
 800edfa:	781b      	ldrb	r3, [r3, #0]
 800edfc:	015a      	lsls	r2, r3, #5
 800edfe:	693b      	ldr	r3, [r7, #16]
 800ee00:	4413      	add	r3, r2
 800ee02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ee0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ee10:	d13b      	bne.n	800ee8a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800ee12:	683b      	ldr	r3, [r7, #0]
 800ee14:	781b      	ldrb	r3, [r3, #0]
 800ee16:	015a      	lsls	r2, r3, #5
 800ee18:	693b      	ldr	r3, [r7, #16]
 800ee1a:	4413      	add	r3, r2
 800ee1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	683a      	ldr	r2, [r7, #0]
 800ee24:	7812      	ldrb	r2, [r2, #0]
 800ee26:	0151      	lsls	r1, r2, #5
 800ee28:	693a      	ldr	r2, [r7, #16]
 800ee2a:	440a      	add	r2, r1
 800ee2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ee30:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ee34:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800ee36:	683b      	ldr	r3, [r7, #0]
 800ee38:	781b      	ldrb	r3, [r3, #0]
 800ee3a:	015a      	lsls	r2, r3, #5
 800ee3c:	693b      	ldr	r3, [r7, #16]
 800ee3e:	4413      	add	r3, r2
 800ee40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	683a      	ldr	r2, [r7, #0]
 800ee48:	7812      	ldrb	r2, [r2, #0]
 800ee4a:	0151      	lsls	r1, r2, #5
 800ee4c:	693a      	ldr	r2, [r7, #16]
 800ee4e:	440a      	add	r2, r1
 800ee50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ee54:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ee58:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	3301      	adds	r3, #1
 800ee5e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ee66:	4293      	cmp	r3, r2
 800ee68:	d902      	bls.n	800ee70 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800ee6a:	2301      	movs	r3, #1
 800ee6c:	75fb      	strb	r3, [r7, #23]
          break;
 800ee6e:	e00c      	b.n	800ee8a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800ee70:	683b      	ldr	r3, [r7, #0]
 800ee72:	781b      	ldrb	r3, [r3, #0]
 800ee74:	015a      	lsls	r2, r3, #5
 800ee76:	693b      	ldr	r3, [r7, #16]
 800ee78:	4413      	add	r3, r2
 800ee7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ee7e:	681b      	ldr	r3, [r3, #0]
 800ee80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ee84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ee88:	d0e7      	beq.n	800ee5a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800ee8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee8c:	4618      	mov	r0, r3
 800ee8e:	371c      	adds	r7, #28
 800ee90:	46bd      	mov	sp, r7
 800ee92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee96:	4770      	bx	lr

0800ee98 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800ee98:	b480      	push	{r7}
 800ee9a:	b089      	sub	sp, #36	@ 0x24
 800ee9c:	af00      	add	r7, sp, #0
 800ee9e:	60f8      	str	r0, [r7, #12]
 800eea0:	60b9      	str	r1, [r7, #8]
 800eea2:	4611      	mov	r1, r2
 800eea4:	461a      	mov	r2, r3
 800eea6:	460b      	mov	r3, r1
 800eea8:	71fb      	strb	r3, [r7, #7]
 800eeaa:	4613      	mov	r3, r2
 800eeac:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800eeb2:	68bb      	ldr	r3, [r7, #8]
 800eeb4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800eeb6:	88bb      	ldrh	r3, [r7, #4]
 800eeb8:	3303      	adds	r3, #3
 800eeba:	089b      	lsrs	r3, r3, #2
 800eebc:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800eebe:	2300      	movs	r3, #0
 800eec0:	61bb      	str	r3, [r7, #24]
 800eec2:	e018      	b.n	800eef6 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800eec4:	79fb      	ldrb	r3, [r7, #7]
 800eec6:	031a      	lsls	r2, r3, #12
 800eec8:	697b      	ldr	r3, [r7, #20]
 800eeca:	4413      	add	r3, r2
 800eecc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800eed0:	461a      	mov	r2, r3
 800eed2:	69fb      	ldr	r3, [r7, #28]
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	6013      	str	r3, [r2, #0]
    pSrc++;
 800eed8:	69fb      	ldr	r3, [r7, #28]
 800eeda:	3301      	adds	r3, #1
 800eedc:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800eede:	69fb      	ldr	r3, [r7, #28]
 800eee0:	3301      	adds	r3, #1
 800eee2:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800eee4:	69fb      	ldr	r3, [r7, #28]
 800eee6:	3301      	adds	r3, #1
 800eee8:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800eeea:	69fb      	ldr	r3, [r7, #28]
 800eeec:	3301      	adds	r3, #1
 800eeee:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800eef0:	69bb      	ldr	r3, [r7, #24]
 800eef2:	3301      	adds	r3, #1
 800eef4:	61bb      	str	r3, [r7, #24]
 800eef6:	69ba      	ldr	r2, [r7, #24]
 800eef8:	693b      	ldr	r3, [r7, #16]
 800eefa:	429a      	cmp	r2, r3
 800eefc:	d3e2      	bcc.n	800eec4 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800eefe:	2300      	movs	r3, #0
}
 800ef00:	4618      	mov	r0, r3
 800ef02:	3724      	adds	r7, #36	@ 0x24
 800ef04:	46bd      	mov	sp, r7
 800ef06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef0a:	4770      	bx	lr

0800ef0c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ef0c:	b480      	push	{r7}
 800ef0e:	b08b      	sub	sp, #44	@ 0x2c
 800ef10:	af00      	add	r7, sp, #0
 800ef12:	60f8      	str	r0, [r7, #12]
 800ef14:	60b9      	str	r1, [r7, #8]
 800ef16:	4613      	mov	r3, r2
 800ef18:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800ef1e:	68bb      	ldr	r3, [r7, #8]
 800ef20:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800ef22:	88fb      	ldrh	r3, [r7, #6]
 800ef24:	089b      	lsrs	r3, r3, #2
 800ef26:	b29b      	uxth	r3, r3
 800ef28:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800ef2a:	88fb      	ldrh	r3, [r7, #6]
 800ef2c:	f003 0303 	and.w	r3, r3, #3
 800ef30:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800ef32:	2300      	movs	r3, #0
 800ef34:	623b      	str	r3, [r7, #32]
 800ef36:	e014      	b.n	800ef62 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ef38:	69bb      	ldr	r3, [r7, #24]
 800ef3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ef3e:	681a      	ldr	r2, [r3, #0]
 800ef40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef42:	601a      	str	r2, [r3, #0]
    pDest++;
 800ef44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef46:	3301      	adds	r3, #1
 800ef48:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ef4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef4c:	3301      	adds	r3, #1
 800ef4e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ef50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef52:	3301      	adds	r3, #1
 800ef54:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ef56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef58:	3301      	adds	r3, #1
 800ef5a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800ef5c:	6a3b      	ldr	r3, [r7, #32]
 800ef5e:	3301      	adds	r3, #1
 800ef60:	623b      	str	r3, [r7, #32]
 800ef62:	6a3a      	ldr	r2, [r7, #32]
 800ef64:	697b      	ldr	r3, [r7, #20]
 800ef66:	429a      	cmp	r2, r3
 800ef68:	d3e6      	bcc.n	800ef38 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800ef6a:	8bfb      	ldrh	r3, [r7, #30]
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d01e      	beq.n	800efae <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800ef70:	2300      	movs	r3, #0
 800ef72:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800ef74:	69bb      	ldr	r3, [r7, #24]
 800ef76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ef7a:	461a      	mov	r2, r3
 800ef7c:	f107 0310 	add.w	r3, r7, #16
 800ef80:	6812      	ldr	r2, [r2, #0]
 800ef82:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800ef84:	693a      	ldr	r2, [r7, #16]
 800ef86:	6a3b      	ldr	r3, [r7, #32]
 800ef88:	b2db      	uxtb	r3, r3
 800ef8a:	00db      	lsls	r3, r3, #3
 800ef8c:	fa22 f303 	lsr.w	r3, r2, r3
 800ef90:	b2da      	uxtb	r2, r3
 800ef92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef94:	701a      	strb	r2, [r3, #0]
      i++;
 800ef96:	6a3b      	ldr	r3, [r7, #32]
 800ef98:	3301      	adds	r3, #1
 800ef9a:	623b      	str	r3, [r7, #32]
      pDest++;
 800ef9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef9e:	3301      	adds	r3, #1
 800efa0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800efa2:	8bfb      	ldrh	r3, [r7, #30]
 800efa4:	3b01      	subs	r3, #1
 800efa6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800efa8:	8bfb      	ldrh	r3, [r7, #30]
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d1ea      	bne.n	800ef84 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800efae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800efb0:	4618      	mov	r0, r3
 800efb2:	372c      	adds	r7, #44	@ 0x2c
 800efb4:	46bd      	mov	sp, r7
 800efb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efba:	4770      	bx	lr

0800efbc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800efbc:	b480      	push	{r7}
 800efbe:	b085      	sub	sp, #20
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	6078      	str	r0, [r7, #4]
 800efc4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800efca:	683b      	ldr	r3, [r7, #0]
 800efcc:	781b      	ldrb	r3, [r3, #0]
 800efce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800efd0:	683b      	ldr	r3, [r7, #0]
 800efd2:	785b      	ldrb	r3, [r3, #1]
 800efd4:	2b01      	cmp	r3, #1
 800efd6:	d12c      	bne.n	800f032 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800efd8:	68bb      	ldr	r3, [r7, #8]
 800efda:	015a      	lsls	r2, r3, #5
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	4413      	add	r3, r2
 800efe0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	db12      	blt.n	800f010 <USB_EPSetStall+0x54>
 800efea:	68bb      	ldr	r3, [r7, #8]
 800efec:	2b00      	cmp	r3, #0
 800efee:	d00f      	beq.n	800f010 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800eff0:	68bb      	ldr	r3, [r7, #8]
 800eff2:	015a      	lsls	r2, r3, #5
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	4413      	add	r3, r2
 800eff8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	68ba      	ldr	r2, [r7, #8]
 800f000:	0151      	lsls	r1, r2, #5
 800f002:	68fa      	ldr	r2, [r7, #12]
 800f004:	440a      	add	r2, r1
 800f006:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f00a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f00e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f010:	68bb      	ldr	r3, [r7, #8]
 800f012:	015a      	lsls	r2, r3, #5
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	4413      	add	r3, r2
 800f018:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	68ba      	ldr	r2, [r7, #8]
 800f020:	0151      	lsls	r1, r2, #5
 800f022:	68fa      	ldr	r2, [r7, #12]
 800f024:	440a      	add	r2, r1
 800f026:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f02a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f02e:	6013      	str	r3, [r2, #0]
 800f030:	e02b      	b.n	800f08a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f032:	68bb      	ldr	r3, [r7, #8]
 800f034:	015a      	lsls	r2, r3, #5
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	4413      	add	r3, r2
 800f03a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	2b00      	cmp	r3, #0
 800f042:	db12      	blt.n	800f06a <USB_EPSetStall+0xae>
 800f044:	68bb      	ldr	r3, [r7, #8]
 800f046:	2b00      	cmp	r3, #0
 800f048:	d00f      	beq.n	800f06a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800f04a:	68bb      	ldr	r3, [r7, #8]
 800f04c:	015a      	lsls	r2, r3, #5
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	4413      	add	r3, r2
 800f052:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f056:	681b      	ldr	r3, [r3, #0]
 800f058:	68ba      	ldr	r2, [r7, #8]
 800f05a:	0151      	lsls	r1, r2, #5
 800f05c:	68fa      	ldr	r2, [r7, #12]
 800f05e:	440a      	add	r2, r1
 800f060:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f064:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f068:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800f06a:	68bb      	ldr	r3, [r7, #8]
 800f06c:	015a      	lsls	r2, r3, #5
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	4413      	add	r3, r2
 800f072:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	68ba      	ldr	r2, [r7, #8]
 800f07a:	0151      	lsls	r1, r2, #5
 800f07c:	68fa      	ldr	r2, [r7, #12]
 800f07e:	440a      	add	r2, r1
 800f080:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f084:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f088:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f08a:	2300      	movs	r3, #0
}
 800f08c:	4618      	mov	r0, r3
 800f08e:	3714      	adds	r7, #20
 800f090:	46bd      	mov	sp, r7
 800f092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f096:	4770      	bx	lr

0800f098 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f098:	b480      	push	{r7}
 800f09a:	b085      	sub	sp, #20
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
 800f0a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f0a6:	683b      	ldr	r3, [r7, #0]
 800f0a8:	781b      	ldrb	r3, [r3, #0]
 800f0aa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f0ac:	683b      	ldr	r3, [r7, #0]
 800f0ae:	785b      	ldrb	r3, [r3, #1]
 800f0b0:	2b01      	cmp	r3, #1
 800f0b2:	d128      	bne.n	800f106 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800f0b4:	68bb      	ldr	r3, [r7, #8]
 800f0b6:	015a      	lsls	r2, r3, #5
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	4413      	add	r3, r2
 800f0bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	68ba      	ldr	r2, [r7, #8]
 800f0c4:	0151      	lsls	r1, r2, #5
 800f0c6:	68fa      	ldr	r2, [r7, #12]
 800f0c8:	440a      	add	r2, r1
 800f0ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f0ce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f0d2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f0d4:	683b      	ldr	r3, [r7, #0]
 800f0d6:	791b      	ldrb	r3, [r3, #4]
 800f0d8:	2b03      	cmp	r3, #3
 800f0da:	d003      	beq.n	800f0e4 <USB_EPClearStall+0x4c>
 800f0dc:	683b      	ldr	r3, [r7, #0]
 800f0de:	791b      	ldrb	r3, [r3, #4]
 800f0e0:	2b02      	cmp	r3, #2
 800f0e2:	d138      	bne.n	800f156 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f0e4:	68bb      	ldr	r3, [r7, #8]
 800f0e6:	015a      	lsls	r2, r3, #5
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	4413      	add	r3, r2
 800f0ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	68ba      	ldr	r2, [r7, #8]
 800f0f4:	0151      	lsls	r1, r2, #5
 800f0f6:	68fa      	ldr	r2, [r7, #12]
 800f0f8:	440a      	add	r2, r1
 800f0fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f0fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f102:	6013      	str	r3, [r2, #0]
 800f104:	e027      	b.n	800f156 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f106:	68bb      	ldr	r3, [r7, #8]
 800f108:	015a      	lsls	r2, r3, #5
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	4413      	add	r3, r2
 800f10e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	68ba      	ldr	r2, [r7, #8]
 800f116:	0151      	lsls	r1, r2, #5
 800f118:	68fa      	ldr	r2, [r7, #12]
 800f11a:	440a      	add	r2, r1
 800f11c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f120:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f124:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f126:	683b      	ldr	r3, [r7, #0]
 800f128:	791b      	ldrb	r3, [r3, #4]
 800f12a:	2b03      	cmp	r3, #3
 800f12c:	d003      	beq.n	800f136 <USB_EPClearStall+0x9e>
 800f12e:	683b      	ldr	r3, [r7, #0]
 800f130:	791b      	ldrb	r3, [r3, #4]
 800f132:	2b02      	cmp	r3, #2
 800f134:	d10f      	bne.n	800f156 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f136:	68bb      	ldr	r3, [r7, #8]
 800f138:	015a      	lsls	r2, r3, #5
 800f13a:	68fb      	ldr	r3, [r7, #12]
 800f13c:	4413      	add	r3, r2
 800f13e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	68ba      	ldr	r2, [r7, #8]
 800f146:	0151      	lsls	r1, r2, #5
 800f148:	68fa      	ldr	r2, [r7, #12]
 800f14a:	440a      	add	r2, r1
 800f14c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f150:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f154:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800f156:	2300      	movs	r3, #0
}
 800f158:	4618      	mov	r0, r3
 800f15a:	3714      	adds	r7, #20
 800f15c:	46bd      	mov	sp, r7
 800f15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f162:	4770      	bx	lr

0800f164 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800f164:	b480      	push	{r7}
 800f166:	b085      	sub	sp, #20
 800f168:	af00      	add	r7, sp, #0
 800f16a:	6078      	str	r0, [r7, #4]
 800f16c:	460b      	mov	r3, r1
 800f16e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	68fa      	ldr	r2, [r7, #12]
 800f17e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f182:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800f186:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f18e:	681a      	ldr	r2, [r3, #0]
 800f190:	78fb      	ldrb	r3, [r7, #3]
 800f192:	011b      	lsls	r3, r3, #4
 800f194:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800f198:	68f9      	ldr	r1, [r7, #12]
 800f19a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f19e:	4313      	orrs	r3, r2
 800f1a0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800f1a2:	2300      	movs	r3, #0
}
 800f1a4:	4618      	mov	r0, r3
 800f1a6:	3714      	adds	r7, #20
 800f1a8:	46bd      	mov	sp, r7
 800f1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ae:	4770      	bx	lr

0800f1b0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800f1b0:	b480      	push	{r7}
 800f1b2:	b085      	sub	sp, #20
 800f1b4:	af00      	add	r7, sp, #0
 800f1b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	68fa      	ldr	r2, [r7, #12]
 800f1c6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f1ca:	f023 0303 	bic.w	r3, r3, #3
 800f1ce:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f1d6:	685b      	ldr	r3, [r3, #4]
 800f1d8:	68fa      	ldr	r2, [r7, #12]
 800f1da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f1de:	f023 0302 	bic.w	r3, r3, #2
 800f1e2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f1e4:	2300      	movs	r3, #0
}
 800f1e6:	4618      	mov	r0, r3
 800f1e8:	3714      	adds	r7, #20
 800f1ea:	46bd      	mov	sp, r7
 800f1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1f0:	4770      	bx	lr

0800f1f2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800f1f2:	b480      	push	{r7}
 800f1f4:	b085      	sub	sp, #20
 800f1f6:	af00      	add	r7, sp, #0
 800f1f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	68fa      	ldr	r2, [r7, #12]
 800f208:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f20c:	f023 0303 	bic.w	r3, r3, #3
 800f210:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f212:	68fb      	ldr	r3, [r7, #12]
 800f214:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f218:	685b      	ldr	r3, [r3, #4]
 800f21a:	68fa      	ldr	r2, [r7, #12]
 800f21c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f220:	f043 0302 	orr.w	r3, r3, #2
 800f224:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f226:	2300      	movs	r3, #0
}
 800f228:	4618      	mov	r0, r3
 800f22a:	3714      	adds	r7, #20
 800f22c:	46bd      	mov	sp, r7
 800f22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f232:	4770      	bx	lr

0800f234 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800f234:	b480      	push	{r7}
 800f236:	b085      	sub	sp, #20
 800f238:	af00      	add	r7, sp, #0
 800f23a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	695b      	ldr	r3, [r3, #20]
 800f240:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	699b      	ldr	r3, [r3, #24]
 800f246:	68fa      	ldr	r2, [r7, #12]
 800f248:	4013      	ands	r3, r2
 800f24a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800f24c:	68fb      	ldr	r3, [r7, #12]
}
 800f24e:	4618      	mov	r0, r3
 800f250:	3714      	adds	r7, #20
 800f252:	46bd      	mov	sp, r7
 800f254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f258:	4770      	bx	lr

0800f25a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800f25a:	b480      	push	{r7}
 800f25c:	b085      	sub	sp, #20
 800f25e:	af00      	add	r7, sp, #0
 800f260:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f26c:	699b      	ldr	r3, [r3, #24]
 800f26e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f276:	69db      	ldr	r3, [r3, #28]
 800f278:	68ba      	ldr	r2, [r7, #8]
 800f27a:	4013      	ands	r3, r2
 800f27c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800f27e:	68bb      	ldr	r3, [r7, #8]
 800f280:	0c1b      	lsrs	r3, r3, #16
}
 800f282:	4618      	mov	r0, r3
 800f284:	3714      	adds	r7, #20
 800f286:	46bd      	mov	sp, r7
 800f288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f28c:	4770      	bx	lr

0800f28e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800f28e:	b480      	push	{r7}
 800f290:	b085      	sub	sp, #20
 800f292:	af00      	add	r7, sp, #0
 800f294:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f2a0:	699b      	ldr	r3, [r3, #24]
 800f2a2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f2aa:	69db      	ldr	r3, [r3, #28]
 800f2ac:	68ba      	ldr	r2, [r7, #8]
 800f2ae:	4013      	ands	r3, r2
 800f2b0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800f2b2:	68bb      	ldr	r3, [r7, #8]
 800f2b4:	b29b      	uxth	r3, r3
}
 800f2b6:	4618      	mov	r0, r3
 800f2b8:	3714      	adds	r7, #20
 800f2ba:	46bd      	mov	sp, r7
 800f2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2c0:	4770      	bx	lr

0800f2c2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f2c2:	b480      	push	{r7}
 800f2c4:	b085      	sub	sp, #20
 800f2c6:	af00      	add	r7, sp, #0
 800f2c8:	6078      	str	r0, [r7, #4]
 800f2ca:	460b      	mov	r3, r1
 800f2cc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800f2d2:	78fb      	ldrb	r3, [r7, #3]
 800f2d4:	015a      	lsls	r2, r3, #5
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	4413      	add	r3, r2
 800f2da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f2de:	689b      	ldr	r3, [r3, #8]
 800f2e0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f2e8:	695b      	ldr	r3, [r3, #20]
 800f2ea:	68ba      	ldr	r2, [r7, #8]
 800f2ec:	4013      	ands	r3, r2
 800f2ee:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f2f0:	68bb      	ldr	r3, [r7, #8]
}
 800f2f2:	4618      	mov	r0, r3
 800f2f4:	3714      	adds	r7, #20
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fc:	4770      	bx	lr

0800f2fe <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f2fe:	b480      	push	{r7}
 800f300:	b087      	sub	sp, #28
 800f302:	af00      	add	r7, sp, #0
 800f304:	6078      	str	r0, [r7, #4]
 800f306:	460b      	mov	r3, r1
 800f308:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800f30e:	697b      	ldr	r3, [r7, #20]
 800f310:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f314:	691b      	ldr	r3, [r3, #16]
 800f316:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800f318:	697b      	ldr	r3, [r7, #20]
 800f31a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f31e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f320:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800f322:	78fb      	ldrb	r3, [r7, #3]
 800f324:	f003 030f 	and.w	r3, r3, #15
 800f328:	68fa      	ldr	r2, [r7, #12]
 800f32a:	fa22 f303 	lsr.w	r3, r2, r3
 800f32e:	01db      	lsls	r3, r3, #7
 800f330:	b2db      	uxtb	r3, r3
 800f332:	693a      	ldr	r2, [r7, #16]
 800f334:	4313      	orrs	r3, r2
 800f336:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800f338:	78fb      	ldrb	r3, [r7, #3]
 800f33a:	015a      	lsls	r2, r3, #5
 800f33c:	697b      	ldr	r3, [r7, #20]
 800f33e:	4413      	add	r3, r2
 800f340:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f344:	689b      	ldr	r3, [r3, #8]
 800f346:	693a      	ldr	r2, [r7, #16]
 800f348:	4013      	ands	r3, r2
 800f34a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f34c:	68bb      	ldr	r3, [r7, #8]
}
 800f34e:	4618      	mov	r0, r3
 800f350:	371c      	adds	r7, #28
 800f352:	46bd      	mov	sp, r7
 800f354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f358:	4770      	bx	lr

0800f35a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800f35a:	b480      	push	{r7}
 800f35c:	b083      	sub	sp, #12
 800f35e:	af00      	add	r7, sp, #0
 800f360:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	695b      	ldr	r3, [r3, #20]
 800f366:	f003 0301 	and.w	r3, r3, #1
}
 800f36a:	4618      	mov	r0, r3
 800f36c:	370c      	adds	r7, #12
 800f36e:	46bd      	mov	sp, r7
 800f370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f374:	4770      	bx	lr

0800f376 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800f376:	b480      	push	{r7}
 800f378:	b085      	sub	sp, #20
 800f37a:	af00      	add	r7, sp, #0
 800f37c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	68fa      	ldr	r2, [r7, #12]
 800f38c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f390:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800f394:	f023 0307 	bic.w	r3, r3, #7
 800f398:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f3a0:	685b      	ldr	r3, [r3, #4]
 800f3a2:	68fa      	ldr	r2, [r7, #12]
 800f3a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f3a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f3ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f3ae:	2300      	movs	r3, #0
}
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	3714      	adds	r7, #20
 800f3b4:	46bd      	mov	sp, r7
 800f3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ba:	4770      	bx	lr

0800f3bc <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800f3bc:	b480      	push	{r7}
 800f3be:	b085      	sub	sp, #20
 800f3c0:	af00      	add	r7, sp, #0
 800f3c2:	6078      	str	r0, [r7, #4]
 800f3c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	333c      	adds	r3, #60	@ 0x3c
 800f3ce:	3304      	adds	r3, #4
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800f3d4:	68bb      	ldr	r3, [r7, #8]
 800f3d6:	4a1c      	ldr	r2, [pc, #112]	@ (800f448 <USB_EP0_OutStart+0x8c>)
 800f3d8:	4293      	cmp	r3, r2
 800f3da:	d90a      	bls.n	800f3f2 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f3e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f3ec:	d101      	bne.n	800f3f2 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800f3ee:	2300      	movs	r3, #0
 800f3f0:	e024      	b.n	800f43c <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f3f8:	461a      	mov	r2, r3
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f404:	691b      	ldr	r3, [r3, #16]
 800f406:	68fa      	ldr	r2, [r7, #12]
 800f408:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f40c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f410:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f418:	691b      	ldr	r3, [r3, #16]
 800f41a:	68fa      	ldr	r2, [r7, #12]
 800f41c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f420:	f043 0318 	orr.w	r3, r3, #24
 800f424:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f42c:	691b      	ldr	r3, [r3, #16]
 800f42e:	68fa      	ldr	r2, [r7, #12]
 800f430:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f434:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800f438:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800f43a:	2300      	movs	r3, #0
}
 800f43c:	4618      	mov	r0, r3
 800f43e:	3714      	adds	r7, #20
 800f440:	46bd      	mov	sp, r7
 800f442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f446:	4770      	bx	lr
 800f448:	4f54300a 	.word	0x4f54300a

0800f44c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f44c:	b480      	push	{r7}
 800f44e:	b085      	sub	sp, #20
 800f450:	af00      	add	r7, sp, #0
 800f452:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f454:	2300      	movs	r3, #0
 800f456:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	3301      	adds	r3, #1
 800f45c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	4a13      	ldr	r2, [pc, #76]	@ (800f4b0 <USB_CoreReset+0x64>)
 800f462:	4293      	cmp	r3, r2
 800f464:	d901      	bls.n	800f46a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f466:	2303      	movs	r3, #3
 800f468:	e01b      	b.n	800f4a2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	691b      	ldr	r3, [r3, #16]
 800f46e:	2b00      	cmp	r3, #0
 800f470:	daf2      	bge.n	800f458 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f472:	2300      	movs	r3, #0
 800f474:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	691b      	ldr	r3, [r3, #16]
 800f47a:	f043 0201 	orr.w	r2, r3, #1
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	3301      	adds	r3, #1
 800f486:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	4a09      	ldr	r2, [pc, #36]	@ (800f4b0 <USB_CoreReset+0x64>)
 800f48c:	4293      	cmp	r3, r2
 800f48e:	d901      	bls.n	800f494 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f490:	2303      	movs	r3, #3
 800f492:	e006      	b.n	800f4a2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	691b      	ldr	r3, [r3, #16]
 800f498:	f003 0301 	and.w	r3, r3, #1
 800f49c:	2b01      	cmp	r3, #1
 800f49e:	d0f0      	beq.n	800f482 <USB_CoreReset+0x36>

  return HAL_OK;
 800f4a0:	2300      	movs	r3, #0
}
 800f4a2:	4618      	mov	r0, r3
 800f4a4:	3714      	adds	r7, #20
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ac:	4770      	bx	lr
 800f4ae:	bf00      	nop
 800f4b0:	00030d40 	.word	0x00030d40

0800f4b4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f4b4:	b580      	push	{r7, lr}
 800f4b6:	b084      	sub	sp, #16
 800f4b8:	af00      	add	r7, sp, #0
 800f4ba:	6078      	str	r0, [r7, #4]
 800f4bc:	460b      	mov	r3, r1
 800f4be:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800f4c0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800f4c4:	f005 fc42 	bl	8014d4c <USBD_static_malloc>
 800f4c8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d109      	bne.n	800f4e4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	32b0      	adds	r2, #176	@ 0xb0
 800f4da:	2100      	movs	r1, #0
 800f4dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800f4e0:	2302      	movs	r3, #2
 800f4e2:	e0d4      	b.n	800f68e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800f4e4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800f4e8:	2100      	movs	r1, #0
 800f4ea:	68f8      	ldr	r0, [r7, #12]
 800f4ec:	f007 fbf9 	bl	8016ce2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	32b0      	adds	r2, #176	@ 0xb0
 800f4fa:	68f9      	ldr	r1, [r7, #12]
 800f4fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	32b0      	adds	r2, #176	@ 0xb0
 800f50a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	7c1b      	ldrb	r3, [r3, #16]
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d138      	bne.n	800f58e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800f51c:	4b5e      	ldr	r3, [pc, #376]	@ (800f698 <USBD_CDC_Init+0x1e4>)
 800f51e:	7819      	ldrb	r1, [r3, #0]
 800f520:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f524:	2202      	movs	r2, #2
 800f526:	6878      	ldr	r0, [r7, #4]
 800f528:	f005 f9fc 	bl	8014924 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800f52c:	4b5a      	ldr	r3, [pc, #360]	@ (800f698 <USBD_CDC_Init+0x1e4>)
 800f52e:	781b      	ldrb	r3, [r3, #0]
 800f530:	f003 020f 	and.w	r2, r3, #15
 800f534:	6879      	ldr	r1, [r7, #4]
 800f536:	4613      	mov	r3, r2
 800f538:	009b      	lsls	r3, r3, #2
 800f53a:	4413      	add	r3, r2
 800f53c:	009b      	lsls	r3, r3, #2
 800f53e:	440b      	add	r3, r1
 800f540:	3324      	adds	r3, #36	@ 0x24
 800f542:	2201      	movs	r2, #1
 800f544:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800f546:	4b55      	ldr	r3, [pc, #340]	@ (800f69c <USBD_CDC_Init+0x1e8>)
 800f548:	7819      	ldrb	r1, [r3, #0]
 800f54a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f54e:	2202      	movs	r2, #2
 800f550:	6878      	ldr	r0, [r7, #4]
 800f552:	f005 f9e7 	bl	8014924 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800f556:	4b51      	ldr	r3, [pc, #324]	@ (800f69c <USBD_CDC_Init+0x1e8>)
 800f558:	781b      	ldrb	r3, [r3, #0]
 800f55a:	f003 020f 	and.w	r2, r3, #15
 800f55e:	6879      	ldr	r1, [r7, #4]
 800f560:	4613      	mov	r3, r2
 800f562:	009b      	lsls	r3, r3, #2
 800f564:	4413      	add	r3, r2
 800f566:	009b      	lsls	r3, r3, #2
 800f568:	440b      	add	r3, r1
 800f56a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f56e:	2201      	movs	r2, #1
 800f570:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800f572:	4b4b      	ldr	r3, [pc, #300]	@ (800f6a0 <USBD_CDC_Init+0x1ec>)
 800f574:	781b      	ldrb	r3, [r3, #0]
 800f576:	f003 020f 	and.w	r2, r3, #15
 800f57a:	6879      	ldr	r1, [r7, #4]
 800f57c:	4613      	mov	r3, r2
 800f57e:	009b      	lsls	r3, r3, #2
 800f580:	4413      	add	r3, r2
 800f582:	009b      	lsls	r3, r3, #2
 800f584:	440b      	add	r3, r1
 800f586:	3326      	adds	r3, #38	@ 0x26
 800f588:	2210      	movs	r2, #16
 800f58a:	801a      	strh	r2, [r3, #0]
 800f58c:	e035      	b.n	800f5fa <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800f58e:	4b42      	ldr	r3, [pc, #264]	@ (800f698 <USBD_CDC_Init+0x1e4>)
 800f590:	7819      	ldrb	r1, [r3, #0]
 800f592:	2340      	movs	r3, #64	@ 0x40
 800f594:	2202      	movs	r2, #2
 800f596:	6878      	ldr	r0, [r7, #4]
 800f598:	f005 f9c4 	bl	8014924 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800f59c:	4b3e      	ldr	r3, [pc, #248]	@ (800f698 <USBD_CDC_Init+0x1e4>)
 800f59e:	781b      	ldrb	r3, [r3, #0]
 800f5a0:	f003 020f 	and.w	r2, r3, #15
 800f5a4:	6879      	ldr	r1, [r7, #4]
 800f5a6:	4613      	mov	r3, r2
 800f5a8:	009b      	lsls	r3, r3, #2
 800f5aa:	4413      	add	r3, r2
 800f5ac:	009b      	lsls	r3, r3, #2
 800f5ae:	440b      	add	r3, r1
 800f5b0:	3324      	adds	r3, #36	@ 0x24
 800f5b2:	2201      	movs	r2, #1
 800f5b4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800f5b6:	4b39      	ldr	r3, [pc, #228]	@ (800f69c <USBD_CDC_Init+0x1e8>)
 800f5b8:	7819      	ldrb	r1, [r3, #0]
 800f5ba:	2340      	movs	r3, #64	@ 0x40
 800f5bc:	2202      	movs	r2, #2
 800f5be:	6878      	ldr	r0, [r7, #4]
 800f5c0:	f005 f9b0 	bl	8014924 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800f5c4:	4b35      	ldr	r3, [pc, #212]	@ (800f69c <USBD_CDC_Init+0x1e8>)
 800f5c6:	781b      	ldrb	r3, [r3, #0]
 800f5c8:	f003 020f 	and.w	r2, r3, #15
 800f5cc:	6879      	ldr	r1, [r7, #4]
 800f5ce:	4613      	mov	r3, r2
 800f5d0:	009b      	lsls	r3, r3, #2
 800f5d2:	4413      	add	r3, r2
 800f5d4:	009b      	lsls	r3, r3, #2
 800f5d6:	440b      	add	r3, r1
 800f5d8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f5dc:	2201      	movs	r2, #1
 800f5de:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800f5e0:	4b2f      	ldr	r3, [pc, #188]	@ (800f6a0 <USBD_CDC_Init+0x1ec>)
 800f5e2:	781b      	ldrb	r3, [r3, #0]
 800f5e4:	f003 020f 	and.w	r2, r3, #15
 800f5e8:	6879      	ldr	r1, [r7, #4]
 800f5ea:	4613      	mov	r3, r2
 800f5ec:	009b      	lsls	r3, r3, #2
 800f5ee:	4413      	add	r3, r2
 800f5f0:	009b      	lsls	r3, r3, #2
 800f5f2:	440b      	add	r3, r1
 800f5f4:	3326      	adds	r3, #38	@ 0x26
 800f5f6:	2210      	movs	r2, #16
 800f5f8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800f5fa:	4b29      	ldr	r3, [pc, #164]	@ (800f6a0 <USBD_CDC_Init+0x1ec>)
 800f5fc:	7819      	ldrb	r1, [r3, #0]
 800f5fe:	2308      	movs	r3, #8
 800f600:	2203      	movs	r2, #3
 800f602:	6878      	ldr	r0, [r7, #4]
 800f604:	f005 f98e 	bl	8014924 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800f608:	4b25      	ldr	r3, [pc, #148]	@ (800f6a0 <USBD_CDC_Init+0x1ec>)
 800f60a:	781b      	ldrb	r3, [r3, #0]
 800f60c:	f003 020f 	and.w	r2, r3, #15
 800f610:	6879      	ldr	r1, [r7, #4]
 800f612:	4613      	mov	r3, r2
 800f614:	009b      	lsls	r3, r3, #2
 800f616:	4413      	add	r3, r2
 800f618:	009b      	lsls	r3, r3, #2
 800f61a:	440b      	add	r3, r1
 800f61c:	3324      	adds	r3, #36	@ 0x24
 800f61e:	2201      	movs	r2, #1
 800f620:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	2200      	movs	r2, #0
 800f626:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f630:	687a      	ldr	r2, [r7, #4]
 800f632:	33b0      	adds	r3, #176	@ 0xb0
 800f634:	009b      	lsls	r3, r3, #2
 800f636:	4413      	add	r3, r2
 800f638:	685b      	ldr	r3, [r3, #4]
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	2200      	movs	r2, #0
 800f642:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	2200      	movs	r2, #0
 800f64a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800f654:	2b00      	cmp	r3, #0
 800f656:	d101      	bne.n	800f65c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800f658:	2302      	movs	r3, #2
 800f65a:	e018      	b.n	800f68e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	7c1b      	ldrb	r3, [r3, #16]
 800f660:	2b00      	cmp	r3, #0
 800f662:	d10a      	bne.n	800f67a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800f664:	4b0d      	ldr	r3, [pc, #52]	@ (800f69c <USBD_CDC_Init+0x1e8>)
 800f666:	7819      	ldrb	r1, [r3, #0]
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f66e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f672:	6878      	ldr	r0, [r7, #4]
 800f674:	f005 fad0 	bl	8014c18 <USBD_LL_PrepareReceive>
 800f678:	e008      	b.n	800f68c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800f67a:	4b08      	ldr	r3, [pc, #32]	@ (800f69c <USBD_CDC_Init+0x1e8>)
 800f67c:	7819      	ldrb	r1, [r3, #0]
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f684:	2340      	movs	r3, #64	@ 0x40
 800f686:	6878      	ldr	r0, [r7, #4]
 800f688:	f005 fac6 	bl	8014c18 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f68c:	2300      	movs	r3, #0
}
 800f68e:	4618      	mov	r0, r3
 800f690:	3710      	adds	r7, #16
 800f692:	46bd      	mov	sp, r7
 800f694:	bd80      	pop	{r7, pc}
 800f696:	bf00      	nop
 800f698:	2000032b 	.word	0x2000032b
 800f69c:	2000032c 	.word	0x2000032c
 800f6a0:	2000032d 	.word	0x2000032d

0800f6a4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b082      	sub	sp, #8
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	6078      	str	r0, [r7, #4]
 800f6ac:	460b      	mov	r3, r1
 800f6ae:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800f6b0:	4b3a      	ldr	r3, [pc, #232]	@ (800f79c <USBD_CDC_DeInit+0xf8>)
 800f6b2:	781b      	ldrb	r3, [r3, #0]
 800f6b4:	4619      	mov	r1, r3
 800f6b6:	6878      	ldr	r0, [r7, #4]
 800f6b8:	f005 f972 	bl	80149a0 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800f6bc:	4b37      	ldr	r3, [pc, #220]	@ (800f79c <USBD_CDC_DeInit+0xf8>)
 800f6be:	781b      	ldrb	r3, [r3, #0]
 800f6c0:	f003 020f 	and.w	r2, r3, #15
 800f6c4:	6879      	ldr	r1, [r7, #4]
 800f6c6:	4613      	mov	r3, r2
 800f6c8:	009b      	lsls	r3, r3, #2
 800f6ca:	4413      	add	r3, r2
 800f6cc:	009b      	lsls	r3, r3, #2
 800f6ce:	440b      	add	r3, r1
 800f6d0:	3324      	adds	r3, #36	@ 0x24
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800f6d6:	4b32      	ldr	r3, [pc, #200]	@ (800f7a0 <USBD_CDC_DeInit+0xfc>)
 800f6d8:	781b      	ldrb	r3, [r3, #0]
 800f6da:	4619      	mov	r1, r3
 800f6dc:	6878      	ldr	r0, [r7, #4]
 800f6de:	f005 f95f 	bl	80149a0 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800f6e2:	4b2f      	ldr	r3, [pc, #188]	@ (800f7a0 <USBD_CDC_DeInit+0xfc>)
 800f6e4:	781b      	ldrb	r3, [r3, #0]
 800f6e6:	f003 020f 	and.w	r2, r3, #15
 800f6ea:	6879      	ldr	r1, [r7, #4]
 800f6ec:	4613      	mov	r3, r2
 800f6ee:	009b      	lsls	r3, r3, #2
 800f6f0:	4413      	add	r3, r2
 800f6f2:	009b      	lsls	r3, r3, #2
 800f6f4:	440b      	add	r3, r1
 800f6f6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f6fa:	2200      	movs	r2, #0
 800f6fc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800f6fe:	4b29      	ldr	r3, [pc, #164]	@ (800f7a4 <USBD_CDC_DeInit+0x100>)
 800f700:	781b      	ldrb	r3, [r3, #0]
 800f702:	4619      	mov	r1, r3
 800f704:	6878      	ldr	r0, [r7, #4]
 800f706:	f005 f94b 	bl	80149a0 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800f70a:	4b26      	ldr	r3, [pc, #152]	@ (800f7a4 <USBD_CDC_DeInit+0x100>)
 800f70c:	781b      	ldrb	r3, [r3, #0]
 800f70e:	f003 020f 	and.w	r2, r3, #15
 800f712:	6879      	ldr	r1, [r7, #4]
 800f714:	4613      	mov	r3, r2
 800f716:	009b      	lsls	r3, r3, #2
 800f718:	4413      	add	r3, r2
 800f71a:	009b      	lsls	r3, r3, #2
 800f71c:	440b      	add	r3, r1
 800f71e:	3324      	adds	r3, #36	@ 0x24
 800f720:	2200      	movs	r2, #0
 800f722:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800f724:	4b1f      	ldr	r3, [pc, #124]	@ (800f7a4 <USBD_CDC_DeInit+0x100>)
 800f726:	781b      	ldrb	r3, [r3, #0]
 800f728:	f003 020f 	and.w	r2, r3, #15
 800f72c:	6879      	ldr	r1, [r7, #4]
 800f72e:	4613      	mov	r3, r2
 800f730:	009b      	lsls	r3, r3, #2
 800f732:	4413      	add	r3, r2
 800f734:	009b      	lsls	r3, r3, #2
 800f736:	440b      	add	r3, r1
 800f738:	3326      	adds	r3, #38	@ 0x26
 800f73a:	2200      	movs	r2, #0
 800f73c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	32b0      	adds	r2, #176	@ 0xb0
 800f748:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d01f      	beq.n	800f790 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f756:	687a      	ldr	r2, [r7, #4]
 800f758:	33b0      	adds	r3, #176	@ 0xb0
 800f75a:	009b      	lsls	r3, r3, #2
 800f75c:	4413      	add	r3, r2
 800f75e:	685b      	ldr	r3, [r3, #4]
 800f760:	685b      	ldr	r3, [r3, #4]
 800f762:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	32b0      	adds	r2, #176	@ 0xb0
 800f76e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f772:	4618      	mov	r0, r3
 800f774:	f005 faf8 	bl	8014d68 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	32b0      	adds	r2, #176	@ 0xb0
 800f782:	2100      	movs	r1, #0
 800f784:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	2200      	movs	r2, #0
 800f78c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800f790:	2300      	movs	r3, #0
}
 800f792:	4618      	mov	r0, r3
 800f794:	3708      	adds	r7, #8
 800f796:	46bd      	mov	sp, r7
 800f798:	bd80      	pop	{r7, pc}
 800f79a:	bf00      	nop
 800f79c:	2000032b 	.word	0x2000032b
 800f7a0:	2000032c 	.word	0x2000032c
 800f7a4:	2000032d 	.word	0x2000032d

0800f7a8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b086      	sub	sp, #24
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	6078      	str	r0, [r7, #4]
 800f7b0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	32b0      	adds	r2, #176	@ 0xb0
 800f7bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7c0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800f7c2:	2300      	movs	r3, #0
 800f7c4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800f7c6:	2300      	movs	r3, #0
 800f7c8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800f7ce:	693b      	ldr	r3, [r7, #16]
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d101      	bne.n	800f7d8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800f7d4:	2303      	movs	r3, #3
 800f7d6:	e0bf      	b.n	800f958 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f7d8:	683b      	ldr	r3, [r7, #0]
 800f7da:	781b      	ldrb	r3, [r3, #0]
 800f7dc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d050      	beq.n	800f886 <USBD_CDC_Setup+0xde>
 800f7e4:	2b20      	cmp	r3, #32
 800f7e6:	f040 80af 	bne.w	800f948 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800f7ea:	683b      	ldr	r3, [r7, #0]
 800f7ec:	88db      	ldrh	r3, [r3, #6]
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d03a      	beq.n	800f868 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800f7f2:	683b      	ldr	r3, [r7, #0]
 800f7f4:	781b      	ldrb	r3, [r3, #0]
 800f7f6:	b25b      	sxtb	r3, r3
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	da1b      	bge.n	800f834 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f802:	687a      	ldr	r2, [r7, #4]
 800f804:	33b0      	adds	r3, #176	@ 0xb0
 800f806:	009b      	lsls	r3, r3, #2
 800f808:	4413      	add	r3, r2
 800f80a:	685b      	ldr	r3, [r3, #4]
 800f80c:	689b      	ldr	r3, [r3, #8]
 800f80e:	683a      	ldr	r2, [r7, #0]
 800f810:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800f812:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800f814:	683a      	ldr	r2, [r7, #0]
 800f816:	88d2      	ldrh	r2, [r2, #6]
 800f818:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800f81a:	683b      	ldr	r3, [r7, #0]
 800f81c:	88db      	ldrh	r3, [r3, #6]
 800f81e:	2b07      	cmp	r3, #7
 800f820:	bf28      	it	cs
 800f822:	2307      	movcs	r3, #7
 800f824:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800f826:	693b      	ldr	r3, [r7, #16]
 800f828:	89fa      	ldrh	r2, [r7, #14]
 800f82a:	4619      	mov	r1, r3
 800f82c:	6878      	ldr	r0, [r7, #4]
 800f82e:	f001 fdb1 	bl	8011394 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800f832:	e090      	b.n	800f956 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800f834:	683b      	ldr	r3, [r7, #0]
 800f836:	785a      	ldrb	r2, [r3, #1]
 800f838:	693b      	ldr	r3, [r7, #16]
 800f83a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800f83e:	683b      	ldr	r3, [r7, #0]
 800f840:	88db      	ldrh	r3, [r3, #6]
 800f842:	2b3f      	cmp	r3, #63	@ 0x3f
 800f844:	d803      	bhi.n	800f84e <USBD_CDC_Setup+0xa6>
 800f846:	683b      	ldr	r3, [r7, #0]
 800f848:	88db      	ldrh	r3, [r3, #6]
 800f84a:	b2da      	uxtb	r2, r3
 800f84c:	e000      	b.n	800f850 <USBD_CDC_Setup+0xa8>
 800f84e:	2240      	movs	r2, #64	@ 0x40
 800f850:	693b      	ldr	r3, [r7, #16]
 800f852:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800f856:	6939      	ldr	r1, [r7, #16]
 800f858:	693b      	ldr	r3, [r7, #16]
 800f85a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800f85e:	461a      	mov	r2, r3
 800f860:	6878      	ldr	r0, [r7, #4]
 800f862:	f001 fdc3 	bl	80113ec <USBD_CtlPrepareRx>
      break;
 800f866:	e076      	b.n	800f956 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f86e:	687a      	ldr	r2, [r7, #4]
 800f870:	33b0      	adds	r3, #176	@ 0xb0
 800f872:	009b      	lsls	r3, r3, #2
 800f874:	4413      	add	r3, r2
 800f876:	685b      	ldr	r3, [r3, #4]
 800f878:	689b      	ldr	r3, [r3, #8]
 800f87a:	683a      	ldr	r2, [r7, #0]
 800f87c:	7850      	ldrb	r0, [r2, #1]
 800f87e:	2200      	movs	r2, #0
 800f880:	6839      	ldr	r1, [r7, #0]
 800f882:	4798      	blx	r3
      break;
 800f884:	e067      	b.n	800f956 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f886:	683b      	ldr	r3, [r7, #0]
 800f888:	785b      	ldrb	r3, [r3, #1]
 800f88a:	2b0b      	cmp	r3, #11
 800f88c:	d851      	bhi.n	800f932 <USBD_CDC_Setup+0x18a>
 800f88e:	a201      	add	r2, pc, #4	@ (adr r2, 800f894 <USBD_CDC_Setup+0xec>)
 800f890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f894:	0800f8c5 	.word	0x0800f8c5
 800f898:	0800f941 	.word	0x0800f941
 800f89c:	0800f933 	.word	0x0800f933
 800f8a0:	0800f933 	.word	0x0800f933
 800f8a4:	0800f933 	.word	0x0800f933
 800f8a8:	0800f933 	.word	0x0800f933
 800f8ac:	0800f933 	.word	0x0800f933
 800f8b0:	0800f933 	.word	0x0800f933
 800f8b4:	0800f933 	.word	0x0800f933
 800f8b8:	0800f933 	.word	0x0800f933
 800f8bc:	0800f8ef 	.word	0x0800f8ef
 800f8c0:	0800f919 	.word	0x0800f919
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f8ca:	b2db      	uxtb	r3, r3
 800f8cc:	2b03      	cmp	r3, #3
 800f8ce:	d107      	bne.n	800f8e0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f8d0:	f107 030a 	add.w	r3, r7, #10
 800f8d4:	2202      	movs	r2, #2
 800f8d6:	4619      	mov	r1, r3
 800f8d8:	6878      	ldr	r0, [r7, #4]
 800f8da:	f001 fd5b 	bl	8011394 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f8de:	e032      	b.n	800f946 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800f8e0:	6839      	ldr	r1, [r7, #0]
 800f8e2:	6878      	ldr	r0, [r7, #4]
 800f8e4:	f001 fce5 	bl	80112b2 <USBD_CtlError>
            ret = USBD_FAIL;
 800f8e8:	2303      	movs	r3, #3
 800f8ea:	75fb      	strb	r3, [r7, #23]
          break;
 800f8ec:	e02b      	b.n	800f946 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f8f4:	b2db      	uxtb	r3, r3
 800f8f6:	2b03      	cmp	r3, #3
 800f8f8:	d107      	bne.n	800f90a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800f8fa:	f107 030d 	add.w	r3, r7, #13
 800f8fe:	2201      	movs	r2, #1
 800f900:	4619      	mov	r1, r3
 800f902:	6878      	ldr	r0, [r7, #4]
 800f904:	f001 fd46 	bl	8011394 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f908:	e01d      	b.n	800f946 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800f90a:	6839      	ldr	r1, [r7, #0]
 800f90c:	6878      	ldr	r0, [r7, #4]
 800f90e:	f001 fcd0 	bl	80112b2 <USBD_CtlError>
            ret = USBD_FAIL;
 800f912:	2303      	movs	r3, #3
 800f914:	75fb      	strb	r3, [r7, #23]
          break;
 800f916:	e016      	b.n	800f946 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f91e:	b2db      	uxtb	r3, r3
 800f920:	2b03      	cmp	r3, #3
 800f922:	d00f      	beq.n	800f944 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800f924:	6839      	ldr	r1, [r7, #0]
 800f926:	6878      	ldr	r0, [r7, #4]
 800f928:	f001 fcc3 	bl	80112b2 <USBD_CtlError>
            ret = USBD_FAIL;
 800f92c:	2303      	movs	r3, #3
 800f92e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800f930:	e008      	b.n	800f944 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800f932:	6839      	ldr	r1, [r7, #0]
 800f934:	6878      	ldr	r0, [r7, #4]
 800f936:	f001 fcbc 	bl	80112b2 <USBD_CtlError>
          ret = USBD_FAIL;
 800f93a:	2303      	movs	r3, #3
 800f93c:	75fb      	strb	r3, [r7, #23]
          break;
 800f93e:	e002      	b.n	800f946 <USBD_CDC_Setup+0x19e>
          break;
 800f940:	bf00      	nop
 800f942:	e008      	b.n	800f956 <USBD_CDC_Setup+0x1ae>
          break;
 800f944:	bf00      	nop
      }
      break;
 800f946:	e006      	b.n	800f956 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800f948:	6839      	ldr	r1, [r7, #0]
 800f94a:	6878      	ldr	r0, [r7, #4]
 800f94c:	f001 fcb1 	bl	80112b2 <USBD_CtlError>
      ret = USBD_FAIL;
 800f950:	2303      	movs	r3, #3
 800f952:	75fb      	strb	r3, [r7, #23]
      break;
 800f954:	bf00      	nop
  }

  return (uint8_t)ret;
 800f956:	7dfb      	ldrb	r3, [r7, #23]
}
 800f958:	4618      	mov	r0, r3
 800f95a:	3718      	adds	r7, #24
 800f95c:	46bd      	mov	sp, r7
 800f95e:	bd80      	pop	{r7, pc}

0800f960 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f960:	b580      	push	{r7, lr}
 800f962:	b084      	sub	sp, #16
 800f964:	af00      	add	r7, sp, #0
 800f966:	6078      	str	r0, [r7, #4]
 800f968:	460b      	mov	r3, r1
 800f96a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f972:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	32b0      	adds	r2, #176	@ 0xb0
 800f97e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f982:	2b00      	cmp	r3, #0
 800f984:	d101      	bne.n	800f98a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800f986:	2303      	movs	r3, #3
 800f988:	e065      	b.n	800fa56 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	32b0      	adds	r2, #176	@ 0xb0
 800f994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f998:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800f99a:	78fb      	ldrb	r3, [r7, #3]
 800f99c:	f003 020f 	and.w	r2, r3, #15
 800f9a0:	6879      	ldr	r1, [r7, #4]
 800f9a2:	4613      	mov	r3, r2
 800f9a4:	009b      	lsls	r3, r3, #2
 800f9a6:	4413      	add	r3, r2
 800f9a8:	009b      	lsls	r3, r3, #2
 800f9aa:	440b      	add	r3, r1
 800f9ac:	3318      	adds	r3, #24
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d02f      	beq.n	800fa14 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800f9b4:	78fb      	ldrb	r3, [r7, #3]
 800f9b6:	f003 020f 	and.w	r2, r3, #15
 800f9ba:	6879      	ldr	r1, [r7, #4]
 800f9bc:	4613      	mov	r3, r2
 800f9be:	009b      	lsls	r3, r3, #2
 800f9c0:	4413      	add	r3, r2
 800f9c2:	009b      	lsls	r3, r3, #2
 800f9c4:	440b      	add	r3, r1
 800f9c6:	3318      	adds	r3, #24
 800f9c8:	681a      	ldr	r2, [r3, #0]
 800f9ca:	78fb      	ldrb	r3, [r7, #3]
 800f9cc:	f003 010f 	and.w	r1, r3, #15
 800f9d0:	68f8      	ldr	r0, [r7, #12]
 800f9d2:	460b      	mov	r3, r1
 800f9d4:	00db      	lsls	r3, r3, #3
 800f9d6:	440b      	add	r3, r1
 800f9d8:	009b      	lsls	r3, r3, #2
 800f9da:	4403      	add	r3, r0
 800f9dc:	3344      	adds	r3, #68	@ 0x44
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	fbb2 f1f3 	udiv	r1, r2, r3
 800f9e4:	fb01 f303 	mul.w	r3, r1, r3
 800f9e8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d112      	bne.n	800fa14 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800f9ee:	78fb      	ldrb	r3, [r7, #3]
 800f9f0:	f003 020f 	and.w	r2, r3, #15
 800f9f4:	6879      	ldr	r1, [r7, #4]
 800f9f6:	4613      	mov	r3, r2
 800f9f8:	009b      	lsls	r3, r3, #2
 800f9fa:	4413      	add	r3, r2
 800f9fc:	009b      	lsls	r3, r3, #2
 800f9fe:	440b      	add	r3, r1
 800fa00:	3318      	adds	r3, #24
 800fa02:	2200      	movs	r2, #0
 800fa04:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800fa06:	78f9      	ldrb	r1, [r7, #3]
 800fa08:	2300      	movs	r3, #0
 800fa0a:	2200      	movs	r2, #0
 800fa0c:	6878      	ldr	r0, [r7, #4]
 800fa0e:	f005 f8cb 	bl	8014ba8 <USBD_LL_Transmit>
 800fa12:	e01f      	b.n	800fa54 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800fa14:	68bb      	ldr	r3, [r7, #8]
 800fa16:	2200      	movs	r2, #0
 800fa18:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fa22:	687a      	ldr	r2, [r7, #4]
 800fa24:	33b0      	adds	r3, #176	@ 0xb0
 800fa26:	009b      	lsls	r3, r3, #2
 800fa28:	4413      	add	r3, r2
 800fa2a:	685b      	ldr	r3, [r3, #4]
 800fa2c:	691b      	ldr	r3, [r3, #16]
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d010      	beq.n	800fa54 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fa38:	687a      	ldr	r2, [r7, #4]
 800fa3a:	33b0      	adds	r3, #176	@ 0xb0
 800fa3c:	009b      	lsls	r3, r3, #2
 800fa3e:	4413      	add	r3, r2
 800fa40:	685b      	ldr	r3, [r3, #4]
 800fa42:	691b      	ldr	r3, [r3, #16]
 800fa44:	68ba      	ldr	r2, [r7, #8]
 800fa46:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800fa4a:	68ba      	ldr	r2, [r7, #8]
 800fa4c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800fa50:	78fa      	ldrb	r2, [r7, #3]
 800fa52:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800fa54:	2300      	movs	r3, #0
}
 800fa56:	4618      	mov	r0, r3
 800fa58:	3710      	adds	r7, #16
 800fa5a:	46bd      	mov	sp, r7
 800fa5c:	bd80      	pop	{r7, pc}

0800fa5e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fa5e:	b580      	push	{r7, lr}
 800fa60:	b084      	sub	sp, #16
 800fa62:	af00      	add	r7, sp, #0
 800fa64:	6078      	str	r0, [r7, #4]
 800fa66:	460b      	mov	r3, r1
 800fa68:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	32b0      	adds	r2, #176	@ 0xb0
 800fa74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa78:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	32b0      	adds	r2, #176	@ 0xb0
 800fa84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d101      	bne.n	800fa90 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800fa8c:	2303      	movs	r3, #3
 800fa8e:	e01a      	b.n	800fac6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800fa90:	78fb      	ldrb	r3, [r7, #3]
 800fa92:	4619      	mov	r1, r3
 800fa94:	6878      	ldr	r0, [r7, #4]
 800fa96:	f005 f8f7 	bl	8014c88 <USBD_LL_GetRxDataSize>
 800fa9a:	4602      	mov	r2, r0
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800faa8:	687a      	ldr	r2, [r7, #4]
 800faaa:	33b0      	adds	r3, #176	@ 0xb0
 800faac:	009b      	lsls	r3, r3, #2
 800faae:	4413      	add	r3, r2
 800fab0:	685b      	ldr	r3, [r3, #4]
 800fab2:	68db      	ldr	r3, [r3, #12]
 800fab4:	68fa      	ldr	r2, [r7, #12]
 800fab6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800faba:	68fa      	ldr	r2, [r7, #12]
 800fabc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800fac0:	4611      	mov	r1, r2
 800fac2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800fac4:	2300      	movs	r3, #0
}
 800fac6:	4618      	mov	r0, r3
 800fac8:	3710      	adds	r7, #16
 800faca:	46bd      	mov	sp, r7
 800facc:	bd80      	pop	{r7, pc}

0800face <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800face:	b580      	push	{r7, lr}
 800fad0:	b084      	sub	sp, #16
 800fad2:	af00      	add	r7, sp, #0
 800fad4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	32b0      	adds	r2, #176	@ 0xb0
 800fae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fae4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d101      	bne.n	800faf0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800faec:	2303      	movs	r3, #3
 800faee:	e024      	b.n	800fb3a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800faf6:	687a      	ldr	r2, [r7, #4]
 800faf8:	33b0      	adds	r3, #176	@ 0xb0
 800fafa:	009b      	lsls	r3, r3, #2
 800fafc:	4413      	add	r3, r2
 800fafe:	685b      	ldr	r3, [r3, #4]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d019      	beq.n	800fb38 <USBD_CDC_EP0_RxReady+0x6a>
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800fb0a:	2bff      	cmp	r3, #255	@ 0xff
 800fb0c:	d014      	beq.n	800fb38 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fb14:	687a      	ldr	r2, [r7, #4]
 800fb16:	33b0      	adds	r3, #176	@ 0xb0
 800fb18:	009b      	lsls	r3, r3, #2
 800fb1a:	4413      	add	r3, r2
 800fb1c:	685b      	ldr	r3, [r3, #4]
 800fb1e:	689b      	ldr	r3, [r3, #8]
 800fb20:	68fa      	ldr	r2, [r7, #12]
 800fb22:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800fb26:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800fb28:	68fa      	ldr	r2, [r7, #12]
 800fb2a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800fb2e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800fb30:	68fb      	ldr	r3, [r7, #12]
 800fb32:	22ff      	movs	r2, #255	@ 0xff
 800fb34:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800fb38:	2300      	movs	r3, #0
}
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	3710      	adds	r7, #16
 800fb3e:	46bd      	mov	sp, r7
 800fb40:	bd80      	pop	{r7, pc}
	...

0800fb44 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800fb44:	b580      	push	{r7, lr}
 800fb46:	b086      	sub	sp, #24
 800fb48:	af00      	add	r7, sp, #0
 800fb4a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800fb4c:	2182      	movs	r1, #130	@ 0x82
 800fb4e:	4818      	ldr	r0, [pc, #96]	@ (800fbb0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800fb50:	f000 fd4f 	bl	80105f2 <USBD_GetEpDesc>
 800fb54:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800fb56:	2101      	movs	r1, #1
 800fb58:	4815      	ldr	r0, [pc, #84]	@ (800fbb0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800fb5a:	f000 fd4a 	bl	80105f2 <USBD_GetEpDesc>
 800fb5e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800fb60:	2181      	movs	r1, #129	@ 0x81
 800fb62:	4813      	ldr	r0, [pc, #76]	@ (800fbb0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800fb64:	f000 fd45 	bl	80105f2 <USBD_GetEpDesc>
 800fb68:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800fb6a:	697b      	ldr	r3, [r7, #20]
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d002      	beq.n	800fb76 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800fb70:	697b      	ldr	r3, [r7, #20]
 800fb72:	2210      	movs	r2, #16
 800fb74:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800fb76:	693b      	ldr	r3, [r7, #16]
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d006      	beq.n	800fb8a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800fb7c:	693b      	ldr	r3, [r7, #16]
 800fb7e:	2200      	movs	r2, #0
 800fb80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fb84:	711a      	strb	r2, [r3, #4]
 800fb86:	2200      	movs	r2, #0
 800fb88:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d006      	beq.n	800fb9e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	2200      	movs	r2, #0
 800fb94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fb98:	711a      	strb	r2, [r3, #4]
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	2243      	movs	r2, #67	@ 0x43
 800fba2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800fba4:	4b02      	ldr	r3, [pc, #8]	@ (800fbb0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800fba6:	4618      	mov	r0, r3
 800fba8:	3718      	adds	r7, #24
 800fbaa:	46bd      	mov	sp, r7
 800fbac:	bd80      	pop	{r7, pc}
 800fbae:	bf00      	nop
 800fbb0:	200002e8 	.word	0x200002e8

0800fbb4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800fbb4:	b580      	push	{r7, lr}
 800fbb6:	b086      	sub	sp, #24
 800fbb8:	af00      	add	r7, sp, #0
 800fbba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800fbbc:	2182      	movs	r1, #130	@ 0x82
 800fbbe:	4818      	ldr	r0, [pc, #96]	@ (800fc20 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800fbc0:	f000 fd17 	bl	80105f2 <USBD_GetEpDesc>
 800fbc4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800fbc6:	2101      	movs	r1, #1
 800fbc8:	4815      	ldr	r0, [pc, #84]	@ (800fc20 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800fbca:	f000 fd12 	bl	80105f2 <USBD_GetEpDesc>
 800fbce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800fbd0:	2181      	movs	r1, #129	@ 0x81
 800fbd2:	4813      	ldr	r0, [pc, #76]	@ (800fc20 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800fbd4:	f000 fd0d 	bl	80105f2 <USBD_GetEpDesc>
 800fbd8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800fbda:	697b      	ldr	r3, [r7, #20]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d002      	beq.n	800fbe6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800fbe0:	697b      	ldr	r3, [r7, #20]
 800fbe2:	2210      	movs	r2, #16
 800fbe4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800fbe6:	693b      	ldr	r3, [r7, #16]
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d006      	beq.n	800fbfa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800fbec:	693b      	ldr	r3, [r7, #16]
 800fbee:	2200      	movs	r2, #0
 800fbf0:	711a      	strb	r2, [r3, #4]
 800fbf2:	2200      	movs	r2, #0
 800fbf4:	f042 0202 	orr.w	r2, r2, #2
 800fbf8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d006      	beq.n	800fc0e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	2200      	movs	r2, #0
 800fc04:	711a      	strb	r2, [r3, #4]
 800fc06:	2200      	movs	r2, #0
 800fc08:	f042 0202 	orr.w	r2, r2, #2
 800fc0c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	2243      	movs	r2, #67	@ 0x43
 800fc12:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800fc14:	4b02      	ldr	r3, [pc, #8]	@ (800fc20 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800fc16:	4618      	mov	r0, r3
 800fc18:	3718      	adds	r7, #24
 800fc1a:	46bd      	mov	sp, r7
 800fc1c:	bd80      	pop	{r7, pc}
 800fc1e:	bf00      	nop
 800fc20:	200002e8 	.word	0x200002e8

0800fc24 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b086      	sub	sp, #24
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800fc2c:	2182      	movs	r1, #130	@ 0x82
 800fc2e:	4818      	ldr	r0, [pc, #96]	@ (800fc90 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800fc30:	f000 fcdf 	bl	80105f2 <USBD_GetEpDesc>
 800fc34:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800fc36:	2101      	movs	r1, #1
 800fc38:	4815      	ldr	r0, [pc, #84]	@ (800fc90 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800fc3a:	f000 fcda 	bl	80105f2 <USBD_GetEpDesc>
 800fc3e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800fc40:	2181      	movs	r1, #129	@ 0x81
 800fc42:	4813      	ldr	r0, [pc, #76]	@ (800fc90 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800fc44:	f000 fcd5 	bl	80105f2 <USBD_GetEpDesc>
 800fc48:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800fc4a:	697b      	ldr	r3, [r7, #20]
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d002      	beq.n	800fc56 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800fc50:	697b      	ldr	r3, [r7, #20]
 800fc52:	2210      	movs	r2, #16
 800fc54:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800fc56:	693b      	ldr	r3, [r7, #16]
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d006      	beq.n	800fc6a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800fc5c:	693b      	ldr	r3, [r7, #16]
 800fc5e:	2200      	movs	r2, #0
 800fc60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fc64:	711a      	strb	r2, [r3, #4]
 800fc66:	2200      	movs	r2, #0
 800fc68:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d006      	beq.n	800fc7e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	2200      	movs	r2, #0
 800fc74:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800fc78:	711a      	strb	r2, [r3, #4]
 800fc7a:	2200      	movs	r2, #0
 800fc7c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	2243      	movs	r2, #67	@ 0x43
 800fc82:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800fc84:	4b02      	ldr	r3, [pc, #8]	@ (800fc90 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800fc86:	4618      	mov	r0, r3
 800fc88:	3718      	adds	r7, #24
 800fc8a:	46bd      	mov	sp, r7
 800fc8c:	bd80      	pop	{r7, pc}
 800fc8e:	bf00      	nop
 800fc90:	200002e8 	.word	0x200002e8

0800fc94 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800fc94:	b480      	push	{r7}
 800fc96:	b083      	sub	sp, #12
 800fc98:	af00      	add	r7, sp, #0
 800fc9a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	220a      	movs	r2, #10
 800fca0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800fca2:	4b03      	ldr	r3, [pc, #12]	@ (800fcb0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800fca4:	4618      	mov	r0, r3
 800fca6:	370c      	adds	r7, #12
 800fca8:	46bd      	mov	sp, r7
 800fcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcae:	4770      	bx	lr
 800fcb0:	200002a4 	.word	0x200002a4

0800fcb4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800fcb4:	b480      	push	{r7}
 800fcb6:	b083      	sub	sp, #12
 800fcb8:	af00      	add	r7, sp, #0
 800fcba:	6078      	str	r0, [r7, #4]
 800fcbc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800fcbe:	683b      	ldr	r3, [r7, #0]
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d101      	bne.n	800fcc8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800fcc4:	2303      	movs	r3, #3
 800fcc6:	e009      	b.n	800fcdc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fcce:	687a      	ldr	r2, [r7, #4]
 800fcd0:	33b0      	adds	r3, #176	@ 0xb0
 800fcd2:	009b      	lsls	r3, r3, #2
 800fcd4:	4413      	add	r3, r2
 800fcd6:	683a      	ldr	r2, [r7, #0]
 800fcd8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800fcda:	2300      	movs	r3, #0
}
 800fcdc:	4618      	mov	r0, r3
 800fcde:	370c      	adds	r7, #12
 800fce0:	46bd      	mov	sp, r7
 800fce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce6:	4770      	bx	lr

0800fce8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800fce8:	b480      	push	{r7}
 800fcea:	b087      	sub	sp, #28
 800fcec:	af00      	add	r7, sp, #0
 800fcee:	60f8      	str	r0, [r7, #12]
 800fcf0:	60b9      	str	r1, [r7, #8]
 800fcf2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	32b0      	adds	r2, #176	@ 0xb0
 800fcfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fd02:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800fd04:	697b      	ldr	r3, [r7, #20]
 800fd06:	2b00      	cmp	r3, #0
 800fd08:	d101      	bne.n	800fd0e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800fd0a:	2303      	movs	r3, #3
 800fd0c:	e008      	b.n	800fd20 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800fd0e:	697b      	ldr	r3, [r7, #20]
 800fd10:	68ba      	ldr	r2, [r7, #8]
 800fd12:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800fd16:	697b      	ldr	r3, [r7, #20]
 800fd18:	687a      	ldr	r2, [r7, #4]
 800fd1a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800fd1e:	2300      	movs	r3, #0
}
 800fd20:	4618      	mov	r0, r3
 800fd22:	371c      	adds	r7, #28
 800fd24:	46bd      	mov	sp, r7
 800fd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd2a:	4770      	bx	lr

0800fd2c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800fd2c:	b480      	push	{r7}
 800fd2e:	b085      	sub	sp, #20
 800fd30:	af00      	add	r7, sp, #0
 800fd32:	6078      	str	r0, [r7, #4]
 800fd34:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	32b0      	adds	r2, #176	@ 0xb0
 800fd40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fd44:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d101      	bne.n	800fd50 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800fd4c:	2303      	movs	r3, #3
 800fd4e:	e004      	b.n	800fd5a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	683a      	ldr	r2, [r7, #0]
 800fd54:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800fd58:	2300      	movs	r3, #0
}
 800fd5a:	4618      	mov	r0, r3
 800fd5c:	3714      	adds	r7, #20
 800fd5e:	46bd      	mov	sp, r7
 800fd60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd64:	4770      	bx	lr
	...

0800fd68 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800fd68:	b580      	push	{r7, lr}
 800fd6a:	b084      	sub	sp, #16
 800fd6c:	af00      	add	r7, sp, #0
 800fd6e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	32b0      	adds	r2, #176	@ 0xb0
 800fd7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fd7e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800fd80:	2301      	movs	r3, #1
 800fd82:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800fd84:	68bb      	ldr	r3, [r7, #8]
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d101      	bne.n	800fd8e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800fd8a:	2303      	movs	r3, #3
 800fd8c:	e025      	b.n	800fdda <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800fd8e:	68bb      	ldr	r3, [r7, #8]
 800fd90:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d11f      	bne.n	800fdd8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800fd98:	68bb      	ldr	r3, [r7, #8]
 800fd9a:	2201      	movs	r2, #1
 800fd9c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800fda0:	4b10      	ldr	r3, [pc, #64]	@ (800fde4 <USBD_CDC_TransmitPacket+0x7c>)
 800fda2:	781b      	ldrb	r3, [r3, #0]
 800fda4:	f003 020f 	and.w	r2, r3, #15
 800fda8:	68bb      	ldr	r3, [r7, #8]
 800fdaa:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800fdae:	6878      	ldr	r0, [r7, #4]
 800fdb0:	4613      	mov	r3, r2
 800fdb2:	009b      	lsls	r3, r3, #2
 800fdb4:	4413      	add	r3, r2
 800fdb6:	009b      	lsls	r3, r3, #2
 800fdb8:	4403      	add	r3, r0
 800fdba:	3318      	adds	r3, #24
 800fdbc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800fdbe:	4b09      	ldr	r3, [pc, #36]	@ (800fde4 <USBD_CDC_TransmitPacket+0x7c>)
 800fdc0:	7819      	ldrb	r1, [r3, #0]
 800fdc2:	68bb      	ldr	r3, [r7, #8]
 800fdc4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800fdc8:	68bb      	ldr	r3, [r7, #8]
 800fdca:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800fdce:	6878      	ldr	r0, [r7, #4]
 800fdd0:	f004 feea 	bl	8014ba8 <USBD_LL_Transmit>

    ret = USBD_OK;
 800fdd4:	2300      	movs	r3, #0
 800fdd6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800fdd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800fdda:	4618      	mov	r0, r3
 800fddc:	3710      	adds	r7, #16
 800fdde:	46bd      	mov	sp, r7
 800fde0:	bd80      	pop	{r7, pc}
 800fde2:	bf00      	nop
 800fde4:	2000032b 	.word	0x2000032b

0800fde8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800fde8:	b580      	push	{r7, lr}
 800fdea:	b084      	sub	sp, #16
 800fdec:	af00      	add	r7, sp, #0
 800fdee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	32b0      	adds	r2, #176	@ 0xb0
 800fdfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fdfe:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	32b0      	adds	r2, #176	@ 0xb0
 800fe0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d101      	bne.n	800fe16 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800fe12:	2303      	movs	r3, #3
 800fe14:	e018      	b.n	800fe48 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	7c1b      	ldrb	r3, [r3, #16]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d10a      	bne.n	800fe34 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fe1e:	4b0c      	ldr	r3, [pc, #48]	@ (800fe50 <USBD_CDC_ReceivePacket+0x68>)
 800fe20:	7819      	ldrb	r1, [r3, #0]
 800fe22:	68fb      	ldr	r3, [r7, #12]
 800fe24:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fe28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fe2c:	6878      	ldr	r0, [r7, #4]
 800fe2e:	f004 fef3 	bl	8014c18 <USBD_LL_PrepareReceive>
 800fe32:	e008      	b.n	800fe46 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fe34:	4b06      	ldr	r3, [pc, #24]	@ (800fe50 <USBD_CDC_ReceivePacket+0x68>)
 800fe36:	7819      	ldrb	r1, [r3, #0]
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fe3e:	2340      	movs	r3, #64	@ 0x40
 800fe40:	6878      	ldr	r0, [r7, #4]
 800fe42:	f004 fee9 	bl	8014c18 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fe46:	2300      	movs	r3, #0
}
 800fe48:	4618      	mov	r0, r3
 800fe4a:	3710      	adds	r7, #16
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	bd80      	pop	{r7, pc}
 800fe50:	2000032c 	.word	0x2000032c

0800fe54 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800fe54:	b580      	push	{r7, lr}
 800fe56:	b086      	sub	sp, #24
 800fe58:	af00      	add	r7, sp, #0
 800fe5a:	60f8      	str	r0, [r7, #12]
 800fe5c:	60b9      	str	r1, [r7, #8]
 800fe5e:	4613      	mov	r3, r2
 800fe60:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800fe62:	68fb      	ldr	r3, [r7, #12]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d101      	bne.n	800fe6c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800fe68:	2303      	movs	r3, #3
 800fe6a:	e01f      	b.n	800feac <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	2200      	movs	r2, #0
 800fe70:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	2200      	movs	r2, #0
 800fe78:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	2200      	movs	r2, #0
 800fe80:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800fe84:	68bb      	ldr	r3, [r7, #8]
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d003      	beq.n	800fe92 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	68ba      	ldr	r2, [r7, #8]
 800fe8e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	2201      	movs	r2, #1
 800fe96:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	79fa      	ldrb	r2, [r7, #7]
 800fe9e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800fea0:	68f8      	ldr	r0, [r7, #12]
 800fea2:	f004 fcc1 	bl	8014828 <USBD_LL_Init>
 800fea6:	4603      	mov	r3, r0
 800fea8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800feaa:	7dfb      	ldrb	r3, [r7, #23]
}
 800feac:	4618      	mov	r0, r3
 800feae:	3718      	adds	r7, #24
 800feb0:	46bd      	mov	sp, r7
 800feb2:	bd80      	pop	{r7, pc}

0800feb4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800feb4:	b580      	push	{r7, lr}
 800feb6:	b084      	sub	sp, #16
 800feb8:	af00      	add	r7, sp, #0
 800feba:	6078      	str	r0, [r7, #4]
 800febc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800febe:	2300      	movs	r3, #0
 800fec0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800fec2:	683b      	ldr	r3, [r7, #0]
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	d101      	bne.n	800fecc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800fec8:	2303      	movs	r3, #3
 800feca:	e025      	b.n	800ff18 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	683a      	ldr	r2, [r7, #0]
 800fed0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	32ae      	adds	r2, #174	@ 0xae
 800fede:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d00f      	beq.n	800ff08 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	32ae      	adds	r2, #174	@ 0xae
 800fef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fef8:	f107 020e 	add.w	r2, r7, #14
 800fefc:	4610      	mov	r0, r2
 800fefe:	4798      	blx	r3
 800ff00:	4602      	mov	r2, r0
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ff0e:	1c5a      	adds	r2, r3, #1
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800ff16:	2300      	movs	r3, #0
}
 800ff18:	4618      	mov	r0, r3
 800ff1a:	3710      	adds	r7, #16
 800ff1c:	46bd      	mov	sp, r7
 800ff1e:	bd80      	pop	{r7, pc}

0800ff20 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ff20:	b580      	push	{r7, lr}
 800ff22:	b082      	sub	sp, #8
 800ff24:	af00      	add	r7, sp, #0
 800ff26:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ff28:	6878      	ldr	r0, [r7, #4]
 800ff2a:	f004 fcc9 	bl	80148c0 <USBD_LL_Start>
 800ff2e:	4603      	mov	r3, r0
}
 800ff30:	4618      	mov	r0, r3
 800ff32:	3708      	adds	r7, #8
 800ff34:	46bd      	mov	sp, r7
 800ff36:	bd80      	pop	{r7, pc}

0800ff38 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800ff38:	b480      	push	{r7}
 800ff3a:	b083      	sub	sp, #12
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ff40:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ff42:	4618      	mov	r0, r3
 800ff44:	370c      	adds	r7, #12
 800ff46:	46bd      	mov	sp, r7
 800ff48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff4c:	4770      	bx	lr

0800ff4e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ff4e:	b580      	push	{r7, lr}
 800ff50:	b084      	sub	sp, #16
 800ff52:	af00      	add	r7, sp, #0
 800ff54:	6078      	str	r0, [r7, #4]
 800ff56:	460b      	mov	r3, r1
 800ff58:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ff5a:	2300      	movs	r3, #0
 800ff5c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d009      	beq.n	800ff7c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ff6e:	681b      	ldr	r3, [r3, #0]
 800ff70:	78fa      	ldrb	r2, [r7, #3]
 800ff72:	4611      	mov	r1, r2
 800ff74:	6878      	ldr	r0, [r7, #4]
 800ff76:	4798      	blx	r3
 800ff78:	4603      	mov	r3, r0
 800ff7a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ff7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff7e:	4618      	mov	r0, r3
 800ff80:	3710      	adds	r7, #16
 800ff82:	46bd      	mov	sp, r7
 800ff84:	bd80      	pop	{r7, pc}

0800ff86 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ff86:	b580      	push	{r7, lr}
 800ff88:	b084      	sub	sp, #16
 800ff8a:	af00      	add	r7, sp, #0
 800ff8c:	6078      	str	r0, [r7, #4]
 800ff8e:	460b      	mov	r3, r1
 800ff90:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ff92:	2300      	movs	r3, #0
 800ff94:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ff9c:	685b      	ldr	r3, [r3, #4]
 800ff9e:	78fa      	ldrb	r2, [r7, #3]
 800ffa0:	4611      	mov	r1, r2
 800ffa2:	6878      	ldr	r0, [r7, #4]
 800ffa4:	4798      	blx	r3
 800ffa6:	4603      	mov	r3, r0
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d001      	beq.n	800ffb0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ffac:	2303      	movs	r3, #3
 800ffae:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ffb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffb2:	4618      	mov	r0, r3
 800ffb4:	3710      	adds	r7, #16
 800ffb6:	46bd      	mov	sp, r7
 800ffb8:	bd80      	pop	{r7, pc}

0800ffba <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ffba:	b580      	push	{r7, lr}
 800ffbc:	b084      	sub	sp, #16
 800ffbe:	af00      	add	r7, sp, #0
 800ffc0:	6078      	str	r0, [r7, #4]
 800ffc2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ffca:	6839      	ldr	r1, [r7, #0]
 800ffcc:	4618      	mov	r0, r3
 800ffce:	f001 f936 	bl	801123e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	2201      	movs	r2, #1
 800ffd6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ffe0:	461a      	mov	r2, r3
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ffee:	f003 031f 	and.w	r3, r3, #31
 800fff2:	2b02      	cmp	r3, #2
 800fff4:	d01a      	beq.n	801002c <USBD_LL_SetupStage+0x72>
 800fff6:	2b02      	cmp	r3, #2
 800fff8:	d822      	bhi.n	8010040 <USBD_LL_SetupStage+0x86>
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d002      	beq.n	8010004 <USBD_LL_SetupStage+0x4a>
 800fffe:	2b01      	cmp	r3, #1
 8010000:	d00a      	beq.n	8010018 <USBD_LL_SetupStage+0x5e>
 8010002:	e01d      	b.n	8010040 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801000a:	4619      	mov	r1, r3
 801000c:	6878      	ldr	r0, [r7, #4]
 801000e:	f000 fb63 	bl	80106d8 <USBD_StdDevReq>
 8010012:	4603      	mov	r3, r0
 8010014:	73fb      	strb	r3, [r7, #15]
      break;
 8010016:	e020      	b.n	801005a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801001e:	4619      	mov	r1, r3
 8010020:	6878      	ldr	r0, [r7, #4]
 8010022:	f000 fbcb 	bl	80107bc <USBD_StdItfReq>
 8010026:	4603      	mov	r3, r0
 8010028:	73fb      	strb	r3, [r7, #15]
      break;
 801002a:	e016      	b.n	801005a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010032:	4619      	mov	r1, r3
 8010034:	6878      	ldr	r0, [r7, #4]
 8010036:	f000 fc2d 	bl	8010894 <USBD_StdEPReq>
 801003a:	4603      	mov	r3, r0
 801003c:	73fb      	strb	r3, [r7, #15]
      break;
 801003e:	e00c      	b.n	801005a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010046:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801004a:	b2db      	uxtb	r3, r3
 801004c:	4619      	mov	r1, r3
 801004e:	6878      	ldr	r0, [r7, #4]
 8010050:	f004 fcdc 	bl	8014a0c <USBD_LL_StallEP>
 8010054:	4603      	mov	r3, r0
 8010056:	73fb      	strb	r3, [r7, #15]
      break;
 8010058:	bf00      	nop
  }

  return ret;
 801005a:	7bfb      	ldrb	r3, [r7, #15]
}
 801005c:	4618      	mov	r0, r3
 801005e:	3710      	adds	r7, #16
 8010060:	46bd      	mov	sp, r7
 8010062:	bd80      	pop	{r7, pc}

08010064 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010064:	b580      	push	{r7, lr}
 8010066:	b086      	sub	sp, #24
 8010068:	af00      	add	r7, sp, #0
 801006a:	60f8      	str	r0, [r7, #12]
 801006c:	460b      	mov	r3, r1
 801006e:	607a      	str	r2, [r7, #4]
 8010070:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8010072:	2300      	movs	r3, #0
 8010074:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8010076:	7afb      	ldrb	r3, [r7, #11]
 8010078:	2b00      	cmp	r3, #0
 801007a:	d16e      	bne.n	801015a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8010082:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801008a:	2b03      	cmp	r3, #3
 801008c:	f040 8098 	bne.w	80101c0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8010090:	693b      	ldr	r3, [r7, #16]
 8010092:	689a      	ldr	r2, [r3, #8]
 8010094:	693b      	ldr	r3, [r7, #16]
 8010096:	68db      	ldr	r3, [r3, #12]
 8010098:	429a      	cmp	r2, r3
 801009a:	d913      	bls.n	80100c4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 801009c:	693b      	ldr	r3, [r7, #16]
 801009e:	689a      	ldr	r2, [r3, #8]
 80100a0:	693b      	ldr	r3, [r7, #16]
 80100a2:	68db      	ldr	r3, [r3, #12]
 80100a4:	1ad2      	subs	r2, r2, r3
 80100a6:	693b      	ldr	r3, [r7, #16]
 80100a8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80100aa:	693b      	ldr	r3, [r7, #16]
 80100ac:	68da      	ldr	r2, [r3, #12]
 80100ae:	693b      	ldr	r3, [r7, #16]
 80100b0:	689b      	ldr	r3, [r3, #8]
 80100b2:	4293      	cmp	r3, r2
 80100b4:	bf28      	it	cs
 80100b6:	4613      	movcs	r3, r2
 80100b8:	461a      	mov	r2, r3
 80100ba:	6879      	ldr	r1, [r7, #4]
 80100bc:	68f8      	ldr	r0, [r7, #12]
 80100be:	f001 f9b2 	bl	8011426 <USBD_CtlContinueRx>
 80100c2:	e07d      	b.n	80101c0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80100ca:	f003 031f 	and.w	r3, r3, #31
 80100ce:	2b02      	cmp	r3, #2
 80100d0:	d014      	beq.n	80100fc <USBD_LL_DataOutStage+0x98>
 80100d2:	2b02      	cmp	r3, #2
 80100d4:	d81d      	bhi.n	8010112 <USBD_LL_DataOutStage+0xae>
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d002      	beq.n	80100e0 <USBD_LL_DataOutStage+0x7c>
 80100da:	2b01      	cmp	r3, #1
 80100dc:	d003      	beq.n	80100e6 <USBD_LL_DataOutStage+0x82>
 80100de:	e018      	b.n	8010112 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80100e0:	2300      	movs	r3, #0
 80100e2:	75bb      	strb	r3, [r7, #22]
            break;
 80100e4:	e018      	b.n	8010118 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80100e6:	68fb      	ldr	r3, [r7, #12]
 80100e8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80100ec:	b2db      	uxtb	r3, r3
 80100ee:	4619      	mov	r1, r3
 80100f0:	68f8      	ldr	r0, [r7, #12]
 80100f2:	f000 fa64 	bl	80105be <USBD_CoreFindIF>
 80100f6:	4603      	mov	r3, r0
 80100f8:	75bb      	strb	r3, [r7, #22]
            break;
 80100fa:	e00d      	b.n	8010118 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80100fc:	68fb      	ldr	r3, [r7, #12]
 80100fe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010102:	b2db      	uxtb	r3, r3
 8010104:	4619      	mov	r1, r3
 8010106:	68f8      	ldr	r0, [r7, #12]
 8010108:	f000 fa66 	bl	80105d8 <USBD_CoreFindEP>
 801010c:	4603      	mov	r3, r0
 801010e:	75bb      	strb	r3, [r7, #22]
            break;
 8010110:	e002      	b.n	8010118 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8010112:	2300      	movs	r3, #0
 8010114:	75bb      	strb	r3, [r7, #22]
            break;
 8010116:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8010118:	7dbb      	ldrb	r3, [r7, #22]
 801011a:	2b00      	cmp	r3, #0
 801011c:	d119      	bne.n	8010152 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010124:	b2db      	uxtb	r3, r3
 8010126:	2b03      	cmp	r3, #3
 8010128:	d113      	bne.n	8010152 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801012a:	7dba      	ldrb	r2, [r7, #22]
 801012c:	68fb      	ldr	r3, [r7, #12]
 801012e:	32ae      	adds	r2, #174	@ 0xae
 8010130:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010134:	691b      	ldr	r3, [r3, #16]
 8010136:	2b00      	cmp	r3, #0
 8010138:	d00b      	beq.n	8010152 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 801013a:	7dba      	ldrb	r2, [r7, #22]
 801013c:	68fb      	ldr	r3, [r7, #12]
 801013e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8010142:	7dba      	ldrb	r2, [r7, #22]
 8010144:	68fb      	ldr	r3, [r7, #12]
 8010146:	32ae      	adds	r2, #174	@ 0xae
 8010148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801014c:	691b      	ldr	r3, [r3, #16]
 801014e:	68f8      	ldr	r0, [r7, #12]
 8010150:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8010152:	68f8      	ldr	r0, [r7, #12]
 8010154:	f001 f978 	bl	8011448 <USBD_CtlSendStatus>
 8010158:	e032      	b.n	80101c0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801015a:	7afb      	ldrb	r3, [r7, #11]
 801015c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010160:	b2db      	uxtb	r3, r3
 8010162:	4619      	mov	r1, r3
 8010164:	68f8      	ldr	r0, [r7, #12]
 8010166:	f000 fa37 	bl	80105d8 <USBD_CoreFindEP>
 801016a:	4603      	mov	r3, r0
 801016c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801016e:	7dbb      	ldrb	r3, [r7, #22]
 8010170:	2bff      	cmp	r3, #255	@ 0xff
 8010172:	d025      	beq.n	80101c0 <USBD_LL_DataOutStage+0x15c>
 8010174:	7dbb      	ldrb	r3, [r7, #22]
 8010176:	2b00      	cmp	r3, #0
 8010178:	d122      	bne.n	80101c0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010180:	b2db      	uxtb	r3, r3
 8010182:	2b03      	cmp	r3, #3
 8010184:	d117      	bne.n	80101b6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8010186:	7dba      	ldrb	r2, [r7, #22]
 8010188:	68fb      	ldr	r3, [r7, #12]
 801018a:	32ae      	adds	r2, #174	@ 0xae
 801018c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010190:	699b      	ldr	r3, [r3, #24]
 8010192:	2b00      	cmp	r3, #0
 8010194:	d00f      	beq.n	80101b6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8010196:	7dba      	ldrb	r2, [r7, #22]
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801019e:	7dba      	ldrb	r2, [r7, #22]
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	32ae      	adds	r2, #174	@ 0xae
 80101a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80101a8:	699b      	ldr	r3, [r3, #24]
 80101aa:	7afa      	ldrb	r2, [r7, #11]
 80101ac:	4611      	mov	r1, r2
 80101ae:	68f8      	ldr	r0, [r7, #12]
 80101b0:	4798      	blx	r3
 80101b2:	4603      	mov	r3, r0
 80101b4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80101b6:	7dfb      	ldrb	r3, [r7, #23]
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d001      	beq.n	80101c0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80101bc:	7dfb      	ldrb	r3, [r7, #23]
 80101be:	e000      	b.n	80101c2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80101c0:	2300      	movs	r3, #0
}
 80101c2:	4618      	mov	r0, r3
 80101c4:	3718      	adds	r7, #24
 80101c6:	46bd      	mov	sp, r7
 80101c8:	bd80      	pop	{r7, pc}

080101ca <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80101ca:	b580      	push	{r7, lr}
 80101cc:	b086      	sub	sp, #24
 80101ce:	af00      	add	r7, sp, #0
 80101d0:	60f8      	str	r0, [r7, #12]
 80101d2:	460b      	mov	r3, r1
 80101d4:	607a      	str	r2, [r7, #4]
 80101d6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80101d8:	7afb      	ldrb	r3, [r7, #11]
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d16f      	bne.n	80102be <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	3314      	adds	r3, #20
 80101e2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80101ea:	2b02      	cmp	r3, #2
 80101ec:	d15a      	bne.n	80102a4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80101ee:	693b      	ldr	r3, [r7, #16]
 80101f0:	689a      	ldr	r2, [r3, #8]
 80101f2:	693b      	ldr	r3, [r7, #16]
 80101f4:	68db      	ldr	r3, [r3, #12]
 80101f6:	429a      	cmp	r2, r3
 80101f8:	d914      	bls.n	8010224 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80101fa:	693b      	ldr	r3, [r7, #16]
 80101fc:	689a      	ldr	r2, [r3, #8]
 80101fe:	693b      	ldr	r3, [r7, #16]
 8010200:	68db      	ldr	r3, [r3, #12]
 8010202:	1ad2      	subs	r2, r2, r3
 8010204:	693b      	ldr	r3, [r7, #16]
 8010206:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010208:	693b      	ldr	r3, [r7, #16]
 801020a:	689b      	ldr	r3, [r3, #8]
 801020c:	461a      	mov	r2, r3
 801020e:	6879      	ldr	r1, [r7, #4]
 8010210:	68f8      	ldr	r0, [r7, #12]
 8010212:	f001 f8da 	bl	80113ca <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010216:	2300      	movs	r3, #0
 8010218:	2200      	movs	r2, #0
 801021a:	2100      	movs	r1, #0
 801021c:	68f8      	ldr	r0, [r7, #12]
 801021e:	f004 fcfb 	bl	8014c18 <USBD_LL_PrepareReceive>
 8010222:	e03f      	b.n	80102a4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010224:	693b      	ldr	r3, [r7, #16]
 8010226:	68da      	ldr	r2, [r3, #12]
 8010228:	693b      	ldr	r3, [r7, #16]
 801022a:	689b      	ldr	r3, [r3, #8]
 801022c:	429a      	cmp	r2, r3
 801022e:	d11c      	bne.n	801026a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8010230:	693b      	ldr	r3, [r7, #16]
 8010232:	685a      	ldr	r2, [r3, #4]
 8010234:	693b      	ldr	r3, [r7, #16]
 8010236:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8010238:	429a      	cmp	r2, r3
 801023a:	d316      	bcc.n	801026a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801023c:	693b      	ldr	r3, [r7, #16]
 801023e:	685a      	ldr	r2, [r3, #4]
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010246:	429a      	cmp	r2, r3
 8010248:	d20f      	bcs.n	801026a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801024a:	2200      	movs	r2, #0
 801024c:	2100      	movs	r1, #0
 801024e:	68f8      	ldr	r0, [r7, #12]
 8010250:	f001 f8bb 	bl	80113ca <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010254:	68fb      	ldr	r3, [r7, #12]
 8010256:	2200      	movs	r2, #0
 8010258:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801025c:	2300      	movs	r3, #0
 801025e:	2200      	movs	r2, #0
 8010260:	2100      	movs	r1, #0
 8010262:	68f8      	ldr	r0, [r7, #12]
 8010264:	f004 fcd8 	bl	8014c18 <USBD_LL_PrepareReceive>
 8010268:	e01c      	b.n	80102a4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801026a:	68fb      	ldr	r3, [r7, #12]
 801026c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010270:	b2db      	uxtb	r3, r3
 8010272:	2b03      	cmp	r3, #3
 8010274:	d10f      	bne.n	8010296 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801027c:	68db      	ldr	r3, [r3, #12]
 801027e:	2b00      	cmp	r3, #0
 8010280:	d009      	beq.n	8010296 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8010282:	68fb      	ldr	r3, [r7, #12]
 8010284:	2200      	movs	r2, #0
 8010286:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010290:	68db      	ldr	r3, [r3, #12]
 8010292:	68f8      	ldr	r0, [r7, #12]
 8010294:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010296:	2180      	movs	r1, #128	@ 0x80
 8010298:	68f8      	ldr	r0, [r7, #12]
 801029a:	f004 fbb7 	bl	8014a0c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801029e:	68f8      	ldr	r0, [r7, #12]
 80102a0:	f001 f8e5 	bl	801146e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80102a4:	68fb      	ldr	r3, [r7, #12]
 80102a6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d03a      	beq.n	8010324 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80102ae:	68f8      	ldr	r0, [r7, #12]
 80102b0:	f7ff fe42 	bl	800ff38 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	2200      	movs	r2, #0
 80102b8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80102bc:	e032      	b.n	8010324 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80102be:	7afb      	ldrb	r3, [r7, #11]
 80102c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80102c4:	b2db      	uxtb	r3, r3
 80102c6:	4619      	mov	r1, r3
 80102c8:	68f8      	ldr	r0, [r7, #12]
 80102ca:	f000 f985 	bl	80105d8 <USBD_CoreFindEP>
 80102ce:	4603      	mov	r3, r0
 80102d0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80102d2:	7dfb      	ldrb	r3, [r7, #23]
 80102d4:	2bff      	cmp	r3, #255	@ 0xff
 80102d6:	d025      	beq.n	8010324 <USBD_LL_DataInStage+0x15a>
 80102d8:	7dfb      	ldrb	r3, [r7, #23]
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d122      	bne.n	8010324 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80102e4:	b2db      	uxtb	r3, r3
 80102e6:	2b03      	cmp	r3, #3
 80102e8:	d11c      	bne.n	8010324 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80102ea:	7dfa      	ldrb	r2, [r7, #23]
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	32ae      	adds	r2, #174	@ 0xae
 80102f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80102f4:	695b      	ldr	r3, [r3, #20]
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d014      	beq.n	8010324 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80102fa:	7dfa      	ldrb	r2, [r7, #23]
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8010302:	7dfa      	ldrb	r2, [r7, #23]
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	32ae      	adds	r2, #174	@ 0xae
 8010308:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801030c:	695b      	ldr	r3, [r3, #20]
 801030e:	7afa      	ldrb	r2, [r7, #11]
 8010310:	4611      	mov	r1, r2
 8010312:	68f8      	ldr	r0, [r7, #12]
 8010314:	4798      	blx	r3
 8010316:	4603      	mov	r3, r0
 8010318:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801031a:	7dbb      	ldrb	r3, [r7, #22]
 801031c:	2b00      	cmp	r3, #0
 801031e:	d001      	beq.n	8010324 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8010320:	7dbb      	ldrb	r3, [r7, #22]
 8010322:	e000      	b.n	8010326 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8010324:	2300      	movs	r3, #0
}
 8010326:	4618      	mov	r0, r3
 8010328:	3718      	adds	r7, #24
 801032a:	46bd      	mov	sp, r7
 801032c:	bd80      	pop	{r7, pc}

0801032e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801032e:	b580      	push	{r7, lr}
 8010330:	b084      	sub	sp, #16
 8010332:	af00      	add	r7, sp, #0
 8010334:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8010336:	2300      	movs	r3, #0
 8010338:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	2201      	movs	r2, #1
 801033e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	2200      	movs	r2, #0
 8010346:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	2200      	movs	r2, #0
 801034e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	2200      	movs	r2, #0
 8010354:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	2200      	movs	r2, #0
 801035c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010366:	2b00      	cmp	r3, #0
 8010368:	d014      	beq.n	8010394 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010370:	685b      	ldr	r3, [r3, #4]
 8010372:	2b00      	cmp	r3, #0
 8010374:	d00e      	beq.n	8010394 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801037c:	685b      	ldr	r3, [r3, #4]
 801037e:	687a      	ldr	r2, [r7, #4]
 8010380:	6852      	ldr	r2, [r2, #4]
 8010382:	b2d2      	uxtb	r2, r2
 8010384:	4611      	mov	r1, r2
 8010386:	6878      	ldr	r0, [r7, #4]
 8010388:	4798      	blx	r3
 801038a:	4603      	mov	r3, r0
 801038c:	2b00      	cmp	r3, #0
 801038e:	d001      	beq.n	8010394 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8010390:	2303      	movs	r3, #3
 8010392:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010394:	2340      	movs	r3, #64	@ 0x40
 8010396:	2200      	movs	r2, #0
 8010398:	2100      	movs	r1, #0
 801039a:	6878      	ldr	r0, [r7, #4]
 801039c:	f004 fac2 	bl	8014924 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	2201      	movs	r2, #1
 80103a4:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	2240      	movs	r2, #64	@ 0x40
 80103ac:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80103b0:	2340      	movs	r3, #64	@ 0x40
 80103b2:	2200      	movs	r2, #0
 80103b4:	2180      	movs	r1, #128	@ 0x80
 80103b6:	6878      	ldr	r0, [r7, #4]
 80103b8:	f004 fab4 	bl	8014924 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	2201      	movs	r2, #1
 80103c0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	2240      	movs	r2, #64	@ 0x40
 80103c6:	621a      	str	r2, [r3, #32]

  return ret;
 80103c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80103ca:	4618      	mov	r0, r3
 80103cc:	3710      	adds	r7, #16
 80103ce:	46bd      	mov	sp, r7
 80103d0:	bd80      	pop	{r7, pc}

080103d2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80103d2:	b480      	push	{r7}
 80103d4:	b083      	sub	sp, #12
 80103d6:	af00      	add	r7, sp, #0
 80103d8:	6078      	str	r0, [r7, #4]
 80103da:	460b      	mov	r3, r1
 80103dc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	78fa      	ldrb	r2, [r7, #3]
 80103e2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80103e4:	2300      	movs	r3, #0
}
 80103e6:	4618      	mov	r0, r3
 80103e8:	370c      	adds	r7, #12
 80103ea:	46bd      	mov	sp, r7
 80103ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f0:	4770      	bx	lr

080103f2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80103f2:	b480      	push	{r7}
 80103f4:	b083      	sub	sp, #12
 80103f6:	af00      	add	r7, sp, #0
 80103f8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010400:	b2db      	uxtb	r3, r3
 8010402:	2b04      	cmp	r3, #4
 8010404:	d006      	beq.n	8010414 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801040c:	b2da      	uxtb	r2, r3
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	2204      	movs	r2, #4
 8010418:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801041c:	2300      	movs	r3, #0
}
 801041e:	4618      	mov	r0, r3
 8010420:	370c      	adds	r7, #12
 8010422:	46bd      	mov	sp, r7
 8010424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010428:	4770      	bx	lr

0801042a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801042a:	b480      	push	{r7}
 801042c:	b083      	sub	sp, #12
 801042e:	af00      	add	r7, sp, #0
 8010430:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010438:	b2db      	uxtb	r3, r3
 801043a:	2b04      	cmp	r3, #4
 801043c:	d106      	bne.n	801044c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8010444:	b2da      	uxtb	r2, r3
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801044c:	2300      	movs	r3, #0
}
 801044e:	4618      	mov	r0, r3
 8010450:	370c      	adds	r7, #12
 8010452:	46bd      	mov	sp, r7
 8010454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010458:	4770      	bx	lr

0801045a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801045a:	b580      	push	{r7, lr}
 801045c:	b082      	sub	sp, #8
 801045e:	af00      	add	r7, sp, #0
 8010460:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010468:	b2db      	uxtb	r3, r3
 801046a:	2b03      	cmp	r3, #3
 801046c:	d110      	bne.n	8010490 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010474:	2b00      	cmp	r3, #0
 8010476:	d00b      	beq.n	8010490 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801047e:	69db      	ldr	r3, [r3, #28]
 8010480:	2b00      	cmp	r3, #0
 8010482:	d005      	beq.n	8010490 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801048a:	69db      	ldr	r3, [r3, #28]
 801048c:	6878      	ldr	r0, [r7, #4]
 801048e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8010490:	2300      	movs	r3, #0
}
 8010492:	4618      	mov	r0, r3
 8010494:	3708      	adds	r7, #8
 8010496:	46bd      	mov	sp, r7
 8010498:	bd80      	pop	{r7, pc}

0801049a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801049a:	b580      	push	{r7, lr}
 801049c:	b082      	sub	sp, #8
 801049e:	af00      	add	r7, sp, #0
 80104a0:	6078      	str	r0, [r7, #4]
 80104a2:	460b      	mov	r3, r1
 80104a4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	32ae      	adds	r2, #174	@ 0xae
 80104b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d101      	bne.n	80104bc <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80104b8:	2303      	movs	r3, #3
 80104ba:	e01c      	b.n	80104f6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80104c2:	b2db      	uxtb	r3, r3
 80104c4:	2b03      	cmp	r3, #3
 80104c6:	d115      	bne.n	80104f4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	32ae      	adds	r2, #174	@ 0xae
 80104d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104d6:	6a1b      	ldr	r3, [r3, #32]
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d00b      	beq.n	80104f4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	32ae      	adds	r2, #174	@ 0xae
 80104e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104ea:	6a1b      	ldr	r3, [r3, #32]
 80104ec:	78fa      	ldrb	r2, [r7, #3]
 80104ee:	4611      	mov	r1, r2
 80104f0:	6878      	ldr	r0, [r7, #4]
 80104f2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80104f4:	2300      	movs	r3, #0
}
 80104f6:	4618      	mov	r0, r3
 80104f8:	3708      	adds	r7, #8
 80104fa:	46bd      	mov	sp, r7
 80104fc:	bd80      	pop	{r7, pc}

080104fe <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80104fe:	b580      	push	{r7, lr}
 8010500:	b082      	sub	sp, #8
 8010502:	af00      	add	r7, sp, #0
 8010504:	6078      	str	r0, [r7, #4]
 8010506:	460b      	mov	r3, r1
 8010508:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	32ae      	adds	r2, #174	@ 0xae
 8010514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010518:	2b00      	cmp	r3, #0
 801051a:	d101      	bne.n	8010520 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 801051c:	2303      	movs	r3, #3
 801051e:	e01c      	b.n	801055a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010526:	b2db      	uxtb	r3, r3
 8010528:	2b03      	cmp	r3, #3
 801052a:	d115      	bne.n	8010558 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	32ae      	adds	r2, #174	@ 0xae
 8010536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801053a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801053c:	2b00      	cmp	r3, #0
 801053e:	d00b      	beq.n	8010558 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	32ae      	adds	r2, #174	@ 0xae
 801054a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801054e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010550:	78fa      	ldrb	r2, [r7, #3]
 8010552:	4611      	mov	r1, r2
 8010554:	6878      	ldr	r0, [r7, #4]
 8010556:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010558:	2300      	movs	r3, #0
}
 801055a:	4618      	mov	r0, r3
 801055c:	3708      	adds	r7, #8
 801055e:	46bd      	mov	sp, r7
 8010560:	bd80      	pop	{r7, pc}

08010562 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8010562:	b480      	push	{r7}
 8010564:	b083      	sub	sp, #12
 8010566:	af00      	add	r7, sp, #0
 8010568:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801056a:	2300      	movs	r3, #0
}
 801056c:	4618      	mov	r0, r3
 801056e:	370c      	adds	r7, #12
 8010570:	46bd      	mov	sp, r7
 8010572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010576:	4770      	bx	lr

08010578 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8010578:	b580      	push	{r7, lr}
 801057a:	b084      	sub	sp, #16
 801057c:	af00      	add	r7, sp, #0
 801057e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8010580:	2300      	movs	r3, #0
 8010582:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	2201      	movs	r2, #1
 8010588:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010592:	2b00      	cmp	r3, #0
 8010594:	d00e      	beq.n	80105b4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801059c:	685b      	ldr	r3, [r3, #4]
 801059e:	687a      	ldr	r2, [r7, #4]
 80105a0:	6852      	ldr	r2, [r2, #4]
 80105a2:	b2d2      	uxtb	r2, r2
 80105a4:	4611      	mov	r1, r2
 80105a6:	6878      	ldr	r0, [r7, #4]
 80105a8:	4798      	blx	r3
 80105aa:	4603      	mov	r3, r0
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d001      	beq.n	80105b4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80105b0:	2303      	movs	r3, #3
 80105b2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80105b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80105b6:	4618      	mov	r0, r3
 80105b8:	3710      	adds	r7, #16
 80105ba:	46bd      	mov	sp, r7
 80105bc:	bd80      	pop	{r7, pc}

080105be <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80105be:	b480      	push	{r7}
 80105c0:	b083      	sub	sp, #12
 80105c2:	af00      	add	r7, sp, #0
 80105c4:	6078      	str	r0, [r7, #4]
 80105c6:	460b      	mov	r3, r1
 80105c8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80105ca:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80105cc:	4618      	mov	r0, r3
 80105ce:	370c      	adds	r7, #12
 80105d0:	46bd      	mov	sp, r7
 80105d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d6:	4770      	bx	lr

080105d8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80105d8:	b480      	push	{r7}
 80105da:	b083      	sub	sp, #12
 80105dc:	af00      	add	r7, sp, #0
 80105de:	6078      	str	r0, [r7, #4]
 80105e0:	460b      	mov	r3, r1
 80105e2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80105e4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80105e6:	4618      	mov	r0, r3
 80105e8:	370c      	adds	r7, #12
 80105ea:	46bd      	mov	sp, r7
 80105ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f0:	4770      	bx	lr

080105f2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80105f2:	b580      	push	{r7, lr}
 80105f4:	b086      	sub	sp, #24
 80105f6:	af00      	add	r7, sp, #0
 80105f8:	6078      	str	r0, [r7, #4]
 80105fa:	460b      	mov	r3, r1
 80105fc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8010606:	2300      	movs	r3, #0
 8010608:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	885b      	ldrh	r3, [r3, #2]
 801060e:	b29b      	uxth	r3, r3
 8010610:	68fa      	ldr	r2, [r7, #12]
 8010612:	7812      	ldrb	r2, [r2, #0]
 8010614:	4293      	cmp	r3, r2
 8010616:	d91f      	bls.n	8010658 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	781b      	ldrb	r3, [r3, #0]
 801061c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 801061e:	e013      	b.n	8010648 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8010620:	f107 030a 	add.w	r3, r7, #10
 8010624:	4619      	mov	r1, r3
 8010626:	6978      	ldr	r0, [r7, #20]
 8010628:	f000 f81b 	bl	8010662 <USBD_GetNextDesc>
 801062c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801062e:	697b      	ldr	r3, [r7, #20]
 8010630:	785b      	ldrb	r3, [r3, #1]
 8010632:	2b05      	cmp	r3, #5
 8010634:	d108      	bne.n	8010648 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8010636:	697b      	ldr	r3, [r7, #20]
 8010638:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801063a:	693b      	ldr	r3, [r7, #16]
 801063c:	789b      	ldrb	r3, [r3, #2]
 801063e:	78fa      	ldrb	r2, [r7, #3]
 8010640:	429a      	cmp	r2, r3
 8010642:	d008      	beq.n	8010656 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8010644:	2300      	movs	r3, #0
 8010646:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	885b      	ldrh	r3, [r3, #2]
 801064c:	b29a      	uxth	r2, r3
 801064e:	897b      	ldrh	r3, [r7, #10]
 8010650:	429a      	cmp	r2, r3
 8010652:	d8e5      	bhi.n	8010620 <USBD_GetEpDesc+0x2e>
 8010654:	e000      	b.n	8010658 <USBD_GetEpDesc+0x66>
          break;
 8010656:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8010658:	693b      	ldr	r3, [r7, #16]
}
 801065a:	4618      	mov	r0, r3
 801065c:	3718      	adds	r7, #24
 801065e:	46bd      	mov	sp, r7
 8010660:	bd80      	pop	{r7, pc}

08010662 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8010662:	b480      	push	{r7}
 8010664:	b085      	sub	sp, #20
 8010666:	af00      	add	r7, sp, #0
 8010668:	6078      	str	r0, [r7, #4]
 801066a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8010670:	683b      	ldr	r3, [r7, #0]
 8010672:	881b      	ldrh	r3, [r3, #0]
 8010674:	68fa      	ldr	r2, [r7, #12]
 8010676:	7812      	ldrb	r2, [r2, #0]
 8010678:	4413      	add	r3, r2
 801067a:	b29a      	uxth	r2, r3
 801067c:	683b      	ldr	r3, [r7, #0]
 801067e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	781b      	ldrb	r3, [r3, #0]
 8010684:	461a      	mov	r2, r3
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	4413      	add	r3, r2
 801068a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801068c:	68fb      	ldr	r3, [r7, #12]
}
 801068e:	4618      	mov	r0, r3
 8010690:	3714      	adds	r7, #20
 8010692:	46bd      	mov	sp, r7
 8010694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010698:	4770      	bx	lr

0801069a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801069a:	b480      	push	{r7}
 801069c:	b087      	sub	sp, #28
 801069e:	af00      	add	r7, sp, #0
 80106a0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80106a6:	697b      	ldr	r3, [r7, #20]
 80106a8:	781b      	ldrb	r3, [r3, #0]
 80106aa:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80106ac:	697b      	ldr	r3, [r7, #20]
 80106ae:	3301      	adds	r3, #1
 80106b0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80106b2:	697b      	ldr	r3, [r7, #20]
 80106b4:	781b      	ldrb	r3, [r3, #0]
 80106b6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80106b8:	8a3b      	ldrh	r3, [r7, #16]
 80106ba:	021b      	lsls	r3, r3, #8
 80106bc:	b21a      	sxth	r2, r3
 80106be:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80106c2:	4313      	orrs	r3, r2
 80106c4:	b21b      	sxth	r3, r3
 80106c6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80106c8:	89fb      	ldrh	r3, [r7, #14]
}
 80106ca:	4618      	mov	r0, r3
 80106cc:	371c      	adds	r7, #28
 80106ce:	46bd      	mov	sp, r7
 80106d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d4:	4770      	bx	lr
	...

080106d8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80106d8:	b580      	push	{r7, lr}
 80106da:	b084      	sub	sp, #16
 80106dc:	af00      	add	r7, sp, #0
 80106de:	6078      	str	r0, [r7, #4]
 80106e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80106e2:	2300      	movs	r3, #0
 80106e4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80106e6:	683b      	ldr	r3, [r7, #0]
 80106e8:	781b      	ldrb	r3, [r3, #0]
 80106ea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80106ee:	2b40      	cmp	r3, #64	@ 0x40
 80106f0:	d005      	beq.n	80106fe <USBD_StdDevReq+0x26>
 80106f2:	2b40      	cmp	r3, #64	@ 0x40
 80106f4:	d857      	bhi.n	80107a6 <USBD_StdDevReq+0xce>
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d00f      	beq.n	801071a <USBD_StdDevReq+0x42>
 80106fa:	2b20      	cmp	r3, #32
 80106fc:	d153      	bne.n	80107a6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	32ae      	adds	r2, #174	@ 0xae
 8010708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801070c:	689b      	ldr	r3, [r3, #8]
 801070e:	6839      	ldr	r1, [r7, #0]
 8010710:	6878      	ldr	r0, [r7, #4]
 8010712:	4798      	blx	r3
 8010714:	4603      	mov	r3, r0
 8010716:	73fb      	strb	r3, [r7, #15]
      break;
 8010718:	e04a      	b.n	80107b0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801071a:	683b      	ldr	r3, [r7, #0]
 801071c:	785b      	ldrb	r3, [r3, #1]
 801071e:	2b09      	cmp	r3, #9
 8010720:	d83b      	bhi.n	801079a <USBD_StdDevReq+0xc2>
 8010722:	a201      	add	r2, pc, #4	@ (adr r2, 8010728 <USBD_StdDevReq+0x50>)
 8010724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010728:	0801077d 	.word	0x0801077d
 801072c:	08010791 	.word	0x08010791
 8010730:	0801079b 	.word	0x0801079b
 8010734:	08010787 	.word	0x08010787
 8010738:	0801079b 	.word	0x0801079b
 801073c:	0801075b 	.word	0x0801075b
 8010740:	08010751 	.word	0x08010751
 8010744:	0801079b 	.word	0x0801079b
 8010748:	08010773 	.word	0x08010773
 801074c:	08010765 	.word	0x08010765
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010750:	6839      	ldr	r1, [r7, #0]
 8010752:	6878      	ldr	r0, [r7, #4]
 8010754:	f000 fa3c 	bl	8010bd0 <USBD_GetDescriptor>
          break;
 8010758:	e024      	b.n	80107a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801075a:	6839      	ldr	r1, [r7, #0]
 801075c:	6878      	ldr	r0, [r7, #4]
 801075e:	f000 fbcb 	bl	8010ef8 <USBD_SetAddress>
          break;
 8010762:	e01f      	b.n	80107a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8010764:	6839      	ldr	r1, [r7, #0]
 8010766:	6878      	ldr	r0, [r7, #4]
 8010768:	f000 fc0a 	bl	8010f80 <USBD_SetConfig>
 801076c:	4603      	mov	r3, r0
 801076e:	73fb      	strb	r3, [r7, #15]
          break;
 8010770:	e018      	b.n	80107a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010772:	6839      	ldr	r1, [r7, #0]
 8010774:	6878      	ldr	r0, [r7, #4]
 8010776:	f000 fcad 	bl	80110d4 <USBD_GetConfig>
          break;
 801077a:	e013      	b.n	80107a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801077c:	6839      	ldr	r1, [r7, #0]
 801077e:	6878      	ldr	r0, [r7, #4]
 8010780:	f000 fcde 	bl	8011140 <USBD_GetStatus>
          break;
 8010784:	e00e      	b.n	80107a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8010786:	6839      	ldr	r1, [r7, #0]
 8010788:	6878      	ldr	r0, [r7, #4]
 801078a:	f000 fd0d 	bl	80111a8 <USBD_SetFeature>
          break;
 801078e:	e009      	b.n	80107a4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010790:	6839      	ldr	r1, [r7, #0]
 8010792:	6878      	ldr	r0, [r7, #4]
 8010794:	f000 fd31 	bl	80111fa <USBD_ClrFeature>
          break;
 8010798:	e004      	b.n	80107a4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801079a:	6839      	ldr	r1, [r7, #0]
 801079c:	6878      	ldr	r0, [r7, #4]
 801079e:	f000 fd88 	bl	80112b2 <USBD_CtlError>
          break;
 80107a2:	bf00      	nop
      }
      break;
 80107a4:	e004      	b.n	80107b0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80107a6:	6839      	ldr	r1, [r7, #0]
 80107a8:	6878      	ldr	r0, [r7, #4]
 80107aa:	f000 fd82 	bl	80112b2 <USBD_CtlError>
      break;
 80107ae:	bf00      	nop
  }

  return ret;
 80107b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80107b2:	4618      	mov	r0, r3
 80107b4:	3710      	adds	r7, #16
 80107b6:	46bd      	mov	sp, r7
 80107b8:	bd80      	pop	{r7, pc}
 80107ba:	bf00      	nop

080107bc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80107bc:	b580      	push	{r7, lr}
 80107be:	b084      	sub	sp, #16
 80107c0:	af00      	add	r7, sp, #0
 80107c2:	6078      	str	r0, [r7, #4]
 80107c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80107c6:	2300      	movs	r3, #0
 80107c8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80107ca:	683b      	ldr	r3, [r7, #0]
 80107cc:	781b      	ldrb	r3, [r3, #0]
 80107ce:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80107d2:	2b40      	cmp	r3, #64	@ 0x40
 80107d4:	d005      	beq.n	80107e2 <USBD_StdItfReq+0x26>
 80107d6:	2b40      	cmp	r3, #64	@ 0x40
 80107d8:	d852      	bhi.n	8010880 <USBD_StdItfReq+0xc4>
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d001      	beq.n	80107e2 <USBD_StdItfReq+0x26>
 80107de:	2b20      	cmp	r3, #32
 80107e0:	d14e      	bne.n	8010880 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80107e8:	b2db      	uxtb	r3, r3
 80107ea:	3b01      	subs	r3, #1
 80107ec:	2b02      	cmp	r3, #2
 80107ee:	d840      	bhi.n	8010872 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80107f0:	683b      	ldr	r3, [r7, #0]
 80107f2:	889b      	ldrh	r3, [r3, #4]
 80107f4:	b2db      	uxtb	r3, r3
 80107f6:	2b01      	cmp	r3, #1
 80107f8:	d836      	bhi.n	8010868 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80107fa:	683b      	ldr	r3, [r7, #0]
 80107fc:	889b      	ldrh	r3, [r3, #4]
 80107fe:	b2db      	uxtb	r3, r3
 8010800:	4619      	mov	r1, r3
 8010802:	6878      	ldr	r0, [r7, #4]
 8010804:	f7ff fedb 	bl	80105be <USBD_CoreFindIF>
 8010808:	4603      	mov	r3, r0
 801080a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801080c:	7bbb      	ldrb	r3, [r7, #14]
 801080e:	2bff      	cmp	r3, #255	@ 0xff
 8010810:	d01d      	beq.n	801084e <USBD_StdItfReq+0x92>
 8010812:	7bbb      	ldrb	r3, [r7, #14]
 8010814:	2b00      	cmp	r3, #0
 8010816:	d11a      	bne.n	801084e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8010818:	7bba      	ldrb	r2, [r7, #14]
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	32ae      	adds	r2, #174	@ 0xae
 801081e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010822:	689b      	ldr	r3, [r3, #8]
 8010824:	2b00      	cmp	r3, #0
 8010826:	d00f      	beq.n	8010848 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8010828:	7bba      	ldrb	r2, [r7, #14]
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010830:	7bba      	ldrb	r2, [r7, #14]
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	32ae      	adds	r2, #174	@ 0xae
 8010836:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801083a:	689b      	ldr	r3, [r3, #8]
 801083c:	6839      	ldr	r1, [r7, #0]
 801083e:	6878      	ldr	r0, [r7, #4]
 8010840:	4798      	blx	r3
 8010842:	4603      	mov	r3, r0
 8010844:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010846:	e004      	b.n	8010852 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8010848:	2303      	movs	r3, #3
 801084a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801084c:	e001      	b.n	8010852 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801084e:	2303      	movs	r3, #3
 8010850:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010852:	683b      	ldr	r3, [r7, #0]
 8010854:	88db      	ldrh	r3, [r3, #6]
 8010856:	2b00      	cmp	r3, #0
 8010858:	d110      	bne.n	801087c <USBD_StdItfReq+0xc0>
 801085a:	7bfb      	ldrb	r3, [r7, #15]
 801085c:	2b00      	cmp	r3, #0
 801085e:	d10d      	bne.n	801087c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8010860:	6878      	ldr	r0, [r7, #4]
 8010862:	f000 fdf1 	bl	8011448 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8010866:	e009      	b.n	801087c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8010868:	6839      	ldr	r1, [r7, #0]
 801086a:	6878      	ldr	r0, [r7, #4]
 801086c:	f000 fd21 	bl	80112b2 <USBD_CtlError>
          break;
 8010870:	e004      	b.n	801087c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8010872:	6839      	ldr	r1, [r7, #0]
 8010874:	6878      	ldr	r0, [r7, #4]
 8010876:	f000 fd1c 	bl	80112b2 <USBD_CtlError>
          break;
 801087a:	e000      	b.n	801087e <USBD_StdItfReq+0xc2>
          break;
 801087c:	bf00      	nop
      }
      break;
 801087e:	e004      	b.n	801088a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8010880:	6839      	ldr	r1, [r7, #0]
 8010882:	6878      	ldr	r0, [r7, #4]
 8010884:	f000 fd15 	bl	80112b2 <USBD_CtlError>
      break;
 8010888:	bf00      	nop
  }

  return ret;
 801088a:	7bfb      	ldrb	r3, [r7, #15]
}
 801088c:	4618      	mov	r0, r3
 801088e:	3710      	adds	r7, #16
 8010890:	46bd      	mov	sp, r7
 8010892:	bd80      	pop	{r7, pc}

08010894 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010894:	b580      	push	{r7, lr}
 8010896:	b084      	sub	sp, #16
 8010898:	af00      	add	r7, sp, #0
 801089a:	6078      	str	r0, [r7, #4]
 801089c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801089e:	2300      	movs	r3, #0
 80108a0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80108a2:	683b      	ldr	r3, [r7, #0]
 80108a4:	889b      	ldrh	r3, [r3, #4]
 80108a6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80108a8:	683b      	ldr	r3, [r7, #0]
 80108aa:	781b      	ldrb	r3, [r3, #0]
 80108ac:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80108b0:	2b40      	cmp	r3, #64	@ 0x40
 80108b2:	d007      	beq.n	80108c4 <USBD_StdEPReq+0x30>
 80108b4:	2b40      	cmp	r3, #64	@ 0x40
 80108b6:	f200 817f 	bhi.w	8010bb8 <USBD_StdEPReq+0x324>
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d02a      	beq.n	8010914 <USBD_StdEPReq+0x80>
 80108be:	2b20      	cmp	r3, #32
 80108c0:	f040 817a 	bne.w	8010bb8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80108c4:	7bbb      	ldrb	r3, [r7, #14]
 80108c6:	4619      	mov	r1, r3
 80108c8:	6878      	ldr	r0, [r7, #4]
 80108ca:	f7ff fe85 	bl	80105d8 <USBD_CoreFindEP>
 80108ce:	4603      	mov	r3, r0
 80108d0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80108d2:	7b7b      	ldrb	r3, [r7, #13]
 80108d4:	2bff      	cmp	r3, #255	@ 0xff
 80108d6:	f000 8174 	beq.w	8010bc2 <USBD_StdEPReq+0x32e>
 80108da:	7b7b      	ldrb	r3, [r7, #13]
 80108dc:	2b00      	cmp	r3, #0
 80108de:	f040 8170 	bne.w	8010bc2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80108e2:	7b7a      	ldrb	r2, [r7, #13]
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80108ea:	7b7a      	ldrb	r2, [r7, #13]
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	32ae      	adds	r2, #174	@ 0xae
 80108f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108f4:	689b      	ldr	r3, [r3, #8]
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	f000 8163 	beq.w	8010bc2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80108fc:	7b7a      	ldrb	r2, [r7, #13]
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	32ae      	adds	r2, #174	@ 0xae
 8010902:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010906:	689b      	ldr	r3, [r3, #8]
 8010908:	6839      	ldr	r1, [r7, #0]
 801090a:	6878      	ldr	r0, [r7, #4]
 801090c:	4798      	blx	r3
 801090e:	4603      	mov	r3, r0
 8010910:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8010912:	e156      	b.n	8010bc2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010914:	683b      	ldr	r3, [r7, #0]
 8010916:	785b      	ldrb	r3, [r3, #1]
 8010918:	2b03      	cmp	r3, #3
 801091a:	d008      	beq.n	801092e <USBD_StdEPReq+0x9a>
 801091c:	2b03      	cmp	r3, #3
 801091e:	f300 8145 	bgt.w	8010bac <USBD_StdEPReq+0x318>
 8010922:	2b00      	cmp	r3, #0
 8010924:	f000 809b 	beq.w	8010a5e <USBD_StdEPReq+0x1ca>
 8010928:	2b01      	cmp	r3, #1
 801092a:	d03c      	beq.n	80109a6 <USBD_StdEPReq+0x112>
 801092c:	e13e      	b.n	8010bac <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010934:	b2db      	uxtb	r3, r3
 8010936:	2b02      	cmp	r3, #2
 8010938:	d002      	beq.n	8010940 <USBD_StdEPReq+0xac>
 801093a:	2b03      	cmp	r3, #3
 801093c:	d016      	beq.n	801096c <USBD_StdEPReq+0xd8>
 801093e:	e02c      	b.n	801099a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010940:	7bbb      	ldrb	r3, [r7, #14]
 8010942:	2b00      	cmp	r3, #0
 8010944:	d00d      	beq.n	8010962 <USBD_StdEPReq+0xce>
 8010946:	7bbb      	ldrb	r3, [r7, #14]
 8010948:	2b80      	cmp	r3, #128	@ 0x80
 801094a:	d00a      	beq.n	8010962 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801094c:	7bbb      	ldrb	r3, [r7, #14]
 801094e:	4619      	mov	r1, r3
 8010950:	6878      	ldr	r0, [r7, #4]
 8010952:	f004 f85b 	bl	8014a0c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010956:	2180      	movs	r1, #128	@ 0x80
 8010958:	6878      	ldr	r0, [r7, #4]
 801095a:	f004 f857 	bl	8014a0c <USBD_LL_StallEP>
 801095e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010960:	e020      	b.n	80109a4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8010962:	6839      	ldr	r1, [r7, #0]
 8010964:	6878      	ldr	r0, [r7, #4]
 8010966:	f000 fca4 	bl	80112b2 <USBD_CtlError>
              break;
 801096a:	e01b      	b.n	80109a4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801096c:	683b      	ldr	r3, [r7, #0]
 801096e:	885b      	ldrh	r3, [r3, #2]
 8010970:	2b00      	cmp	r3, #0
 8010972:	d10e      	bne.n	8010992 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010974:	7bbb      	ldrb	r3, [r7, #14]
 8010976:	2b00      	cmp	r3, #0
 8010978:	d00b      	beq.n	8010992 <USBD_StdEPReq+0xfe>
 801097a:	7bbb      	ldrb	r3, [r7, #14]
 801097c:	2b80      	cmp	r3, #128	@ 0x80
 801097e:	d008      	beq.n	8010992 <USBD_StdEPReq+0xfe>
 8010980:	683b      	ldr	r3, [r7, #0]
 8010982:	88db      	ldrh	r3, [r3, #6]
 8010984:	2b00      	cmp	r3, #0
 8010986:	d104      	bne.n	8010992 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010988:	7bbb      	ldrb	r3, [r7, #14]
 801098a:	4619      	mov	r1, r3
 801098c:	6878      	ldr	r0, [r7, #4]
 801098e:	f004 f83d 	bl	8014a0c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8010992:	6878      	ldr	r0, [r7, #4]
 8010994:	f000 fd58 	bl	8011448 <USBD_CtlSendStatus>

              break;
 8010998:	e004      	b.n	80109a4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801099a:	6839      	ldr	r1, [r7, #0]
 801099c:	6878      	ldr	r0, [r7, #4]
 801099e:	f000 fc88 	bl	80112b2 <USBD_CtlError>
              break;
 80109a2:	bf00      	nop
          }
          break;
 80109a4:	e107      	b.n	8010bb6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80109ac:	b2db      	uxtb	r3, r3
 80109ae:	2b02      	cmp	r3, #2
 80109b0:	d002      	beq.n	80109b8 <USBD_StdEPReq+0x124>
 80109b2:	2b03      	cmp	r3, #3
 80109b4:	d016      	beq.n	80109e4 <USBD_StdEPReq+0x150>
 80109b6:	e04b      	b.n	8010a50 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80109b8:	7bbb      	ldrb	r3, [r7, #14]
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	d00d      	beq.n	80109da <USBD_StdEPReq+0x146>
 80109be:	7bbb      	ldrb	r3, [r7, #14]
 80109c0:	2b80      	cmp	r3, #128	@ 0x80
 80109c2:	d00a      	beq.n	80109da <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80109c4:	7bbb      	ldrb	r3, [r7, #14]
 80109c6:	4619      	mov	r1, r3
 80109c8:	6878      	ldr	r0, [r7, #4]
 80109ca:	f004 f81f 	bl	8014a0c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80109ce:	2180      	movs	r1, #128	@ 0x80
 80109d0:	6878      	ldr	r0, [r7, #4]
 80109d2:	f004 f81b 	bl	8014a0c <USBD_LL_StallEP>
 80109d6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80109d8:	e040      	b.n	8010a5c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80109da:	6839      	ldr	r1, [r7, #0]
 80109dc:	6878      	ldr	r0, [r7, #4]
 80109de:	f000 fc68 	bl	80112b2 <USBD_CtlError>
              break;
 80109e2:	e03b      	b.n	8010a5c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80109e4:	683b      	ldr	r3, [r7, #0]
 80109e6:	885b      	ldrh	r3, [r3, #2]
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d136      	bne.n	8010a5a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80109ec:	7bbb      	ldrb	r3, [r7, #14]
 80109ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d004      	beq.n	8010a00 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80109f6:	7bbb      	ldrb	r3, [r7, #14]
 80109f8:	4619      	mov	r1, r3
 80109fa:	6878      	ldr	r0, [r7, #4]
 80109fc:	f004 f83c 	bl	8014a78 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010a00:	6878      	ldr	r0, [r7, #4]
 8010a02:	f000 fd21 	bl	8011448 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8010a06:	7bbb      	ldrb	r3, [r7, #14]
 8010a08:	4619      	mov	r1, r3
 8010a0a:	6878      	ldr	r0, [r7, #4]
 8010a0c:	f7ff fde4 	bl	80105d8 <USBD_CoreFindEP>
 8010a10:	4603      	mov	r3, r0
 8010a12:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010a14:	7b7b      	ldrb	r3, [r7, #13]
 8010a16:	2bff      	cmp	r3, #255	@ 0xff
 8010a18:	d01f      	beq.n	8010a5a <USBD_StdEPReq+0x1c6>
 8010a1a:	7b7b      	ldrb	r3, [r7, #13]
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d11c      	bne.n	8010a5a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8010a20:	7b7a      	ldrb	r2, [r7, #13]
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8010a28:	7b7a      	ldrb	r2, [r7, #13]
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	32ae      	adds	r2, #174	@ 0xae
 8010a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a32:	689b      	ldr	r3, [r3, #8]
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d010      	beq.n	8010a5a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010a38:	7b7a      	ldrb	r2, [r7, #13]
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	32ae      	adds	r2, #174	@ 0xae
 8010a3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a42:	689b      	ldr	r3, [r3, #8]
 8010a44:	6839      	ldr	r1, [r7, #0]
 8010a46:	6878      	ldr	r0, [r7, #4]
 8010a48:	4798      	blx	r3
 8010a4a:	4603      	mov	r3, r0
 8010a4c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8010a4e:	e004      	b.n	8010a5a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8010a50:	6839      	ldr	r1, [r7, #0]
 8010a52:	6878      	ldr	r0, [r7, #4]
 8010a54:	f000 fc2d 	bl	80112b2 <USBD_CtlError>
              break;
 8010a58:	e000      	b.n	8010a5c <USBD_StdEPReq+0x1c8>
              break;
 8010a5a:	bf00      	nop
          }
          break;
 8010a5c:	e0ab      	b.n	8010bb6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010a64:	b2db      	uxtb	r3, r3
 8010a66:	2b02      	cmp	r3, #2
 8010a68:	d002      	beq.n	8010a70 <USBD_StdEPReq+0x1dc>
 8010a6a:	2b03      	cmp	r3, #3
 8010a6c:	d032      	beq.n	8010ad4 <USBD_StdEPReq+0x240>
 8010a6e:	e097      	b.n	8010ba0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010a70:	7bbb      	ldrb	r3, [r7, #14]
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d007      	beq.n	8010a86 <USBD_StdEPReq+0x1f2>
 8010a76:	7bbb      	ldrb	r3, [r7, #14]
 8010a78:	2b80      	cmp	r3, #128	@ 0x80
 8010a7a:	d004      	beq.n	8010a86 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8010a7c:	6839      	ldr	r1, [r7, #0]
 8010a7e:	6878      	ldr	r0, [r7, #4]
 8010a80:	f000 fc17 	bl	80112b2 <USBD_CtlError>
                break;
 8010a84:	e091      	b.n	8010baa <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010a86:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010a8a:	2b00      	cmp	r3, #0
 8010a8c:	da0b      	bge.n	8010aa6 <USBD_StdEPReq+0x212>
 8010a8e:	7bbb      	ldrb	r3, [r7, #14]
 8010a90:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010a94:	4613      	mov	r3, r2
 8010a96:	009b      	lsls	r3, r3, #2
 8010a98:	4413      	add	r3, r2
 8010a9a:	009b      	lsls	r3, r3, #2
 8010a9c:	3310      	adds	r3, #16
 8010a9e:	687a      	ldr	r2, [r7, #4]
 8010aa0:	4413      	add	r3, r2
 8010aa2:	3304      	adds	r3, #4
 8010aa4:	e00b      	b.n	8010abe <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010aa6:	7bbb      	ldrb	r3, [r7, #14]
 8010aa8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010aac:	4613      	mov	r3, r2
 8010aae:	009b      	lsls	r3, r3, #2
 8010ab0:	4413      	add	r3, r2
 8010ab2:	009b      	lsls	r3, r3, #2
 8010ab4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010ab8:	687a      	ldr	r2, [r7, #4]
 8010aba:	4413      	add	r3, r2
 8010abc:	3304      	adds	r3, #4
 8010abe:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8010ac0:	68bb      	ldr	r3, [r7, #8]
 8010ac2:	2200      	movs	r2, #0
 8010ac4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010ac6:	68bb      	ldr	r3, [r7, #8]
 8010ac8:	2202      	movs	r2, #2
 8010aca:	4619      	mov	r1, r3
 8010acc:	6878      	ldr	r0, [r7, #4]
 8010ace:	f000 fc61 	bl	8011394 <USBD_CtlSendData>
              break;
 8010ad2:	e06a      	b.n	8010baa <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8010ad4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	da11      	bge.n	8010b00 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010adc:	7bbb      	ldrb	r3, [r7, #14]
 8010ade:	f003 020f 	and.w	r2, r3, #15
 8010ae2:	6879      	ldr	r1, [r7, #4]
 8010ae4:	4613      	mov	r3, r2
 8010ae6:	009b      	lsls	r3, r3, #2
 8010ae8:	4413      	add	r3, r2
 8010aea:	009b      	lsls	r3, r3, #2
 8010aec:	440b      	add	r3, r1
 8010aee:	3324      	adds	r3, #36	@ 0x24
 8010af0:	881b      	ldrh	r3, [r3, #0]
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d117      	bne.n	8010b26 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8010af6:	6839      	ldr	r1, [r7, #0]
 8010af8:	6878      	ldr	r0, [r7, #4]
 8010afa:	f000 fbda 	bl	80112b2 <USBD_CtlError>
                  break;
 8010afe:	e054      	b.n	8010baa <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010b00:	7bbb      	ldrb	r3, [r7, #14]
 8010b02:	f003 020f 	and.w	r2, r3, #15
 8010b06:	6879      	ldr	r1, [r7, #4]
 8010b08:	4613      	mov	r3, r2
 8010b0a:	009b      	lsls	r3, r3, #2
 8010b0c:	4413      	add	r3, r2
 8010b0e:	009b      	lsls	r3, r3, #2
 8010b10:	440b      	add	r3, r1
 8010b12:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010b16:	881b      	ldrh	r3, [r3, #0]
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d104      	bne.n	8010b26 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8010b1c:	6839      	ldr	r1, [r7, #0]
 8010b1e:	6878      	ldr	r0, [r7, #4]
 8010b20:	f000 fbc7 	bl	80112b2 <USBD_CtlError>
                  break;
 8010b24:	e041      	b.n	8010baa <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010b26:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	da0b      	bge.n	8010b46 <USBD_StdEPReq+0x2b2>
 8010b2e:	7bbb      	ldrb	r3, [r7, #14]
 8010b30:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010b34:	4613      	mov	r3, r2
 8010b36:	009b      	lsls	r3, r3, #2
 8010b38:	4413      	add	r3, r2
 8010b3a:	009b      	lsls	r3, r3, #2
 8010b3c:	3310      	adds	r3, #16
 8010b3e:	687a      	ldr	r2, [r7, #4]
 8010b40:	4413      	add	r3, r2
 8010b42:	3304      	adds	r3, #4
 8010b44:	e00b      	b.n	8010b5e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010b46:	7bbb      	ldrb	r3, [r7, #14]
 8010b48:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010b4c:	4613      	mov	r3, r2
 8010b4e:	009b      	lsls	r3, r3, #2
 8010b50:	4413      	add	r3, r2
 8010b52:	009b      	lsls	r3, r3, #2
 8010b54:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010b58:	687a      	ldr	r2, [r7, #4]
 8010b5a:	4413      	add	r3, r2
 8010b5c:	3304      	adds	r3, #4
 8010b5e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010b60:	7bbb      	ldrb	r3, [r7, #14]
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d002      	beq.n	8010b6c <USBD_StdEPReq+0x2d8>
 8010b66:	7bbb      	ldrb	r3, [r7, #14]
 8010b68:	2b80      	cmp	r3, #128	@ 0x80
 8010b6a:	d103      	bne.n	8010b74 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8010b6c:	68bb      	ldr	r3, [r7, #8]
 8010b6e:	2200      	movs	r2, #0
 8010b70:	601a      	str	r2, [r3, #0]
 8010b72:	e00e      	b.n	8010b92 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010b74:	7bbb      	ldrb	r3, [r7, #14]
 8010b76:	4619      	mov	r1, r3
 8010b78:	6878      	ldr	r0, [r7, #4]
 8010b7a:	f003 ffb3 	bl	8014ae4 <USBD_LL_IsStallEP>
 8010b7e:	4603      	mov	r3, r0
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d003      	beq.n	8010b8c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8010b84:	68bb      	ldr	r3, [r7, #8]
 8010b86:	2201      	movs	r2, #1
 8010b88:	601a      	str	r2, [r3, #0]
 8010b8a:	e002      	b.n	8010b92 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8010b8c:	68bb      	ldr	r3, [r7, #8]
 8010b8e:	2200      	movs	r2, #0
 8010b90:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010b92:	68bb      	ldr	r3, [r7, #8]
 8010b94:	2202      	movs	r2, #2
 8010b96:	4619      	mov	r1, r3
 8010b98:	6878      	ldr	r0, [r7, #4]
 8010b9a:	f000 fbfb 	bl	8011394 <USBD_CtlSendData>
              break;
 8010b9e:	e004      	b.n	8010baa <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8010ba0:	6839      	ldr	r1, [r7, #0]
 8010ba2:	6878      	ldr	r0, [r7, #4]
 8010ba4:	f000 fb85 	bl	80112b2 <USBD_CtlError>
              break;
 8010ba8:	bf00      	nop
          }
          break;
 8010baa:	e004      	b.n	8010bb6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8010bac:	6839      	ldr	r1, [r7, #0]
 8010bae:	6878      	ldr	r0, [r7, #4]
 8010bb0:	f000 fb7f 	bl	80112b2 <USBD_CtlError>
          break;
 8010bb4:	bf00      	nop
      }
      break;
 8010bb6:	e005      	b.n	8010bc4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8010bb8:	6839      	ldr	r1, [r7, #0]
 8010bba:	6878      	ldr	r0, [r7, #4]
 8010bbc:	f000 fb79 	bl	80112b2 <USBD_CtlError>
      break;
 8010bc0:	e000      	b.n	8010bc4 <USBD_StdEPReq+0x330>
      break;
 8010bc2:	bf00      	nop
  }

  return ret;
 8010bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8010bc6:	4618      	mov	r0, r3
 8010bc8:	3710      	adds	r7, #16
 8010bca:	46bd      	mov	sp, r7
 8010bcc:	bd80      	pop	{r7, pc}
	...

08010bd0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010bd0:	b580      	push	{r7, lr}
 8010bd2:	b084      	sub	sp, #16
 8010bd4:	af00      	add	r7, sp, #0
 8010bd6:	6078      	str	r0, [r7, #4]
 8010bd8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010bda:	2300      	movs	r3, #0
 8010bdc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010bde:	2300      	movs	r3, #0
 8010be0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8010be2:	2300      	movs	r3, #0
 8010be4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8010be6:	683b      	ldr	r3, [r7, #0]
 8010be8:	885b      	ldrh	r3, [r3, #2]
 8010bea:	0a1b      	lsrs	r3, r3, #8
 8010bec:	b29b      	uxth	r3, r3
 8010bee:	3b01      	subs	r3, #1
 8010bf0:	2b0e      	cmp	r3, #14
 8010bf2:	f200 8152 	bhi.w	8010e9a <USBD_GetDescriptor+0x2ca>
 8010bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8010bfc <USBD_GetDescriptor+0x2c>)
 8010bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bfc:	08010c6d 	.word	0x08010c6d
 8010c00:	08010c85 	.word	0x08010c85
 8010c04:	08010cc5 	.word	0x08010cc5
 8010c08:	08010e9b 	.word	0x08010e9b
 8010c0c:	08010e9b 	.word	0x08010e9b
 8010c10:	08010e3b 	.word	0x08010e3b
 8010c14:	08010e67 	.word	0x08010e67
 8010c18:	08010e9b 	.word	0x08010e9b
 8010c1c:	08010e9b 	.word	0x08010e9b
 8010c20:	08010e9b 	.word	0x08010e9b
 8010c24:	08010e9b 	.word	0x08010e9b
 8010c28:	08010e9b 	.word	0x08010e9b
 8010c2c:	08010e9b 	.word	0x08010e9b
 8010c30:	08010e9b 	.word	0x08010e9b
 8010c34:	08010c39 	.word	0x08010c39
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010c3e:	69db      	ldr	r3, [r3, #28]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d00b      	beq.n	8010c5c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010c4a:	69db      	ldr	r3, [r3, #28]
 8010c4c:	687a      	ldr	r2, [r7, #4]
 8010c4e:	7c12      	ldrb	r2, [r2, #16]
 8010c50:	f107 0108 	add.w	r1, r7, #8
 8010c54:	4610      	mov	r0, r2
 8010c56:	4798      	blx	r3
 8010c58:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010c5a:	e126      	b.n	8010eaa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010c5c:	6839      	ldr	r1, [r7, #0]
 8010c5e:	6878      	ldr	r0, [r7, #4]
 8010c60:	f000 fb27 	bl	80112b2 <USBD_CtlError>
        err++;
 8010c64:	7afb      	ldrb	r3, [r7, #11]
 8010c66:	3301      	adds	r3, #1
 8010c68:	72fb      	strb	r3, [r7, #11]
      break;
 8010c6a:	e11e      	b.n	8010eaa <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010c6c:	687b      	ldr	r3, [r7, #4]
 8010c6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	687a      	ldr	r2, [r7, #4]
 8010c76:	7c12      	ldrb	r2, [r2, #16]
 8010c78:	f107 0108 	add.w	r1, r7, #8
 8010c7c:	4610      	mov	r0, r2
 8010c7e:	4798      	blx	r3
 8010c80:	60f8      	str	r0, [r7, #12]
      break;
 8010c82:	e112      	b.n	8010eaa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	7c1b      	ldrb	r3, [r3, #16]
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d10d      	bne.n	8010ca8 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010c94:	f107 0208 	add.w	r2, r7, #8
 8010c98:	4610      	mov	r0, r2
 8010c9a:	4798      	blx	r3
 8010c9c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010c9e:	68fb      	ldr	r3, [r7, #12]
 8010ca0:	3301      	adds	r3, #1
 8010ca2:	2202      	movs	r2, #2
 8010ca4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8010ca6:	e100      	b.n	8010eaa <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010cb0:	f107 0208 	add.w	r2, r7, #8
 8010cb4:	4610      	mov	r0, r2
 8010cb6:	4798      	blx	r3
 8010cb8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010cba:	68fb      	ldr	r3, [r7, #12]
 8010cbc:	3301      	adds	r3, #1
 8010cbe:	2202      	movs	r2, #2
 8010cc0:	701a      	strb	r2, [r3, #0]
      break;
 8010cc2:	e0f2      	b.n	8010eaa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8010cc4:	683b      	ldr	r3, [r7, #0]
 8010cc6:	885b      	ldrh	r3, [r3, #2]
 8010cc8:	b2db      	uxtb	r3, r3
 8010cca:	2b05      	cmp	r3, #5
 8010ccc:	f200 80ac 	bhi.w	8010e28 <USBD_GetDescriptor+0x258>
 8010cd0:	a201      	add	r2, pc, #4	@ (adr r2, 8010cd8 <USBD_GetDescriptor+0x108>)
 8010cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cd6:	bf00      	nop
 8010cd8:	08010cf1 	.word	0x08010cf1
 8010cdc:	08010d25 	.word	0x08010d25
 8010ce0:	08010d59 	.word	0x08010d59
 8010ce4:	08010d8d 	.word	0x08010d8d
 8010ce8:	08010dc1 	.word	0x08010dc1
 8010cec:	08010df5 	.word	0x08010df5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010cf6:	685b      	ldr	r3, [r3, #4]
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d00b      	beq.n	8010d14 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d02:	685b      	ldr	r3, [r3, #4]
 8010d04:	687a      	ldr	r2, [r7, #4]
 8010d06:	7c12      	ldrb	r2, [r2, #16]
 8010d08:	f107 0108 	add.w	r1, r7, #8
 8010d0c:	4610      	mov	r0, r2
 8010d0e:	4798      	blx	r3
 8010d10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010d12:	e091      	b.n	8010e38 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010d14:	6839      	ldr	r1, [r7, #0]
 8010d16:	6878      	ldr	r0, [r7, #4]
 8010d18:	f000 facb 	bl	80112b2 <USBD_CtlError>
            err++;
 8010d1c:	7afb      	ldrb	r3, [r7, #11]
 8010d1e:	3301      	adds	r3, #1
 8010d20:	72fb      	strb	r3, [r7, #11]
          break;
 8010d22:	e089      	b.n	8010e38 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d2a:	689b      	ldr	r3, [r3, #8]
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d00b      	beq.n	8010d48 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d36:	689b      	ldr	r3, [r3, #8]
 8010d38:	687a      	ldr	r2, [r7, #4]
 8010d3a:	7c12      	ldrb	r2, [r2, #16]
 8010d3c:	f107 0108 	add.w	r1, r7, #8
 8010d40:	4610      	mov	r0, r2
 8010d42:	4798      	blx	r3
 8010d44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010d46:	e077      	b.n	8010e38 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010d48:	6839      	ldr	r1, [r7, #0]
 8010d4a:	6878      	ldr	r0, [r7, #4]
 8010d4c:	f000 fab1 	bl	80112b2 <USBD_CtlError>
            err++;
 8010d50:	7afb      	ldrb	r3, [r7, #11]
 8010d52:	3301      	adds	r3, #1
 8010d54:	72fb      	strb	r3, [r7, #11]
          break;
 8010d56:	e06f      	b.n	8010e38 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d5e:	68db      	ldr	r3, [r3, #12]
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d00b      	beq.n	8010d7c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d6a:	68db      	ldr	r3, [r3, #12]
 8010d6c:	687a      	ldr	r2, [r7, #4]
 8010d6e:	7c12      	ldrb	r2, [r2, #16]
 8010d70:	f107 0108 	add.w	r1, r7, #8
 8010d74:	4610      	mov	r0, r2
 8010d76:	4798      	blx	r3
 8010d78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010d7a:	e05d      	b.n	8010e38 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010d7c:	6839      	ldr	r1, [r7, #0]
 8010d7e:	6878      	ldr	r0, [r7, #4]
 8010d80:	f000 fa97 	bl	80112b2 <USBD_CtlError>
            err++;
 8010d84:	7afb      	ldrb	r3, [r7, #11]
 8010d86:	3301      	adds	r3, #1
 8010d88:	72fb      	strb	r3, [r7, #11]
          break;
 8010d8a:	e055      	b.n	8010e38 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d92:	691b      	ldr	r3, [r3, #16]
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d00b      	beq.n	8010db0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d9e:	691b      	ldr	r3, [r3, #16]
 8010da0:	687a      	ldr	r2, [r7, #4]
 8010da2:	7c12      	ldrb	r2, [r2, #16]
 8010da4:	f107 0108 	add.w	r1, r7, #8
 8010da8:	4610      	mov	r0, r2
 8010daa:	4798      	blx	r3
 8010dac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010dae:	e043      	b.n	8010e38 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010db0:	6839      	ldr	r1, [r7, #0]
 8010db2:	6878      	ldr	r0, [r7, #4]
 8010db4:	f000 fa7d 	bl	80112b2 <USBD_CtlError>
            err++;
 8010db8:	7afb      	ldrb	r3, [r7, #11]
 8010dba:	3301      	adds	r3, #1
 8010dbc:	72fb      	strb	r3, [r7, #11]
          break;
 8010dbe:	e03b      	b.n	8010e38 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010dc6:	695b      	ldr	r3, [r3, #20]
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d00b      	beq.n	8010de4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010dd2:	695b      	ldr	r3, [r3, #20]
 8010dd4:	687a      	ldr	r2, [r7, #4]
 8010dd6:	7c12      	ldrb	r2, [r2, #16]
 8010dd8:	f107 0108 	add.w	r1, r7, #8
 8010ddc:	4610      	mov	r0, r2
 8010dde:	4798      	blx	r3
 8010de0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010de2:	e029      	b.n	8010e38 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010de4:	6839      	ldr	r1, [r7, #0]
 8010de6:	6878      	ldr	r0, [r7, #4]
 8010de8:	f000 fa63 	bl	80112b2 <USBD_CtlError>
            err++;
 8010dec:	7afb      	ldrb	r3, [r7, #11]
 8010dee:	3301      	adds	r3, #1
 8010df0:	72fb      	strb	r3, [r7, #11]
          break;
 8010df2:	e021      	b.n	8010e38 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010dfa:	699b      	ldr	r3, [r3, #24]
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d00b      	beq.n	8010e18 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010e06:	699b      	ldr	r3, [r3, #24]
 8010e08:	687a      	ldr	r2, [r7, #4]
 8010e0a:	7c12      	ldrb	r2, [r2, #16]
 8010e0c:	f107 0108 	add.w	r1, r7, #8
 8010e10:	4610      	mov	r0, r2
 8010e12:	4798      	blx	r3
 8010e14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010e16:	e00f      	b.n	8010e38 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010e18:	6839      	ldr	r1, [r7, #0]
 8010e1a:	6878      	ldr	r0, [r7, #4]
 8010e1c:	f000 fa49 	bl	80112b2 <USBD_CtlError>
            err++;
 8010e20:	7afb      	ldrb	r3, [r7, #11]
 8010e22:	3301      	adds	r3, #1
 8010e24:	72fb      	strb	r3, [r7, #11]
          break;
 8010e26:	e007      	b.n	8010e38 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8010e28:	6839      	ldr	r1, [r7, #0]
 8010e2a:	6878      	ldr	r0, [r7, #4]
 8010e2c:	f000 fa41 	bl	80112b2 <USBD_CtlError>
          err++;
 8010e30:	7afb      	ldrb	r3, [r7, #11]
 8010e32:	3301      	adds	r3, #1
 8010e34:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8010e36:	bf00      	nop
      }
      break;
 8010e38:	e037      	b.n	8010eaa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	7c1b      	ldrb	r3, [r3, #16]
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d109      	bne.n	8010e56 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010e48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010e4a:	f107 0208 	add.w	r2, r7, #8
 8010e4e:	4610      	mov	r0, r2
 8010e50:	4798      	blx	r3
 8010e52:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010e54:	e029      	b.n	8010eaa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010e56:	6839      	ldr	r1, [r7, #0]
 8010e58:	6878      	ldr	r0, [r7, #4]
 8010e5a:	f000 fa2a 	bl	80112b2 <USBD_CtlError>
        err++;
 8010e5e:	7afb      	ldrb	r3, [r7, #11]
 8010e60:	3301      	adds	r3, #1
 8010e62:	72fb      	strb	r3, [r7, #11]
      break;
 8010e64:	e021      	b.n	8010eaa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	7c1b      	ldrb	r3, [r3, #16]
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d10d      	bne.n	8010e8a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010e76:	f107 0208 	add.w	r2, r7, #8
 8010e7a:	4610      	mov	r0, r2
 8010e7c:	4798      	blx	r3
 8010e7e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010e80:	68fb      	ldr	r3, [r7, #12]
 8010e82:	3301      	adds	r3, #1
 8010e84:	2207      	movs	r2, #7
 8010e86:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010e88:	e00f      	b.n	8010eaa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010e8a:	6839      	ldr	r1, [r7, #0]
 8010e8c:	6878      	ldr	r0, [r7, #4]
 8010e8e:	f000 fa10 	bl	80112b2 <USBD_CtlError>
        err++;
 8010e92:	7afb      	ldrb	r3, [r7, #11]
 8010e94:	3301      	adds	r3, #1
 8010e96:	72fb      	strb	r3, [r7, #11]
      break;
 8010e98:	e007      	b.n	8010eaa <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8010e9a:	6839      	ldr	r1, [r7, #0]
 8010e9c:	6878      	ldr	r0, [r7, #4]
 8010e9e:	f000 fa08 	bl	80112b2 <USBD_CtlError>
      err++;
 8010ea2:	7afb      	ldrb	r3, [r7, #11]
 8010ea4:	3301      	adds	r3, #1
 8010ea6:	72fb      	strb	r3, [r7, #11]
      break;
 8010ea8:	bf00      	nop
  }

  if (err != 0U)
 8010eaa:	7afb      	ldrb	r3, [r7, #11]
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d11e      	bne.n	8010eee <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8010eb0:	683b      	ldr	r3, [r7, #0]
 8010eb2:	88db      	ldrh	r3, [r3, #6]
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d016      	beq.n	8010ee6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8010eb8:	893b      	ldrh	r3, [r7, #8]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d00e      	beq.n	8010edc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8010ebe:	683b      	ldr	r3, [r7, #0]
 8010ec0:	88da      	ldrh	r2, [r3, #6]
 8010ec2:	893b      	ldrh	r3, [r7, #8]
 8010ec4:	4293      	cmp	r3, r2
 8010ec6:	bf28      	it	cs
 8010ec8:	4613      	movcs	r3, r2
 8010eca:	b29b      	uxth	r3, r3
 8010ecc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8010ece:	893b      	ldrh	r3, [r7, #8]
 8010ed0:	461a      	mov	r2, r3
 8010ed2:	68f9      	ldr	r1, [r7, #12]
 8010ed4:	6878      	ldr	r0, [r7, #4]
 8010ed6:	f000 fa5d 	bl	8011394 <USBD_CtlSendData>
 8010eda:	e009      	b.n	8010ef0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8010edc:	6839      	ldr	r1, [r7, #0]
 8010ede:	6878      	ldr	r0, [r7, #4]
 8010ee0:	f000 f9e7 	bl	80112b2 <USBD_CtlError>
 8010ee4:	e004      	b.n	8010ef0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8010ee6:	6878      	ldr	r0, [r7, #4]
 8010ee8:	f000 faae 	bl	8011448 <USBD_CtlSendStatus>
 8010eec:	e000      	b.n	8010ef0 <USBD_GetDescriptor+0x320>
    return;
 8010eee:	bf00      	nop
  }
}
 8010ef0:	3710      	adds	r7, #16
 8010ef2:	46bd      	mov	sp, r7
 8010ef4:	bd80      	pop	{r7, pc}
 8010ef6:	bf00      	nop

08010ef8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010ef8:	b580      	push	{r7, lr}
 8010efa:	b084      	sub	sp, #16
 8010efc:	af00      	add	r7, sp, #0
 8010efe:	6078      	str	r0, [r7, #4]
 8010f00:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8010f02:	683b      	ldr	r3, [r7, #0]
 8010f04:	889b      	ldrh	r3, [r3, #4]
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	d131      	bne.n	8010f6e <USBD_SetAddress+0x76>
 8010f0a:	683b      	ldr	r3, [r7, #0]
 8010f0c:	88db      	ldrh	r3, [r3, #6]
 8010f0e:	2b00      	cmp	r3, #0
 8010f10:	d12d      	bne.n	8010f6e <USBD_SetAddress+0x76>
 8010f12:	683b      	ldr	r3, [r7, #0]
 8010f14:	885b      	ldrh	r3, [r3, #2]
 8010f16:	2b7f      	cmp	r3, #127	@ 0x7f
 8010f18:	d829      	bhi.n	8010f6e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010f1a:	683b      	ldr	r3, [r7, #0]
 8010f1c:	885b      	ldrh	r3, [r3, #2]
 8010f1e:	b2db      	uxtb	r3, r3
 8010f20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010f24:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010f2c:	b2db      	uxtb	r3, r3
 8010f2e:	2b03      	cmp	r3, #3
 8010f30:	d104      	bne.n	8010f3c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8010f32:	6839      	ldr	r1, [r7, #0]
 8010f34:	6878      	ldr	r0, [r7, #4]
 8010f36:	f000 f9bc 	bl	80112b2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010f3a:	e01d      	b.n	8010f78 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	7bfa      	ldrb	r2, [r7, #15]
 8010f40:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8010f44:	7bfb      	ldrb	r3, [r7, #15]
 8010f46:	4619      	mov	r1, r3
 8010f48:	6878      	ldr	r0, [r7, #4]
 8010f4a:	f003 fdf7 	bl	8014b3c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8010f4e:	6878      	ldr	r0, [r7, #4]
 8010f50:	f000 fa7a 	bl	8011448 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8010f54:	7bfb      	ldrb	r3, [r7, #15]
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d004      	beq.n	8010f64 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	2202      	movs	r2, #2
 8010f5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010f62:	e009      	b.n	8010f78 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	2201      	movs	r2, #1
 8010f68:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010f6c:	e004      	b.n	8010f78 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8010f6e:	6839      	ldr	r1, [r7, #0]
 8010f70:	6878      	ldr	r0, [r7, #4]
 8010f72:	f000 f99e 	bl	80112b2 <USBD_CtlError>
  }
}
 8010f76:	bf00      	nop
 8010f78:	bf00      	nop
 8010f7a:	3710      	adds	r7, #16
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	bd80      	pop	{r7, pc}

08010f80 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010f80:	b580      	push	{r7, lr}
 8010f82:	b084      	sub	sp, #16
 8010f84:	af00      	add	r7, sp, #0
 8010f86:	6078      	str	r0, [r7, #4]
 8010f88:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010f8a:	2300      	movs	r3, #0
 8010f8c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8010f8e:	683b      	ldr	r3, [r7, #0]
 8010f90:	885b      	ldrh	r3, [r3, #2]
 8010f92:	b2da      	uxtb	r2, r3
 8010f94:	4b4e      	ldr	r3, [pc, #312]	@ (80110d0 <USBD_SetConfig+0x150>)
 8010f96:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010f98:	4b4d      	ldr	r3, [pc, #308]	@ (80110d0 <USBD_SetConfig+0x150>)
 8010f9a:	781b      	ldrb	r3, [r3, #0]
 8010f9c:	2b01      	cmp	r3, #1
 8010f9e:	d905      	bls.n	8010fac <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8010fa0:	6839      	ldr	r1, [r7, #0]
 8010fa2:	6878      	ldr	r0, [r7, #4]
 8010fa4:	f000 f985 	bl	80112b2 <USBD_CtlError>
    return USBD_FAIL;
 8010fa8:	2303      	movs	r3, #3
 8010faa:	e08c      	b.n	80110c6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010fb2:	b2db      	uxtb	r3, r3
 8010fb4:	2b02      	cmp	r3, #2
 8010fb6:	d002      	beq.n	8010fbe <USBD_SetConfig+0x3e>
 8010fb8:	2b03      	cmp	r3, #3
 8010fba:	d029      	beq.n	8011010 <USBD_SetConfig+0x90>
 8010fbc:	e075      	b.n	80110aa <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8010fbe:	4b44      	ldr	r3, [pc, #272]	@ (80110d0 <USBD_SetConfig+0x150>)
 8010fc0:	781b      	ldrb	r3, [r3, #0]
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d020      	beq.n	8011008 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8010fc6:	4b42      	ldr	r3, [pc, #264]	@ (80110d0 <USBD_SetConfig+0x150>)
 8010fc8:	781b      	ldrb	r3, [r3, #0]
 8010fca:	461a      	mov	r2, r3
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010fd0:	4b3f      	ldr	r3, [pc, #252]	@ (80110d0 <USBD_SetConfig+0x150>)
 8010fd2:	781b      	ldrb	r3, [r3, #0]
 8010fd4:	4619      	mov	r1, r3
 8010fd6:	6878      	ldr	r0, [r7, #4]
 8010fd8:	f7fe ffb9 	bl	800ff4e <USBD_SetClassConfig>
 8010fdc:	4603      	mov	r3, r0
 8010fde:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8010fe0:	7bfb      	ldrb	r3, [r7, #15]
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d008      	beq.n	8010ff8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8010fe6:	6839      	ldr	r1, [r7, #0]
 8010fe8:	6878      	ldr	r0, [r7, #4]
 8010fea:	f000 f962 	bl	80112b2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	2202      	movs	r2, #2
 8010ff2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8010ff6:	e065      	b.n	80110c4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8010ff8:	6878      	ldr	r0, [r7, #4]
 8010ffa:	f000 fa25 	bl	8011448 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	2203      	movs	r2, #3
 8011002:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011006:	e05d      	b.n	80110c4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011008:	6878      	ldr	r0, [r7, #4]
 801100a:	f000 fa1d 	bl	8011448 <USBD_CtlSendStatus>
      break;
 801100e:	e059      	b.n	80110c4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8011010:	4b2f      	ldr	r3, [pc, #188]	@ (80110d0 <USBD_SetConfig+0x150>)
 8011012:	781b      	ldrb	r3, [r3, #0]
 8011014:	2b00      	cmp	r3, #0
 8011016:	d112      	bne.n	801103e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	2202      	movs	r2, #2
 801101c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8011020:	4b2b      	ldr	r3, [pc, #172]	@ (80110d0 <USBD_SetConfig+0x150>)
 8011022:	781b      	ldrb	r3, [r3, #0]
 8011024:	461a      	mov	r2, r3
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801102a:	4b29      	ldr	r3, [pc, #164]	@ (80110d0 <USBD_SetConfig+0x150>)
 801102c:	781b      	ldrb	r3, [r3, #0]
 801102e:	4619      	mov	r1, r3
 8011030:	6878      	ldr	r0, [r7, #4]
 8011032:	f7fe ffa8 	bl	800ff86 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8011036:	6878      	ldr	r0, [r7, #4]
 8011038:	f000 fa06 	bl	8011448 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801103c:	e042      	b.n	80110c4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801103e:	4b24      	ldr	r3, [pc, #144]	@ (80110d0 <USBD_SetConfig+0x150>)
 8011040:	781b      	ldrb	r3, [r3, #0]
 8011042:	461a      	mov	r2, r3
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	685b      	ldr	r3, [r3, #4]
 8011048:	429a      	cmp	r2, r3
 801104a:	d02a      	beq.n	80110a2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	685b      	ldr	r3, [r3, #4]
 8011050:	b2db      	uxtb	r3, r3
 8011052:	4619      	mov	r1, r3
 8011054:	6878      	ldr	r0, [r7, #4]
 8011056:	f7fe ff96 	bl	800ff86 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801105a:	4b1d      	ldr	r3, [pc, #116]	@ (80110d0 <USBD_SetConfig+0x150>)
 801105c:	781b      	ldrb	r3, [r3, #0]
 801105e:	461a      	mov	r2, r3
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011064:	4b1a      	ldr	r3, [pc, #104]	@ (80110d0 <USBD_SetConfig+0x150>)
 8011066:	781b      	ldrb	r3, [r3, #0]
 8011068:	4619      	mov	r1, r3
 801106a:	6878      	ldr	r0, [r7, #4]
 801106c:	f7fe ff6f 	bl	800ff4e <USBD_SetClassConfig>
 8011070:	4603      	mov	r3, r0
 8011072:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011074:	7bfb      	ldrb	r3, [r7, #15]
 8011076:	2b00      	cmp	r3, #0
 8011078:	d00f      	beq.n	801109a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801107a:	6839      	ldr	r1, [r7, #0]
 801107c:	6878      	ldr	r0, [r7, #4]
 801107e:	f000 f918 	bl	80112b2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011082:	687b      	ldr	r3, [r7, #4]
 8011084:	685b      	ldr	r3, [r3, #4]
 8011086:	b2db      	uxtb	r3, r3
 8011088:	4619      	mov	r1, r3
 801108a:	6878      	ldr	r0, [r7, #4]
 801108c:	f7fe ff7b 	bl	800ff86 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	2202      	movs	r2, #2
 8011094:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011098:	e014      	b.n	80110c4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801109a:	6878      	ldr	r0, [r7, #4]
 801109c:	f000 f9d4 	bl	8011448 <USBD_CtlSendStatus>
      break;
 80110a0:	e010      	b.n	80110c4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80110a2:	6878      	ldr	r0, [r7, #4]
 80110a4:	f000 f9d0 	bl	8011448 <USBD_CtlSendStatus>
      break;
 80110a8:	e00c      	b.n	80110c4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80110aa:	6839      	ldr	r1, [r7, #0]
 80110ac:	6878      	ldr	r0, [r7, #4]
 80110ae:	f000 f900 	bl	80112b2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80110b2:	4b07      	ldr	r3, [pc, #28]	@ (80110d0 <USBD_SetConfig+0x150>)
 80110b4:	781b      	ldrb	r3, [r3, #0]
 80110b6:	4619      	mov	r1, r3
 80110b8:	6878      	ldr	r0, [r7, #4]
 80110ba:	f7fe ff64 	bl	800ff86 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80110be:	2303      	movs	r3, #3
 80110c0:	73fb      	strb	r3, [r7, #15]
      break;
 80110c2:	bf00      	nop
  }

  return ret;
 80110c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80110c6:	4618      	mov	r0, r3
 80110c8:	3710      	adds	r7, #16
 80110ca:	46bd      	mov	sp, r7
 80110cc:	bd80      	pop	{r7, pc}
 80110ce:	bf00      	nop
 80110d0:	20003670 	.word	0x20003670

080110d4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80110d4:	b580      	push	{r7, lr}
 80110d6:	b082      	sub	sp, #8
 80110d8:	af00      	add	r7, sp, #0
 80110da:	6078      	str	r0, [r7, #4]
 80110dc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80110de:	683b      	ldr	r3, [r7, #0]
 80110e0:	88db      	ldrh	r3, [r3, #6]
 80110e2:	2b01      	cmp	r3, #1
 80110e4:	d004      	beq.n	80110f0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80110e6:	6839      	ldr	r1, [r7, #0]
 80110e8:	6878      	ldr	r0, [r7, #4]
 80110ea:	f000 f8e2 	bl	80112b2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80110ee:	e023      	b.n	8011138 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80110f6:	b2db      	uxtb	r3, r3
 80110f8:	2b02      	cmp	r3, #2
 80110fa:	dc02      	bgt.n	8011102 <USBD_GetConfig+0x2e>
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	dc03      	bgt.n	8011108 <USBD_GetConfig+0x34>
 8011100:	e015      	b.n	801112e <USBD_GetConfig+0x5a>
 8011102:	2b03      	cmp	r3, #3
 8011104:	d00b      	beq.n	801111e <USBD_GetConfig+0x4a>
 8011106:	e012      	b.n	801112e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	2200      	movs	r2, #0
 801110c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	3308      	adds	r3, #8
 8011112:	2201      	movs	r2, #1
 8011114:	4619      	mov	r1, r3
 8011116:	6878      	ldr	r0, [r7, #4]
 8011118:	f000 f93c 	bl	8011394 <USBD_CtlSendData>
        break;
 801111c:	e00c      	b.n	8011138 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	3304      	adds	r3, #4
 8011122:	2201      	movs	r2, #1
 8011124:	4619      	mov	r1, r3
 8011126:	6878      	ldr	r0, [r7, #4]
 8011128:	f000 f934 	bl	8011394 <USBD_CtlSendData>
        break;
 801112c:	e004      	b.n	8011138 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801112e:	6839      	ldr	r1, [r7, #0]
 8011130:	6878      	ldr	r0, [r7, #4]
 8011132:	f000 f8be 	bl	80112b2 <USBD_CtlError>
        break;
 8011136:	bf00      	nop
}
 8011138:	bf00      	nop
 801113a:	3708      	adds	r7, #8
 801113c:	46bd      	mov	sp, r7
 801113e:	bd80      	pop	{r7, pc}

08011140 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011140:	b580      	push	{r7, lr}
 8011142:	b082      	sub	sp, #8
 8011144:	af00      	add	r7, sp, #0
 8011146:	6078      	str	r0, [r7, #4]
 8011148:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011150:	b2db      	uxtb	r3, r3
 8011152:	3b01      	subs	r3, #1
 8011154:	2b02      	cmp	r3, #2
 8011156:	d81e      	bhi.n	8011196 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8011158:	683b      	ldr	r3, [r7, #0]
 801115a:	88db      	ldrh	r3, [r3, #6]
 801115c:	2b02      	cmp	r3, #2
 801115e:	d004      	beq.n	801116a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8011160:	6839      	ldr	r1, [r7, #0]
 8011162:	6878      	ldr	r0, [r7, #4]
 8011164:	f000 f8a5 	bl	80112b2 <USBD_CtlError>
        break;
 8011168:	e01a      	b.n	80111a0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	2201      	movs	r2, #1
 801116e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8011176:	2b00      	cmp	r3, #0
 8011178:	d005      	beq.n	8011186 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	68db      	ldr	r3, [r3, #12]
 801117e:	f043 0202 	orr.w	r2, r3, #2
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	330c      	adds	r3, #12
 801118a:	2202      	movs	r2, #2
 801118c:	4619      	mov	r1, r3
 801118e:	6878      	ldr	r0, [r7, #4]
 8011190:	f000 f900 	bl	8011394 <USBD_CtlSendData>
      break;
 8011194:	e004      	b.n	80111a0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8011196:	6839      	ldr	r1, [r7, #0]
 8011198:	6878      	ldr	r0, [r7, #4]
 801119a:	f000 f88a 	bl	80112b2 <USBD_CtlError>
      break;
 801119e:	bf00      	nop
  }
}
 80111a0:	bf00      	nop
 80111a2:	3708      	adds	r7, #8
 80111a4:	46bd      	mov	sp, r7
 80111a6:	bd80      	pop	{r7, pc}

080111a8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80111a8:	b580      	push	{r7, lr}
 80111aa:	b082      	sub	sp, #8
 80111ac:	af00      	add	r7, sp, #0
 80111ae:	6078      	str	r0, [r7, #4]
 80111b0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80111b2:	683b      	ldr	r3, [r7, #0]
 80111b4:	885b      	ldrh	r3, [r3, #2]
 80111b6:	2b01      	cmp	r3, #1
 80111b8:	d107      	bne.n	80111ca <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	2201      	movs	r2, #1
 80111be:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80111c2:	6878      	ldr	r0, [r7, #4]
 80111c4:	f000 f940 	bl	8011448 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80111c8:	e013      	b.n	80111f2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80111ca:	683b      	ldr	r3, [r7, #0]
 80111cc:	885b      	ldrh	r3, [r3, #2]
 80111ce:	2b02      	cmp	r3, #2
 80111d0:	d10b      	bne.n	80111ea <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80111d2:	683b      	ldr	r3, [r7, #0]
 80111d4:	889b      	ldrh	r3, [r3, #4]
 80111d6:	0a1b      	lsrs	r3, r3, #8
 80111d8:	b29b      	uxth	r3, r3
 80111da:	b2da      	uxtb	r2, r3
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80111e2:	6878      	ldr	r0, [r7, #4]
 80111e4:	f000 f930 	bl	8011448 <USBD_CtlSendStatus>
}
 80111e8:	e003      	b.n	80111f2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80111ea:	6839      	ldr	r1, [r7, #0]
 80111ec:	6878      	ldr	r0, [r7, #4]
 80111ee:	f000 f860 	bl	80112b2 <USBD_CtlError>
}
 80111f2:	bf00      	nop
 80111f4:	3708      	adds	r7, #8
 80111f6:	46bd      	mov	sp, r7
 80111f8:	bd80      	pop	{r7, pc}

080111fa <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80111fa:	b580      	push	{r7, lr}
 80111fc:	b082      	sub	sp, #8
 80111fe:	af00      	add	r7, sp, #0
 8011200:	6078      	str	r0, [r7, #4]
 8011202:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801120a:	b2db      	uxtb	r3, r3
 801120c:	3b01      	subs	r3, #1
 801120e:	2b02      	cmp	r3, #2
 8011210:	d80b      	bhi.n	801122a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011212:	683b      	ldr	r3, [r7, #0]
 8011214:	885b      	ldrh	r3, [r3, #2]
 8011216:	2b01      	cmp	r3, #1
 8011218:	d10c      	bne.n	8011234 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	2200      	movs	r2, #0
 801121e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8011222:	6878      	ldr	r0, [r7, #4]
 8011224:	f000 f910 	bl	8011448 <USBD_CtlSendStatus>
      }
      break;
 8011228:	e004      	b.n	8011234 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801122a:	6839      	ldr	r1, [r7, #0]
 801122c:	6878      	ldr	r0, [r7, #4]
 801122e:	f000 f840 	bl	80112b2 <USBD_CtlError>
      break;
 8011232:	e000      	b.n	8011236 <USBD_ClrFeature+0x3c>
      break;
 8011234:	bf00      	nop
  }
}
 8011236:	bf00      	nop
 8011238:	3708      	adds	r7, #8
 801123a:	46bd      	mov	sp, r7
 801123c:	bd80      	pop	{r7, pc}

0801123e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801123e:	b580      	push	{r7, lr}
 8011240:	b084      	sub	sp, #16
 8011242:	af00      	add	r7, sp, #0
 8011244:	6078      	str	r0, [r7, #4]
 8011246:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8011248:	683b      	ldr	r3, [r7, #0]
 801124a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801124c:	68fb      	ldr	r3, [r7, #12]
 801124e:	781a      	ldrb	r2, [r3, #0]
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	3301      	adds	r3, #1
 8011258:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801125a:	68fb      	ldr	r3, [r7, #12]
 801125c:	781a      	ldrb	r2, [r3, #0]
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	3301      	adds	r3, #1
 8011266:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8011268:	68f8      	ldr	r0, [r7, #12]
 801126a:	f7ff fa16 	bl	801069a <SWAPBYTE>
 801126e:	4603      	mov	r3, r0
 8011270:	461a      	mov	r2, r3
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011276:	68fb      	ldr	r3, [r7, #12]
 8011278:	3301      	adds	r3, #1
 801127a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801127c:	68fb      	ldr	r3, [r7, #12]
 801127e:	3301      	adds	r3, #1
 8011280:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011282:	68f8      	ldr	r0, [r7, #12]
 8011284:	f7ff fa09 	bl	801069a <SWAPBYTE>
 8011288:	4603      	mov	r3, r0
 801128a:	461a      	mov	r2, r3
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	3301      	adds	r3, #1
 8011294:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011296:	68fb      	ldr	r3, [r7, #12]
 8011298:	3301      	adds	r3, #1
 801129a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801129c:	68f8      	ldr	r0, [r7, #12]
 801129e:	f7ff f9fc 	bl	801069a <SWAPBYTE>
 80112a2:	4603      	mov	r3, r0
 80112a4:	461a      	mov	r2, r3
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	80da      	strh	r2, [r3, #6]
}
 80112aa:	bf00      	nop
 80112ac:	3710      	adds	r7, #16
 80112ae:	46bd      	mov	sp, r7
 80112b0:	bd80      	pop	{r7, pc}

080112b2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80112b2:	b580      	push	{r7, lr}
 80112b4:	b082      	sub	sp, #8
 80112b6:	af00      	add	r7, sp, #0
 80112b8:	6078      	str	r0, [r7, #4]
 80112ba:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80112bc:	2180      	movs	r1, #128	@ 0x80
 80112be:	6878      	ldr	r0, [r7, #4]
 80112c0:	f003 fba4 	bl	8014a0c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80112c4:	2100      	movs	r1, #0
 80112c6:	6878      	ldr	r0, [r7, #4]
 80112c8:	f003 fba0 	bl	8014a0c <USBD_LL_StallEP>
}
 80112cc:	bf00      	nop
 80112ce:	3708      	adds	r7, #8
 80112d0:	46bd      	mov	sp, r7
 80112d2:	bd80      	pop	{r7, pc}

080112d4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80112d4:	b580      	push	{r7, lr}
 80112d6:	b086      	sub	sp, #24
 80112d8:	af00      	add	r7, sp, #0
 80112da:	60f8      	str	r0, [r7, #12]
 80112dc:	60b9      	str	r1, [r7, #8]
 80112de:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80112e0:	2300      	movs	r3, #0
 80112e2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80112e4:	68fb      	ldr	r3, [r7, #12]
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d036      	beq.n	8011358 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80112ea:	68fb      	ldr	r3, [r7, #12]
 80112ec:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80112ee:	6938      	ldr	r0, [r7, #16]
 80112f0:	f000 f836 	bl	8011360 <USBD_GetLen>
 80112f4:	4603      	mov	r3, r0
 80112f6:	3301      	adds	r3, #1
 80112f8:	b29b      	uxth	r3, r3
 80112fa:	005b      	lsls	r3, r3, #1
 80112fc:	b29a      	uxth	r2, r3
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8011302:	7dfb      	ldrb	r3, [r7, #23]
 8011304:	68ba      	ldr	r2, [r7, #8]
 8011306:	4413      	add	r3, r2
 8011308:	687a      	ldr	r2, [r7, #4]
 801130a:	7812      	ldrb	r2, [r2, #0]
 801130c:	701a      	strb	r2, [r3, #0]
  idx++;
 801130e:	7dfb      	ldrb	r3, [r7, #23]
 8011310:	3301      	adds	r3, #1
 8011312:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8011314:	7dfb      	ldrb	r3, [r7, #23]
 8011316:	68ba      	ldr	r2, [r7, #8]
 8011318:	4413      	add	r3, r2
 801131a:	2203      	movs	r2, #3
 801131c:	701a      	strb	r2, [r3, #0]
  idx++;
 801131e:	7dfb      	ldrb	r3, [r7, #23]
 8011320:	3301      	adds	r3, #1
 8011322:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8011324:	e013      	b.n	801134e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8011326:	7dfb      	ldrb	r3, [r7, #23]
 8011328:	68ba      	ldr	r2, [r7, #8]
 801132a:	4413      	add	r3, r2
 801132c:	693a      	ldr	r2, [r7, #16]
 801132e:	7812      	ldrb	r2, [r2, #0]
 8011330:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8011332:	693b      	ldr	r3, [r7, #16]
 8011334:	3301      	adds	r3, #1
 8011336:	613b      	str	r3, [r7, #16]
    idx++;
 8011338:	7dfb      	ldrb	r3, [r7, #23]
 801133a:	3301      	adds	r3, #1
 801133c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801133e:	7dfb      	ldrb	r3, [r7, #23]
 8011340:	68ba      	ldr	r2, [r7, #8]
 8011342:	4413      	add	r3, r2
 8011344:	2200      	movs	r2, #0
 8011346:	701a      	strb	r2, [r3, #0]
    idx++;
 8011348:	7dfb      	ldrb	r3, [r7, #23]
 801134a:	3301      	adds	r3, #1
 801134c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801134e:	693b      	ldr	r3, [r7, #16]
 8011350:	781b      	ldrb	r3, [r3, #0]
 8011352:	2b00      	cmp	r3, #0
 8011354:	d1e7      	bne.n	8011326 <USBD_GetString+0x52>
 8011356:	e000      	b.n	801135a <USBD_GetString+0x86>
    return;
 8011358:	bf00      	nop
  }
}
 801135a:	3718      	adds	r7, #24
 801135c:	46bd      	mov	sp, r7
 801135e:	bd80      	pop	{r7, pc}

08011360 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011360:	b480      	push	{r7}
 8011362:	b085      	sub	sp, #20
 8011364:	af00      	add	r7, sp, #0
 8011366:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8011368:	2300      	movs	r3, #0
 801136a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011370:	e005      	b.n	801137e <USBD_GetLen+0x1e>
  {
    len++;
 8011372:	7bfb      	ldrb	r3, [r7, #15]
 8011374:	3301      	adds	r3, #1
 8011376:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011378:	68bb      	ldr	r3, [r7, #8]
 801137a:	3301      	adds	r3, #1
 801137c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801137e:	68bb      	ldr	r3, [r7, #8]
 8011380:	781b      	ldrb	r3, [r3, #0]
 8011382:	2b00      	cmp	r3, #0
 8011384:	d1f5      	bne.n	8011372 <USBD_GetLen+0x12>
  }

  return len;
 8011386:	7bfb      	ldrb	r3, [r7, #15]
}
 8011388:	4618      	mov	r0, r3
 801138a:	3714      	adds	r7, #20
 801138c:	46bd      	mov	sp, r7
 801138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011392:	4770      	bx	lr

08011394 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8011394:	b580      	push	{r7, lr}
 8011396:	b084      	sub	sp, #16
 8011398:	af00      	add	r7, sp, #0
 801139a:	60f8      	str	r0, [r7, #12]
 801139c:	60b9      	str	r1, [r7, #8]
 801139e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	2202      	movs	r2, #2
 80113a4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	687a      	ldr	r2, [r7, #4]
 80113ac:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	687a      	ldr	r2, [r7, #4]
 80113b2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	68ba      	ldr	r2, [r7, #8]
 80113b8:	2100      	movs	r1, #0
 80113ba:	68f8      	ldr	r0, [r7, #12]
 80113bc:	f003 fbf4 	bl	8014ba8 <USBD_LL_Transmit>

  return USBD_OK;
 80113c0:	2300      	movs	r3, #0
}
 80113c2:	4618      	mov	r0, r3
 80113c4:	3710      	adds	r7, #16
 80113c6:	46bd      	mov	sp, r7
 80113c8:	bd80      	pop	{r7, pc}

080113ca <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80113ca:	b580      	push	{r7, lr}
 80113cc:	b084      	sub	sp, #16
 80113ce:	af00      	add	r7, sp, #0
 80113d0:	60f8      	str	r0, [r7, #12]
 80113d2:	60b9      	str	r1, [r7, #8]
 80113d4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	68ba      	ldr	r2, [r7, #8]
 80113da:	2100      	movs	r1, #0
 80113dc:	68f8      	ldr	r0, [r7, #12]
 80113de:	f003 fbe3 	bl	8014ba8 <USBD_LL_Transmit>

  return USBD_OK;
 80113e2:	2300      	movs	r3, #0
}
 80113e4:	4618      	mov	r0, r3
 80113e6:	3710      	adds	r7, #16
 80113e8:	46bd      	mov	sp, r7
 80113ea:	bd80      	pop	{r7, pc}

080113ec <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80113ec:	b580      	push	{r7, lr}
 80113ee:	b084      	sub	sp, #16
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	60f8      	str	r0, [r7, #12]
 80113f4:	60b9      	str	r1, [r7, #8]
 80113f6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	2203      	movs	r2, #3
 80113fc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8011400:	68fb      	ldr	r3, [r7, #12]
 8011402:	687a      	ldr	r2, [r7, #4]
 8011404:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8011408:	68fb      	ldr	r3, [r7, #12]
 801140a:	687a      	ldr	r2, [r7, #4]
 801140c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	68ba      	ldr	r2, [r7, #8]
 8011414:	2100      	movs	r1, #0
 8011416:	68f8      	ldr	r0, [r7, #12]
 8011418:	f003 fbfe 	bl	8014c18 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801141c:	2300      	movs	r3, #0
}
 801141e:	4618      	mov	r0, r3
 8011420:	3710      	adds	r7, #16
 8011422:	46bd      	mov	sp, r7
 8011424:	bd80      	pop	{r7, pc}

08011426 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8011426:	b580      	push	{r7, lr}
 8011428:	b084      	sub	sp, #16
 801142a:	af00      	add	r7, sp, #0
 801142c:	60f8      	str	r0, [r7, #12]
 801142e:	60b9      	str	r1, [r7, #8]
 8011430:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	68ba      	ldr	r2, [r7, #8]
 8011436:	2100      	movs	r1, #0
 8011438:	68f8      	ldr	r0, [r7, #12]
 801143a:	f003 fbed 	bl	8014c18 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801143e:	2300      	movs	r3, #0
}
 8011440:	4618      	mov	r0, r3
 8011442:	3710      	adds	r7, #16
 8011444:	46bd      	mov	sp, r7
 8011446:	bd80      	pop	{r7, pc}

08011448 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8011448:	b580      	push	{r7, lr}
 801144a:	b082      	sub	sp, #8
 801144c:	af00      	add	r7, sp, #0
 801144e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	2204      	movs	r2, #4
 8011454:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8011458:	2300      	movs	r3, #0
 801145a:	2200      	movs	r2, #0
 801145c:	2100      	movs	r1, #0
 801145e:	6878      	ldr	r0, [r7, #4]
 8011460:	f003 fba2 	bl	8014ba8 <USBD_LL_Transmit>

  return USBD_OK;
 8011464:	2300      	movs	r3, #0
}
 8011466:	4618      	mov	r0, r3
 8011468:	3708      	adds	r7, #8
 801146a:	46bd      	mov	sp, r7
 801146c:	bd80      	pop	{r7, pc}

0801146e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801146e:	b580      	push	{r7, lr}
 8011470:	b082      	sub	sp, #8
 8011472:	af00      	add	r7, sp, #0
 8011474:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	2205      	movs	r2, #5
 801147a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801147e:	2300      	movs	r3, #0
 8011480:	2200      	movs	r2, #0
 8011482:	2100      	movs	r1, #0
 8011484:	6878      	ldr	r0, [r7, #4]
 8011486:	f003 fbc7 	bl	8014c18 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801148a:	2300      	movs	r3, #0
}
 801148c:	4618      	mov	r0, r3
 801148e:	3708      	adds	r7, #8
 8011490:	46bd      	mov	sp, r7
 8011492:	bd80      	pop	{r7, pc}

08011494 <__NVIC_SetPriority>:
{
 8011494:	b480      	push	{r7}
 8011496:	b083      	sub	sp, #12
 8011498:	af00      	add	r7, sp, #0
 801149a:	4603      	mov	r3, r0
 801149c:	6039      	str	r1, [r7, #0]
 801149e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80114a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	db0a      	blt.n	80114be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80114a8:	683b      	ldr	r3, [r7, #0]
 80114aa:	b2da      	uxtb	r2, r3
 80114ac:	490c      	ldr	r1, [pc, #48]	@ (80114e0 <__NVIC_SetPriority+0x4c>)
 80114ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80114b2:	0112      	lsls	r2, r2, #4
 80114b4:	b2d2      	uxtb	r2, r2
 80114b6:	440b      	add	r3, r1
 80114b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80114bc:	e00a      	b.n	80114d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80114be:	683b      	ldr	r3, [r7, #0]
 80114c0:	b2da      	uxtb	r2, r3
 80114c2:	4908      	ldr	r1, [pc, #32]	@ (80114e4 <__NVIC_SetPriority+0x50>)
 80114c4:	79fb      	ldrb	r3, [r7, #7]
 80114c6:	f003 030f 	and.w	r3, r3, #15
 80114ca:	3b04      	subs	r3, #4
 80114cc:	0112      	lsls	r2, r2, #4
 80114ce:	b2d2      	uxtb	r2, r2
 80114d0:	440b      	add	r3, r1
 80114d2:	761a      	strb	r2, [r3, #24]
}
 80114d4:	bf00      	nop
 80114d6:	370c      	adds	r7, #12
 80114d8:	46bd      	mov	sp, r7
 80114da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114de:	4770      	bx	lr
 80114e0:	e000e100 	.word	0xe000e100
 80114e4:	e000ed00 	.word	0xe000ed00

080114e8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80114e8:	b580      	push	{r7, lr}
 80114ea:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80114ec:	4b05      	ldr	r3, [pc, #20]	@ (8011504 <SysTick_Handler+0x1c>)
 80114ee:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80114f0:	f001 fd46 	bl	8012f80 <xTaskGetSchedulerState>
 80114f4:	4603      	mov	r3, r0
 80114f6:	2b01      	cmp	r3, #1
 80114f8:	d001      	beq.n	80114fe <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80114fa:	f002 fb3d 	bl	8013b78 <xPortSysTickHandler>
  }
}
 80114fe:	bf00      	nop
 8011500:	bd80      	pop	{r7, pc}
 8011502:	bf00      	nop
 8011504:	e000e010 	.word	0xe000e010

08011508 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8011508:	b580      	push	{r7, lr}
 801150a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 801150c:	2100      	movs	r1, #0
 801150e:	f06f 0004 	mvn.w	r0, #4
 8011512:	f7ff ffbf 	bl	8011494 <__NVIC_SetPriority>
#endif
}
 8011516:	bf00      	nop
 8011518:	bd80      	pop	{r7, pc}
	...

0801151c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 801151c:	b480      	push	{r7}
 801151e:	b083      	sub	sp, #12
 8011520:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011522:	f3ef 8305 	mrs	r3, IPSR
 8011526:	603b      	str	r3, [r7, #0]
  return(result);
 8011528:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801152a:	2b00      	cmp	r3, #0
 801152c:	d003      	beq.n	8011536 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801152e:	f06f 0305 	mvn.w	r3, #5
 8011532:	607b      	str	r3, [r7, #4]
 8011534:	e00c      	b.n	8011550 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8011536:	4b0a      	ldr	r3, [pc, #40]	@ (8011560 <osKernelInitialize+0x44>)
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	2b00      	cmp	r3, #0
 801153c:	d105      	bne.n	801154a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801153e:	4b08      	ldr	r3, [pc, #32]	@ (8011560 <osKernelInitialize+0x44>)
 8011540:	2201      	movs	r2, #1
 8011542:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8011544:	2300      	movs	r3, #0
 8011546:	607b      	str	r3, [r7, #4]
 8011548:	e002      	b.n	8011550 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801154a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801154e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8011550:	687b      	ldr	r3, [r7, #4]
}
 8011552:	4618      	mov	r0, r3
 8011554:	370c      	adds	r7, #12
 8011556:	46bd      	mov	sp, r7
 8011558:	f85d 7b04 	ldr.w	r7, [sp], #4
 801155c:	4770      	bx	lr
 801155e:	bf00      	nop
 8011560:	20003674 	.word	0x20003674

08011564 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8011564:	b580      	push	{r7, lr}
 8011566:	b082      	sub	sp, #8
 8011568:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801156a:	f3ef 8305 	mrs	r3, IPSR
 801156e:	603b      	str	r3, [r7, #0]
  return(result);
 8011570:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011572:	2b00      	cmp	r3, #0
 8011574:	d003      	beq.n	801157e <osKernelStart+0x1a>
    stat = osErrorISR;
 8011576:	f06f 0305 	mvn.w	r3, #5
 801157a:	607b      	str	r3, [r7, #4]
 801157c:	e010      	b.n	80115a0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 801157e:	4b0b      	ldr	r3, [pc, #44]	@ (80115ac <osKernelStart+0x48>)
 8011580:	681b      	ldr	r3, [r3, #0]
 8011582:	2b01      	cmp	r3, #1
 8011584:	d109      	bne.n	801159a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8011586:	f7ff ffbf 	bl	8011508 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801158a:	4b08      	ldr	r3, [pc, #32]	@ (80115ac <osKernelStart+0x48>)
 801158c:	2202      	movs	r2, #2
 801158e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8011590:	f001 f892 	bl	80126b8 <vTaskStartScheduler>
      stat = osOK;
 8011594:	2300      	movs	r3, #0
 8011596:	607b      	str	r3, [r7, #4]
 8011598:	e002      	b.n	80115a0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 801159a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801159e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80115a0:	687b      	ldr	r3, [r7, #4]
}
 80115a2:	4618      	mov	r0, r3
 80115a4:	3708      	adds	r7, #8
 80115a6:	46bd      	mov	sp, r7
 80115a8:	bd80      	pop	{r7, pc}
 80115aa:	bf00      	nop
 80115ac:	20003674 	.word	0x20003674

080115b0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80115b0:	b580      	push	{r7, lr}
 80115b2:	b08e      	sub	sp, #56	@ 0x38
 80115b4:	af04      	add	r7, sp, #16
 80115b6:	60f8      	str	r0, [r7, #12]
 80115b8:	60b9      	str	r1, [r7, #8]
 80115ba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80115bc:	2300      	movs	r3, #0
 80115be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80115c0:	f3ef 8305 	mrs	r3, IPSR
 80115c4:	617b      	str	r3, [r7, #20]
  return(result);
 80115c6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	d17e      	bne.n	80116ca <osThreadNew+0x11a>
 80115cc:	68fb      	ldr	r3, [r7, #12]
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d07b      	beq.n	80116ca <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80115d2:	2380      	movs	r3, #128	@ 0x80
 80115d4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80115d6:	2318      	movs	r3, #24
 80115d8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80115da:	2300      	movs	r3, #0
 80115dc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80115de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80115e2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d045      	beq.n	8011676 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	d002      	beq.n	80115f8 <osThreadNew+0x48>
        name = attr->name;
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	681b      	ldr	r3, [r3, #0]
 80115f6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	699b      	ldr	r3, [r3, #24]
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d002      	beq.n	8011606 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	699b      	ldr	r3, [r3, #24]
 8011604:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8011606:	69fb      	ldr	r3, [r7, #28]
 8011608:	2b00      	cmp	r3, #0
 801160a:	d008      	beq.n	801161e <osThreadNew+0x6e>
 801160c:	69fb      	ldr	r3, [r7, #28]
 801160e:	2b38      	cmp	r3, #56	@ 0x38
 8011610:	d805      	bhi.n	801161e <osThreadNew+0x6e>
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	685b      	ldr	r3, [r3, #4]
 8011616:	f003 0301 	and.w	r3, r3, #1
 801161a:	2b00      	cmp	r3, #0
 801161c:	d001      	beq.n	8011622 <osThreadNew+0x72>
        return (NULL);
 801161e:	2300      	movs	r3, #0
 8011620:	e054      	b.n	80116cc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	695b      	ldr	r3, [r3, #20]
 8011626:	2b00      	cmp	r3, #0
 8011628:	d003      	beq.n	8011632 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	695b      	ldr	r3, [r3, #20]
 801162e:	089b      	lsrs	r3, r3, #2
 8011630:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	689b      	ldr	r3, [r3, #8]
 8011636:	2b00      	cmp	r3, #0
 8011638:	d00e      	beq.n	8011658 <osThreadNew+0xa8>
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	68db      	ldr	r3, [r3, #12]
 801163e:	2ba7      	cmp	r3, #167	@ 0xa7
 8011640:	d90a      	bls.n	8011658 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8011646:	2b00      	cmp	r3, #0
 8011648:	d006      	beq.n	8011658 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	695b      	ldr	r3, [r3, #20]
 801164e:	2b00      	cmp	r3, #0
 8011650:	d002      	beq.n	8011658 <osThreadNew+0xa8>
        mem = 1;
 8011652:	2301      	movs	r3, #1
 8011654:	61bb      	str	r3, [r7, #24]
 8011656:	e010      	b.n	801167a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	689b      	ldr	r3, [r3, #8]
 801165c:	2b00      	cmp	r3, #0
 801165e:	d10c      	bne.n	801167a <osThreadNew+0xca>
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	68db      	ldr	r3, [r3, #12]
 8011664:	2b00      	cmp	r3, #0
 8011666:	d108      	bne.n	801167a <osThreadNew+0xca>
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	691b      	ldr	r3, [r3, #16]
 801166c:	2b00      	cmp	r3, #0
 801166e:	d104      	bne.n	801167a <osThreadNew+0xca>
          mem = 0;
 8011670:	2300      	movs	r3, #0
 8011672:	61bb      	str	r3, [r7, #24]
 8011674:	e001      	b.n	801167a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8011676:	2300      	movs	r3, #0
 8011678:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801167a:	69bb      	ldr	r3, [r7, #24]
 801167c:	2b01      	cmp	r3, #1
 801167e:	d110      	bne.n	80116a2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8011684:	687a      	ldr	r2, [r7, #4]
 8011686:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8011688:	9202      	str	r2, [sp, #8]
 801168a:	9301      	str	r3, [sp, #4]
 801168c:	69fb      	ldr	r3, [r7, #28]
 801168e:	9300      	str	r3, [sp, #0]
 8011690:	68bb      	ldr	r3, [r7, #8]
 8011692:	6a3a      	ldr	r2, [r7, #32]
 8011694:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011696:	68f8      	ldr	r0, [r7, #12]
 8011698:	f000 fe1a 	bl	80122d0 <xTaskCreateStatic>
 801169c:	4603      	mov	r3, r0
 801169e:	613b      	str	r3, [r7, #16]
 80116a0:	e013      	b.n	80116ca <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80116a2:	69bb      	ldr	r3, [r7, #24]
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d110      	bne.n	80116ca <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80116a8:	6a3b      	ldr	r3, [r7, #32]
 80116aa:	b29a      	uxth	r2, r3
 80116ac:	f107 0310 	add.w	r3, r7, #16
 80116b0:	9301      	str	r3, [sp, #4]
 80116b2:	69fb      	ldr	r3, [r7, #28]
 80116b4:	9300      	str	r3, [sp, #0]
 80116b6:	68bb      	ldr	r3, [r7, #8]
 80116b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80116ba:	68f8      	ldr	r0, [r7, #12]
 80116bc:	f000 fe68 	bl	8012390 <xTaskCreate>
 80116c0:	4603      	mov	r3, r0
 80116c2:	2b01      	cmp	r3, #1
 80116c4:	d001      	beq.n	80116ca <osThreadNew+0x11a>
            hTask = NULL;
 80116c6:	2300      	movs	r3, #0
 80116c8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80116ca:	693b      	ldr	r3, [r7, #16]
}
 80116cc:	4618      	mov	r0, r3
 80116ce:	3728      	adds	r7, #40	@ 0x28
 80116d0:	46bd      	mov	sp, r7
 80116d2:	bd80      	pop	{r7, pc}

080116d4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80116d4:	b580      	push	{r7, lr}
 80116d6:	b084      	sub	sp, #16
 80116d8:	af00      	add	r7, sp, #0
 80116da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80116dc:	f3ef 8305 	mrs	r3, IPSR
 80116e0:	60bb      	str	r3, [r7, #8]
  return(result);
 80116e2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d003      	beq.n	80116f0 <osDelay+0x1c>
    stat = osErrorISR;
 80116e8:	f06f 0305 	mvn.w	r3, #5
 80116ec:	60fb      	str	r3, [r7, #12]
 80116ee:	e007      	b.n	8011700 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80116f0:	2300      	movs	r3, #0
 80116f2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d002      	beq.n	8011700 <osDelay+0x2c>
      vTaskDelay(ticks);
 80116fa:	6878      	ldr	r0, [r7, #4]
 80116fc:	f000 ffa6 	bl	801264c <vTaskDelay>
    }
  }

  return (stat);
 8011700:	68fb      	ldr	r3, [r7, #12]
}
 8011702:	4618      	mov	r0, r3
 8011704:	3710      	adds	r7, #16
 8011706:	46bd      	mov	sp, r7
 8011708:	bd80      	pop	{r7, pc}
	...

0801170c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 801170c:	b480      	push	{r7}
 801170e:	b085      	sub	sp, #20
 8011710:	af00      	add	r7, sp, #0
 8011712:	60f8      	str	r0, [r7, #12]
 8011714:	60b9      	str	r1, [r7, #8]
 8011716:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8011718:	68fb      	ldr	r3, [r7, #12]
 801171a:	4a07      	ldr	r2, [pc, #28]	@ (8011738 <vApplicationGetIdleTaskMemory+0x2c>)
 801171c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801171e:	68bb      	ldr	r3, [r7, #8]
 8011720:	4a06      	ldr	r2, [pc, #24]	@ (801173c <vApplicationGetIdleTaskMemory+0x30>)
 8011722:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	2280      	movs	r2, #128	@ 0x80
 8011728:	601a      	str	r2, [r3, #0]
}
 801172a:	bf00      	nop
 801172c:	3714      	adds	r7, #20
 801172e:	46bd      	mov	sp, r7
 8011730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011734:	4770      	bx	lr
 8011736:	bf00      	nop
 8011738:	20003678 	.word	0x20003678
 801173c:	20003720 	.word	0x20003720

08011740 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8011740:	b480      	push	{r7}
 8011742:	b085      	sub	sp, #20
 8011744:	af00      	add	r7, sp, #0
 8011746:	60f8      	str	r0, [r7, #12]
 8011748:	60b9      	str	r1, [r7, #8]
 801174a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	4a07      	ldr	r2, [pc, #28]	@ (801176c <vApplicationGetTimerTaskMemory+0x2c>)
 8011750:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8011752:	68bb      	ldr	r3, [r7, #8]
 8011754:	4a06      	ldr	r2, [pc, #24]	@ (8011770 <vApplicationGetTimerTaskMemory+0x30>)
 8011756:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801175e:	601a      	str	r2, [r3, #0]
}
 8011760:	bf00      	nop
 8011762:	3714      	adds	r7, #20
 8011764:	46bd      	mov	sp, r7
 8011766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801176a:	4770      	bx	lr
 801176c:	20003920 	.word	0x20003920
 8011770:	200039c8 	.word	0x200039c8

08011774 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011774:	b480      	push	{r7}
 8011776:	b083      	sub	sp, #12
 8011778:	af00      	add	r7, sp, #0
 801177a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	f103 0208 	add.w	r2, r3, #8
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801178c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	f103 0208 	add.w	r2, r3, #8
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	f103 0208 	add.w	r2, r3, #8
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	2200      	movs	r2, #0
 80117a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80117a8:	bf00      	nop
 80117aa:	370c      	adds	r7, #12
 80117ac:	46bd      	mov	sp, r7
 80117ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117b2:	4770      	bx	lr

080117b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80117b4:	b480      	push	{r7}
 80117b6:	b083      	sub	sp, #12
 80117b8:	af00      	add	r7, sp, #0
 80117ba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	2200      	movs	r2, #0
 80117c0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80117c2:	bf00      	nop
 80117c4:	370c      	adds	r7, #12
 80117c6:	46bd      	mov	sp, r7
 80117c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117cc:	4770      	bx	lr

080117ce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80117ce:	b480      	push	{r7}
 80117d0:	b085      	sub	sp, #20
 80117d2:	af00      	add	r7, sp, #0
 80117d4:	6078      	str	r0, [r7, #4]
 80117d6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	685b      	ldr	r3, [r3, #4]
 80117dc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80117de:	683b      	ldr	r3, [r7, #0]
 80117e0:	68fa      	ldr	r2, [r7, #12]
 80117e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	689a      	ldr	r2, [r3, #8]
 80117e8:	683b      	ldr	r3, [r7, #0]
 80117ea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80117ec:	68fb      	ldr	r3, [r7, #12]
 80117ee:	689b      	ldr	r3, [r3, #8]
 80117f0:	683a      	ldr	r2, [r7, #0]
 80117f2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80117f4:	68fb      	ldr	r3, [r7, #12]
 80117f6:	683a      	ldr	r2, [r7, #0]
 80117f8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80117fa:	683b      	ldr	r3, [r7, #0]
 80117fc:	687a      	ldr	r2, [r7, #4]
 80117fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	1c5a      	adds	r2, r3, #1
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	601a      	str	r2, [r3, #0]
}
 801180a:	bf00      	nop
 801180c:	3714      	adds	r7, #20
 801180e:	46bd      	mov	sp, r7
 8011810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011814:	4770      	bx	lr

08011816 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011816:	b480      	push	{r7}
 8011818:	b085      	sub	sp, #20
 801181a:	af00      	add	r7, sp, #0
 801181c:	6078      	str	r0, [r7, #4]
 801181e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011820:	683b      	ldr	r3, [r7, #0]
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011826:	68bb      	ldr	r3, [r7, #8]
 8011828:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801182c:	d103      	bne.n	8011836 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	691b      	ldr	r3, [r3, #16]
 8011832:	60fb      	str	r3, [r7, #12]
 8011834:	e00c      	b.n	8011850 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	3308      	adds	r3, #8
 801183a:	60fb      	str	r3, [r7, #12]
 801183c:	e002      	b.n	8011844 <vListInsert+0x2e>
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	685b      	ldr	r3, [r3, #4]
 8011842:	60fb      	str	r3, [r7, #12]
 8011844:	68fb      	ldr	r3, [r7, #12]
 8011846:	685b      	ldr	r3, [r3, #4]
 8011848:	681b      	ldr	r3, [r3, #0]
 801184a:	68ba      	ldr	r2, [r7, #8]
 801184c:	429a      	cmp	r2, r3
 801184e:	d2f6      	bcs.n	801183e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011850:	68fb      	ldr	r3, [r7, #12]
 8011852:	685a      	ldr	r2, [r3, #4]
 8011854:	683b      	ldr	r3, [r7, #0]
 8011856:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011858:	683b      	ldr	r3, [r7, #0]
 801185a:	685b      	ldr	r3, [r3, #4]
 801185c:	683a      	ldr	r2, [r7, #0]
 801185e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011860:	683b      	ldr	r3, [r7, #0]
 8011862:	68fa      	ldr	r2, [r7, #12]
 8011864:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011866:	68fb      	ldr	r3, [r7, #12]
 8011868:	683a      	ldr	r2, [r7, #0]
 801186a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801186c:	683b      	ldr	r3, [r7, #0]
 801186e:	687a      	ldr	r2, [r7, #4]
 8011870:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	681b      	ldr	r3, [r3, #0]
 8011876:	1c5a      	adds	r2, r3, #1
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	601a      	str	r2, [r3, #0]
}
 801187c:	bf00      	nop
 801187e:	3714      	adds	r7, #20
 8011880:	46bd      	mov	sp, r7
 8011882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011886:	4770      	bx	lr

08011888 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011888:	b480      	push	{r7}
 801188a:	b085      	sub	sp, #20
 801188c:	af00      	add	r7, sp, #0
 801188e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	691b      	ldr	r3, [r3, #16]
 8011894:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	685b      	ldr	r3, [r3, #4]
 801189a:	687a      	ldr	r2, [r7, #4]
 801189c:	6892      	ldr	r2, [r2, #8]
 801189e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	689b      	ldr	r3, [r3, #8]
 80118a4:	687a      	ldr	r2, [r7, #4]
 80118a6:	6852      	ldr	r2, [r2, #4]
 80118a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	685b      	ldr	r3, [r3, #4]
 80118ae:	687a      	ldr	r2, [r7, #4]
 80118b0:	429a      	cmp	r2, r3
 80118b2:	d103      	bne.n	80118bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	689a      	ldr	r2, [r3, #8]
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	2200      	movs	r2, #0
 80118c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80118c2:	68fb      	ldr	r3, [r7, #12]
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	1e5a      	subs	r2, r3, #1
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	681b      	ldr	r3, [r3, #0]
}
 80118d0:	4618      	mov	r0, r3
 80118d2:	3714      	adds	r7, #20
 80118d4:	46bd      	mov	sp, r7
 80118d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118da:	4770      	bx	lr

080118dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80118dc:	b580      	push	{r7, lr}
 80118de:	b084      	sub	sp, #16
 80118e0:	af00      	add	r7, sp, #0
 80118e2:	6078      	str	r0, [r7, #4]
 80118e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80118ea:	68fb      	ldr	r3, [r7, #12]
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d10b      	bne.n	8011908 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80118f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118f4:	f383 8811 	msr	BASEPRI, r3
 80118f8:	f3bf 8f6f 	isb	sy
 80118fc:	f3bf 8f4f 	dsb	sy
 8011900:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8011902:	bf00      	nop
 8011904:	bf00      	nop
 8011906:	e7fd      	b.n	8011904 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8011908:	f002 f8a6 	bl	8013a58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	681a      	ldr	r2, [r3, #0]
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011914:	68f9      	ldr	r1, [r7, #12]
 8011916:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011918:	fb01 f303 	mul.w	r3, r1, r3
 801191c:	441a      	add	r2, r3
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011922:	68fb      	ldr	r3, [r7, #12]
 8011924:	2200      	movs	r2, #0
 8011926:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	681a      	ldr	r2, [r3, #0]
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011930:	68fb      	ldr	r3, [r7, #12]
 8011932:	681a      	ldr	r2, [r3, #0]
 8011934:	68fb      	ldr	r3, [r7, #12]
 8011936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011938:	3b01      	subs	r3, #1
 801193a:	68f9      	ldr	r1, [r7, #12]
 801193c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801193e:	fb01 f303 	mul.w	r3, r1, r3
 8011942:	441a      	add	r2, r3
 8011944:	68fb      	ldr	r3, [r7, #12]
 8011946:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011948:	68fb      	ldr	r3, [r7, #12]
 801194a:	22ff      	movs	r2, #255	@ 0xff
 801194c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011950:	68fb      	ldr	r3, [r7, #12]
 8011952:	22ff      	movs	r2, #255	@ 0xff
 8011954:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8011958:	683b      	ldr	r3, [r7, #0]
 801195a:	2b00      	cmp	r3, #0
 801195c:	d114      	bne.n	8011988 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801195e:	68fb      	ldr	r3, [r7, #12]
 8011960:	691b      	ldr	r3, [r3, #16]
 8011962:	2b00      	cmp	r3, #0
 8011964:	d01a      	beq.n	801199c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011966:	68fb      	ldr	r3, [r7, #12]
 8011968:	3310      	adds	r3, #16
 801196a:	4618      	mov	r0, r3
 801196c:	f001 f942 	bl	8012bf4 <xTaskRemoveFromEventList>
 8011970:	4603      	mov	r3, r0
 8011972:	2b00      	cmp	r3, #0
 8011974:	d012      	beq.n	801199c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011976:	4b0d      	ldr	r3, [pc, #52]	@ (80119ac <xQueueGenericReset+0xd0>)
 8011978:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801197c:	601a      	str	r2, [r3, #0]
 801197e:	f3bf 8f4f 	dsb	sy
 8011982:	f3bf 8f6f 	isb	sy
 8011986:	e009      	b.n	801199c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011988:	68fb      	ldr	r3, [r7, #12]
 801198a:	3310      	adds	r3, #16
 801198c:	4618      	mov	r0, r3
 801198e:	f7ff fef1 	bl	8011774 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011992:	68fb      	ldr	r3, [r7, #12]
 8011994:	3324      	adds	r3, #36	@ 0x24
 8011996:	4618      	mov	r0, r3
 8011998:	f7ff feec 	bl	8011774 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801199c:	f002 f88e 	bl	8013abc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80119a0:	2301      	movs	r3, #1
}
 80119a2:	4618      	mov	r0, r3
 80119a4:	3710      	adds	r7, #16
 80119a6:	46bd      	mov	sp, r7
 80119a8:	bd80      	pop	{r7, pc}
 80119aa:	bf00      	nop
 80119ac:	e000ed04 	.word	0xe000ed04

080119b0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80119b0:	b580      	push	{r7, lr}
 80119b2:	b08e      	sub	sp, #56	@ 0x38
 80119b4:	af02      	add	r7, sp, #8
 80119b6:	60f8      	str	r0, [r7, #12]
 80119b8:	60b9      	str	r1, [r7, #8]
 80119ba:	607a      	str	r2, [r7, #4]
 80119bc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80119be:	68fb      	ldr	r3, [r7, #12]
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d10b      	bne.n	80119dc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80119c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119c8:	f383 8811 	msr	BASEPRI, r3
 80119cc:	f3bf 8f6f 	isb	sy
 80119d0:	f3bf 8f4f 	dsb	sy
 80119d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80119d6:	bf00      	nop
 80119d8:	bf00      	nop
 80119da:	e7fd      	b.n	80119d8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80119dc:	683b      	ldr	r3, [r7, #0]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d10b      	bne.n	80119fa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80119e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119e6:	f383 8811 	msr	BASEPRI, r3
 80119ea:	f3bf 8f6f 	isb	sy
 80119ee:	f3bf 8f4f 	dsb	sy
 80119f2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80119f4:	bf00      	nop
 80119f6:	bf00      	nop
 80119f8:	e7fd      	b.n	80119f6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d002      	beq.n	8011a06 <xQueueGenericCreateStatic+0x56>
 8011a00:	68bb      	ldr	r3, [r7, #8]
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d001      	beq.n	8011a0a <xQueueGenericCreateStatic+0x5a>
 8011a06:	2301      	movs	r3, #1
 8011a08:	e000      	b.n	8011a0c <xQueueGenericCreateStatic+0x5c>
 8011a0a:	2300      	movs	r3, #0
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d10b      	bne.n	8011a28 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8011a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a14:	f383 8811 	msr	BASEPRI, r3
 8011a18:	f3bf 8f6f 	isb	sy
 8011a1c:	f3bf 8f4f 	dsb	sy
 8011a20:	623b      	str	r3, [r7, #32]
}
 8011a22:	bf00      	nop
 8011a24:	bf00      	nop
 8011a26:	e7fd      	b.n	8011a24 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d102      	bne.n	8011a34 <xQueueGenericCreateStatic+0x84>
 8011a2e:	68bb      	ldr	r3, [r7, #8]
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d101      	bne.n	8011a38 <xQueueGenericCreateStatic+0x88>
 8011a34:	2301      	movs	r3, #1
 8011a36:	e000      	b.n	8011a3a <xQueueGenericCreateStatic+0x8a>
 8011a38:	2300      	movs	r3, #0
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d10b      	bne.n	8011a56 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8011a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a42:	f383 8811 	msr	BASEPRI, r3
 8011a46:	f3bf 8f6f 	isb	sy
 8011a4a:	f3bf 8f4f 	dsb	sy
 8011a4e:	61fb      	str	r3, [r7, #28]
}
 8011a50:	bf00      	nop
 8011a52:	bf00      	nop
 8011a54:	e7fd      	b.n	8011a52 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011a56:	2350      	movs	r3, #80	@ 0x50
 8011a58:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8011a5a:	697b      	ldr	r3, [r7, #20]
 8011a5c:	2b50      	cmp	r3, #80	@ 0x50
 8011a5e:	d00b      	beq.n	8011a78 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8011a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a64:	f383 8811 	msr	BASEPRI, r3
 8011a68:	f3bf 8f6f 	isb	sy
 8011a6c:	f3bf 8f4f 	dsb	sy
 8011a70:	61bb      	str	r3, [r7, #24]
}
 8011a72:	bf00      	nop
 8011a74:	bf00      	nop
 8011a76:	e7fd      	b.n	8011a74 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8011a78:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011a7a:	683b      	ldr	r3, [r7, #0]
 8011a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8011a7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	d00d      	beq.n	8011aa0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a86:	2201      	movs	r2, #1
 8011a88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011a8c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8011a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a92:	9300      	str	r3, [sp, #0]
 8011a94:	4613      	mov	r3, r2
 8011a96:	687a      	ldr	r2, [r7, #4]
 8011a98:	68b9      	ldr	r1, [r7, #8]
 8011a9a:	68f8      	ldr	r0, [r7, #12]
 8011a9c:	f000 f805 	bl	8011aaa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8011aa2:	4618      	mov	r0, r3
 8011aa4:	3730      	adds	r7, #48	@ 0x30
 8011aa6:	46bd      	mov	sp, r7
 8011aa8:	bd80      	pop	{r7, pc}

08011aaa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011aaa:	b580      	push	{r7, lr}
 8011aac:	b084      	sub	sp, #16
 8011aae:	af00      	add	r7, sp, #0
 8011ab0:	60f8      	str	r0, [r7, #12]
 8011ab2:	60b9      	str	r1, [r7, #8]
 8011ab4:	607a      	str	r2, [r7, #4]
 8011ab6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011ab8:	68bb      	ldr	r3, [r7, #8]
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	d103      	bne.n	8011ac6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011abe:	69bb      	ldr	r3, [r7, #24]
 8011ac0:	69ba      	ldr	r2, [r7, #24]
 8011ac2:	601a      	str	r2, [r3, #0]
 8011ac4:	e002      	b.n	8011acc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011ac6:	69bb      	ldr	r3, [r7, #24]
 8011ac8:	687a      	ldr	r2, [r7, #4]
 8011aca:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011acc:	69bb      	ldr	r3, [r7, #24]
 8011ace:	68fa      	ldr	r2, [r7, #12]
 8011ad0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011ad2:	69bb      	ldr	r3, [r7, #24]
 8011ad4:	68ba      	ldr	r2, [r7, #8]
 8011ad6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011ad8:	2101      	movs	r1, #1
 8011ada:	69b8      	ldr	r0, [r7, #24]
 8011adc:	f7ff fefe 	bl	80118dc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8011ae0:	69bb      	ldr	r3, [r7, #24]
 8011ae2:	78fa      	ldrb	r2, [r7, #3]
 8011ae4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8011ae8:	bf00      	nop
 8011aea:	3710      	adds	r7, #16
 8011aec:	46bd      	mov	sp, r7
 8011aee:	bd80      	pop	{r7, pc}

08011af0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011af0:	b580      	push	{r7, lr}
 8011af2:	b08e      	sub	sp, #56	@ 0x38
 8011af4:	af00      	add	r7, sp, #0
 8011af6:	60f8      	str	r0, [r7, #12]
 8011af8:	60b9      	str	r1, [r7, #8]
 8011afa:	607a      	str	r2, [r7, #4]
 8011afc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011afe:	2300      	movs	r3, #0
 8011b00:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d10b      	bne.n	8011b24 <xQueueGenericSend+0x34>
	__asm volatile
 8011b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b10:	f383 8811 	msr	BASEPRI, r3
 8011b14:	f3bf 8f6f 	isb	sy
 8011b18:	f3bf 8f4f 	dsb	sy
 8011b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011b1e:	bf00      	nop
 8011b20:	bf00      	nop
 8011b22:	e7fd      	b.n	8011b20 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011b24:	68bb      	ldr	r3, [r7, #8]
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d103      	bne.n	8011b32 <xQueueGenericSend+0x42>
 8011b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	d101      	bne.n	8011b36 <xQueueGenericSend+0x46>
 8011b32:	2301      	movs	r3, #1
 8011b34:	e000      	b.n	8011b38 <xQueueGenericSend+0x48>
 8011b36:	2300      	movs	r3, #0
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d10b      	bne.n	8011b54 <xQueueGenericSend+0x64>
	__asm volatile
 8011b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b40:	f383 8811 	msr	BASEPRI, r3
 8011b44:	f3bf 8f6f 	isb	sy
 8011b48:	f3bf 8f4f 	dsb	sy
 8011b4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011b4e:	bf00      	nop
 8011b50:	bf00      	nop
 8011b52:	e7fd      	b.n	8011b50 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011b54:	683b      	ldr	r3, [r7, #0]
 8011b56:	2b02      	cmp	r3, #2
 8011b58:	d103      	bne.n	8011b62 <xQueueGenericSend+0x72>
 8011b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011b5e:	2b01      	cmp	r3, #1
 8011b60:	d101      	bne.n	8011b66 <xQueueGenericSend+0x76>
 8011b62:	2301      	movs	r3, #1
 8011b64:	e000      	b.n	8011b68 <xQueueGenericSend+0x78>
 8011b66:	2300      	movs	r3, #0
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d10b      	bne.n	8011b84 <xQueueGenericSend+0x94>
	__asm volatile
 8011b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b70:	f383 8811 	msr	BASEPRI, r3
 8011b74:	f3bf 8f6f 	isb	sy
 8011b78:	f3bf 8f4f 	dsb	sy
 8011b7c:	623b      	str	r3, [r7, #32]
}
 8011b7e:	bf00      	nop
 8011b80:	bf00      	nop
 8011b82:	e7fd      	b.n	8011b80 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011b84:	f001 f9fc 	bl	8012f80 <xTaskGetSchedulerState>
 8011b88:	4603      	mov	r3, r0
 8011b8a:	2b00      	cmp	r3, #0
 8011b8c:	d102      	bne.n	8011b94 <xQueueGenericSend+0xa4>
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d101      	bne.n	8011b98 <xQueueGenericSend+0xa8>
 8011b94:	2301      	movs	r3, #1
 8011b96:	e000      	b.n	8011b9a <xQueueGenericSend+0xaa>
 8011b98:	2300      	movs	r3, #0
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d10b      	bne.n	8011bb6 <xQueueGenericSend+0xc6>
	__asm volatile
 8011b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ba2:	f383 8811 	msr	BASEPRI, r3
 8011ba6:	f3bf 8f6f 	isb	sy
 8011baa:	f3bf 8f4f 	dsb	sy
 8011bae:	61fb      	str	r3, [r7, #28]
}
 8011bb0:	bf00      	nop
 8011bb2:	bf00      	nop
 8011bb4:	e7fd      	b.n	8011bb2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011bb6:	f001 ff4f 	bl	8013a58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bbc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011bc2:	429a      	cmp	r2, r3
 8011bc4:	d302      	bcc.n	8011bcc <xQueueGenericSend+0xdc>
 8011bc6:	683b      	ldr	r3, [r7, #0]
 8011bc8:	2b02      	cmp	r3, #2
 8011bca:	d129      	bne.n	8011c20 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011bcc:	683a      	ldr	r2, [r7, #0]
 8011bce:	68b9      	ldr	r1, [r7, #8]
 8011bd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011bd2:	f000 fa0f 	bl	8011ff4 <prvCopyDataToQueue>
 8011bd6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d010      	beq.n	8011c02 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011be2:	3324      	adds	r3, #36	@ 0x24
 8011be4:	4618      	mov	r0, r3
 8011be6:	f001 f805 	bl	8012bf4 <xTaskRemoveFromEventList>
 8011bea:	4603      	mov	r3, r0
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d013      	beq.n	8011c18 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011bf0:	4b3f      	ldr	r3, [pc, #252]	@ (8011cf0 <xQueueGenericSend+0x200>)
 8011bf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011bf6:	601a      	str	r2, [r3, #0]
 8011bf8:	f3bf 8f4f 	dsb	sy
 8011bfc:	f3bf 8f6f 	isb	sy
 8011c00:	e00a      	b.n	8011c18 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d007      	beq.n	8011c18 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011c08:	4b39      	ldr	r3, [pc, #228]	@ (8011cf0 <xQueueGenericSend+0x200>)
 8011c0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011c0e:	601a      	str	r2, [r3, #0]
 8011c10:	f3bf 8f4f 	dsb	sy
 8011c14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011c18:	f001 ff50 	bl	8013abc <vPortExitCritical>
				return pdPASS;
 8011c1c:	2301      	movs	r3, #1
 8011c1e:	e063      	b.n	8011ce8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d103      	bne.n	8011c2e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011c26:	f001 ff49 	bl	8013abc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8011c2a:	2300      	movs	r3, #0
 8011c2c:	e05c      	b.n	8011ce8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d106      	bne.n	8011c42 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011c34:	f107 0314 	add.w	r3, r7, #20
 8011c38:	4618      	mov	r0, r3
 8011c3a:	f001 f83f 	bl	8012cbc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011c3e:	2301      	movs	r3, #1
 8011c40:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011c42:	f001 ff3b 	bl	8013abc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011c46:	f000 fda7 	bl	8012798 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011c4a:	f001 ff05 	bl	8013a58 <vPortEnterCritical>
 8011c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011c54:	b25b      	sxtb	r3, r3
 8011c56:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011c5a:	d103      	bne.n	8011c64 <xQueueGenericSend+0x174>
 8011c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c5e:	2200      	movs	r2, #0
 8011c60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011c6a:	b25b      	sxtb	r3, r3
 8011c6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011c70:	d103      	bne.n	8011c7a <xQueueGenericSend+0x18a>
 8011c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c74:	2200      	movs	r2, #0
 8011c76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011c7a:	f001 ff1f 	bl	8013abc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011c7e:	1d3a      	adds	r2, r7, #4
 8011c80:	f107 0314 	add.w	r3, r7, #20
 8011c84:	4611      	mov	r1, r2
 8011c86:	4618      	mov	r0, r3
 8011c88:	f001 f82e 	bl	8012ce8 <xTaskCheckForTimeOut>
 8011c8c:	4603      	mov	r3, r0
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d124      	bne.n	8011cdc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011c92:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011c94:	f000 faa6 	bl	80121e4 <prvIsQueueFull>
 8011c98:	4603      	mov	r3, r0
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d018      	beq.n	8011cd0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ca0:	3310      	adds	r3, #16
 8011ca2:	687a      	ldr	r2, [r7, #4]
 8011ca4:	4611      	mov	r1, r2
 8011ca6:	4618      	mov	r0, r3
 8011ca8:	f000 ff52 	bl	8012b50 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011cac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011cae:	f000 fa31 	bl	8012114 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011cb2:	f000 fd7f 	bl	80127b4 <xTaskResumeAll>
 8011cb6:	4603      	mov	r3, r0
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	f47f af7c 	bne.w	8011bb6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8011cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8011cf0 <xQueueGenericSend+0x200>)
 8011cc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011cc4:	601a      	str	r2, [r3, #0]
 8011cc6:	f3bf 8f4f 	dsb	sy
 8011cca:	f3bf 8f6f 	isb	sy
 8011cce:	e772      	b.n	8011bb6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011cd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011cd2:	f000 fa1f 	bl	8012114 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011cd6:	f000 fd6d 	bl	80127b4 <xTaskResumeAll>
 8011cda:	e76c      	b.n	8011bb6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011cdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011cde:	f000 fa19 	bl	8012114 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011ce2:	f000 fd67 	bl	80127b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011ce6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011ce8:	4618      	mov	r0, r3
 8011cea:	3738      	adds	r7, #56	@ 0x38
 8011cec:	46bd      	mov	sp, r7
 8011cee:	bd80      	pop	{r7, pc}
 8011cf0:	e000ed04 	.word	0xe000ed04

08011cf4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011cf4:	b580      	push	{r7, lr}
 8011cf6:	b090      	sub	sp, #64	@ 0x40
 8011cf8:	af00      	add	r7, sp, #0
 8011cfa:	60f8      	str	r0, [r7, #12]
 8011cfc:	60b9      	str	r1, [r7, #8]
 8011cfe:	607a      	str	r2, [r7, #4]
 8011d00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011d02:	68fb      	ldr	r3, [r7, #12]
 8011d04:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8011d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d10b      	bne.n	8011d24 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8011d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d10:	f383 8811 	msr	BASEPRI, r3
 8011d14:	f3bf 8f6f 	isb	sy
 8011d18:	f3bf 8f4f 	dsb	sy
 8011d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011d1e:	bf00      	nop
 8011d20:	bf00      	nop
 8011d22:	e7fd      	b.n	8011d20 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011d24:	68bb      	ldr	r3, [r7, #8]
 8011d26:	2b00      	cmp	r3, #0
 8011d28:	d103      	bne.n	8011d32 <xQueueGenericSendFromISR+0x3e>
 8011d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d101      	bne.n	8011d36 <xQueueGenericSendFromISR+0x42>
 8011d32:	2301      	movs	r3, #1
 8011d34:	e000      	b.n	8011d38 <xQueueGenericSendFromISR+0x44>
 8011d36:	2300      	movs	r3, #0
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d10b      	bne.n	8011d54 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8011d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d40:	f383 8811 	msr	BASEPRI, r3
 8011d44:	f3bf 8f6f 	isb	sy
 8011d48:	f3bf 8f4f 	dsb	sy
 8011d4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011d4e:	bf00      	nop
 8011d50:	bf00      	nop
 8011d52:	e7fd      	b.n	8011d50 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011d54:	683b      	ldr	r3, [r7, #0]
 8011d56:	2b02      	cmp	r3, #2
 8011d58:	d103      	bne.n	8011d62 <xQueueGenericSendFromISR+0x6e>
 8011d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011d5e:	2b01      	cmp	r3, #1
 8011d60:	d101      	bne.n	8011d66 <xQueueGenericSendFromISR+0x72>
 8011d62:	2301      	movs	r3, #1
 8011d64:	e000      	b.n	8011d68 <xQueueGenericSendFromISR+0x74>
 8011d66:	2300      	movs	r3, #0
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d10b      	bne.n	8011d84 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8011d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d70:	f383 8811 	msr	BASEPRI, r3
 8011d74:	f3bf 8f6f 	isb	sy
 8011d78:	f3bf 8f4f 	dsb	sy
 8011d7c:	623b      	str	r3, [r7, #32]
}
 8011d7e:	bf00      	nop
 8011d80:	bf00      	nop
 8011d82:	e7fd      	b.n	8011d80 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011d84:	f001 ff48 	bl	8013c18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011d88:	f3ef 8211 	mrs	r2, BASEPRI
 8011d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d90:	f383 8811 	msr	BASEPRI, r3
 8011d94:	f3bf 8f6f 	isb	sy
 8011d98:	f3bf 8f4f 	dsb	sy
 8011d9c:	61fa      	str	r2, [r7, #28]
 8011d9e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011da0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011da2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011da6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011daa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011dac:	429a      	cmp	r2, r3
 8011dae:	d302      	bcc.n	8011db6 <xQueueGenericSendFromISR+0xc2>
 8011db0:	683b      	ldr	r3, [r7, #0]
 8011db2:	2b02      	cmp	r3, #2
 8011db4:	d12f      	bne.n	8011e16 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011db8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011dbc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011dc6:	683a      	ldr	r2, [r7, #0]
 8011dc8:	68b9      	ldr	r1, [r7, #8]
 8011dca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011dcc:	f000 f912 	bl	8011ff4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011dd0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8011dd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011dd8:	d112      	bne.n	8011e00 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d016      	beq.n	8011e10 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011de4:	3324      	adds	r3, #36	@ 0x24
 8011de6:	4618      	mov	r0, r3
 8011de8:	f000 ff04 	bl	8012bf4 <xTaskRemoveFromEventList>
 8011dec:	4603      	mov	r3, r0
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d00e      	beq.n	8011e10 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	d00b      	beq.n	8011e10 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	2201      	movs	r2, #1
 8011dfc:	601a      	str	r2, [r3, #0]
 8011dfe:	e007      	b.n	8011e10 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011e00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8011e04:	3301      	adds	r3, #1
 8011e06:	b2db      	uxtb	r3, r3
 8011e08:	b25a      	sxtb	r2, r3
 8011e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011e10:	2301      	movs	r3, #1
 8011e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8011e14:	e001      	b.n	8011e1a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011e16:	2300      	movs	r3, #0
 8011e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011e1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e1c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011e1e:	697b      	ldr	r3, [r7, #20]
 8011e20:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8011e24:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011e26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011e28:	4618      	mov	r0, r3
 8011e2a:	3740      	adds	r7, #64	@ 0x40
 8011e2c:	46bd      	mov	sp, r7
 8011e2e:	bd80      	pop	{r7, pc}

08011e30 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011e30:	b580      	push	{r7, lr}
 8011e32:	b08c      	sub	sp, #48	@ 0x30
 8011e34:	af00      	add	r7, sp, #0
 8011e36:	60f8      	str	r0, [r7, #12]
 8011e38:	60b9      	str	r1, [r7, #8]
 8011e3a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011e3c:	2300      	movs	r3, #0
 8011e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011e40:	68fb      	ldr	r3, [r7, #12]
 8011e42:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e46:	2b00      	cmp	r3, #0
 8011e48:	d10b      	bne.n	8011e62 <xQueueReceive+0x32>
	__asm volatile
 8011e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e4e:	f383 8811 	msr	BASEPRI, r3
 8011e52:	f3bf 8f6f 	isb	sy
 8011e56:	f3bf 8f4f 	dsb	sy
 8011e5a:	623b      	str	r3, [r7, #32]
}
 8011e5c:	bf00      	nop
 8011e5e:	bf00      	nop
 8011e60:	e7fd      	b.n	8011e5e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011e62:	68bb      	ldr	r3, [r7, #8]
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	d103      	bne.n	8011e70 <xQueueReceive+0x40>
 8011e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d101      	bne.n	8011e74 <xQueueReceive+0x44>
 8011e70:	2301      	movs	r3, #1
 8011e72:	e000      	b.n	8011e76 <xQueueReceive+0x46>
 8011e74:	2300      	movs	r3, #0
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d10b      	bne.n	8011e92 <xQueueReceive+0x62>
	__asm volatile
 8011e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e7e:	f383 8811 	msr	BASEPRI, r3
 8011e82:	f3bf 8f6f 	isb	sy
 8011e86:	f3bf 8f4f 	dsb	sy
 8011e8a:	61fb      	str	r3, [r7, #28]
}
 8011e8c:	bf00      	nop
 8011e8e:	bf00      	nop
 8011e90:	e7fd      	b.n	8011e8e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011e92:	f001 f875 	bl	8012f80 <xTaskGetSchedulerState>
 8011e96:	4603      	mov	r3, r0
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d102      	bne.n	8011ea2 <xQueueReceive+0x72>
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d101      	bne.n	8011ea6 <xQueueReceive+0x76>
 8011ea2:	2301      	movs	r3, #1
 8011ea4:	e000      	b.n	8011ea8 <xQueueReceive+0x78>
 8011ea6:	2300      	movs	r3, #0
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d10b      	bne.n	8011ec4 <xQueueReceive+0x94>
	__asm volatile
 8011eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011eb0:	f383 8811 	msr	BASEPRI, r3
 8011eb4:	f3bf 8f6f 	isb	sy
 8011eb8:	f3bf 8f4f 	dsb	sy
 8011ebc:	61bb      	str	r3, [r7, #24]
}
 8011ebe:	bf00      	nop
 8011ec0:	bf00      	nop
 8011ec2:	e7fd      	b.n	8011ec0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011ec4:	f001 fdc8 	bl	8013a58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011ecc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	d01f      	beq.n	8011f14 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011ed4:	68b9      	ldr	r1, [r7, #8]
 8011ed6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011ed8:	f000 f8f6 	bl	80120c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ede:	1e5a      	subs	r2, r3, #1
 8011ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ee2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ee6:	691b      	ldr	r3, [r3, #16]
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d00f      	beq.n	8011f0c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011eee:	3310      	adds	r3, #16
 8011ef0:	4618      	mov	r0, r3
 8011ef2:	f000 fe7f 	bl	8012bf4 <xTaskRemoveFromEventList>
 8011ef6:	4603      	mov	r3, r0
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d007      	beq.n	8011f0c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011efc:	4b3c      	ldr	r3, [pc, #240]	@ (8011ff0 <xQueueReceive+0x1c0>)
 8011efe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f02:	601a      	str	r2, [r3, #0]
 8011f04:	f3bf 8f4f 	dsb	sy
 8011f08:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011f0c:	f001 fdd6 	bl	8013abc <vPortExitCritical>
				return pdPASS;
 8011f10:	2301      	movs	r3, #1
 8011f12:	e069      	b.n	8011fe8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d103      	bne.n	8011f22 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011f1a:	f001 fdcf 	bl	8013abc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011f1e:	2300      	movs	r3, #0
 8011f20:	e062      	b.n	8011fe8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d106      	bne.n	8011f36 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011f28:	f107 0310 	add.w	r3, r7, #16
 8011f2c:	4618      	mov	r0, r3
 8011f2e:	f000 fec5 	bl	8012cbc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011f32:	2301      	movs	r3, #1
 8011f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011f36:	f001 fdc1 	bl	8013abc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011f3a:	f000 fc2d 	bl	8012798 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011f3e:	f001 fd8b 	bl	8013a58 <vPortEnterCritical>
 8011f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011f48:	b25b      	sxtb	r3, r3
 8011f4a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011f4e:	d103      	bne.n	8011f58 <xQueueReceive+0x128>
 8011f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f52:	2200      	movs	r2, #0
 8011f54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011f5e:	b25b      	sxtb	r3, r3
 8011f60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011f64:	d103      	bne.n	8011f6e <xQueueReceive+0x13e>
 8011f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f68:	2200      	movs	r2, #0
 8011f6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011f6e:	f001 fda5 	bl	8013abc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011f72:	1d3a      	adds	r2, r7, #4
 8011f74:	f107 0310 	add.w	r3, r7, #16
 8011f78:	4611      	mov	r1, r2
 8011f7a:	4618      	mov	r0, r3
 8011f7c:	f000 feb4 	bl	8012ce8 <xTaskCheckForTimeOut>
 8011f80:	4603      	mov	r3, r0
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d123      	bne.n	8011fce <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011f86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011f88:	f000 f916 	bl	80121b8 <prvIsQueueEmpty>
 8011f8c:	4603      	mov	r3, r0
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d017      	beq.n	8011fc2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f94:	3324      	adds	r3, #36	@ 0x24
 8011f96:	687a      	ldr	r2, [r7, #4]
 8011f98:	4611      	mov	r1, r2
 8011f9a:	4618      	mov	r0, r3
 8011f9c:	f000 fdd8 	bl	8012b50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011fa0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011fa2:	f000 f8b7 	bl	8012114 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011fa6:	f000 fc05 	bl	80127b4 <xTaskResumeAll>
 8011faa:	4603      	mov	r3, r0
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d189      	bne.n	8011ec4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8011fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8011ff0 <xQueueReceive+0x1c0>)
 8011fb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011fb6:	601a      	str	r2, [r3, #0]
 8011fb8:	f3bf 8f4f 	dsb	sy
 8011fbc:	f3bf 8f6f 	isb	sy
 8011fc0:	e780      	b.n	8011ec4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011fc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011fc4:	f000 f8a6 	bl	8012114 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011fc8:	f000 fbf4 	bl	80127b4 <xTaskResumeAll>
 8011fcc:	e77a      	b.n	8011ec4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8011fce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011fd0:	f000 f8a0 	bl	8012114 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011fd4:	f000 fbee 	bl	80127b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011fd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011fda:	f000 f8ed 	bl	80121b8 <prvIsQueueEmpty>
 8011fde:	4603      	mov	r3, r0
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	f43f af6f 	beq.w	8011ec4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011fe6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011fe8:	4618      	mov	r0, r3
 8011fea:	3730      	adds	r7, #48	@ 0x30
 8011fec:	46bd      	mov	sp, r7
 8011fee:	bd80      	pop	{r7, pc}
 8011ff0:	e000ed04 	.word	0xe000ed04

08011ff4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011ff4:	b580      	push	{r7, lr}
 8011ff6:	b086      	sub	sp, #24
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	60f8      	str	r0, [r7, #12]
 8011ffc:	60b9      	str	r1, [r7, #8]
 8011ffe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8012000:	2300      	movs	r3, #0
 8012002:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012008:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801200a:	68fb      	ldr	r3, [r7, #12]
 801200c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801200e:	2b00      	cmp	r3, #0
 8012010:	d10d      	bne.n	801202e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012012:	68fb      	ldr	r3, [r7, #12]
 8012014:	681b      	ldr	r3, [r3, #0]
 8012016:	2b00      	cmp	r3, #0
 8012018:	d14d      	bne.n	80120b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801201a:	68fb      	ldr	r3, [r7, #12]
 801201c:	689b      	ldr	r3, [r3, #8]
 801201e:	4618      	mov	r0, r3
 8012020:	f000 ffcc 	bl	8012fbc <xTaskPriorityDisinherit>
 8012024:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8012026:	68fb      	ldr	r3, [r7, #12]
 8012028:	2200      	movs	r2, #0
 801202a:	609a      	str	r2, [r3, #8]
 801202c:	e043      	b.n	80120b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	2b00      	cmp	r3, #0
 8012032:	d119      	bne.n	8012068 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012034:	68fb      	ldr	r3, [r7, #12]
 8012036:	6858      	ldr	r0, [r3, #4]
 8012038:	68fb      	ldr	r3, [r7, #12]
 801203a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801203c:	461a      	mov	r2, r3
 801203e:	68b9      	ldr	r1, [r7, #8]
 8012040:	f004 ff69 	bl	8016f16 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	685a      	ldr	r2, [r3, #4]
 8012048:	68fb      	ldr	r3, [r7, #12]
 801204a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801204c:	441a      	add	r2, r3
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012052:	68fb      	ldr	r3, [r7, #12]
 8012054:	685a      	ldr	r2, [r3, #4]
 8012056:	68fb      	ldr	r3, [r7, #12]
 8012058:	689b      	ldr	r3, [r3, #8]
 801205a:	429a      	cmp	r2, r3
 801205c:	d32b      	bcc.n	80120b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801205e:	68fb      	ldr	r3, [r7, #12]
 8012060:	681a      	ldr	r2, [r3, #0]
 8012062:	68fb      	ldr	r3, [r7, #12]
 8012064:	605a      	str	r2, [r3, #4]
 8012066:	e026      	b.n	80120b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	68d8      	ldr	r0, [r3, #12]
 801206c:	68fb      	ldr	r3, [r7, #12]
 801206e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012070:	461a      	mov	r2, r3
 8012072:	68b9      	ldr	r1, [r7, #8]
 8012074:	f004 ff4f 	bl	8016f16 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8012078:	68fb      	ldr	r3, [r7, #12]
 801207a:	68da      	ldr	r2, [r3, #12]
 801207c:	68fb      	ldr	r3, [r7, #12]
 801207e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012080:	425b      	negs	r3, r3
 8012082:	441a      	add	r2, r3
 8012084:	68fb      	ldr	r3, [r7, #12]
 8012086:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012088:	68fb      	ldr	r3, [r7, #12]
 801208a:	68da      	ldr	r2, [r3, #12]
 801208c:	68fb      	ldr	r3, [r7, #12]
 801208e:	681b      	ldr	r3, [r3, #0]
 8012090:	429a      	cmp	r2, r3
 8012092:	d207      	bcs.n	80120a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8012094:	68fb      	ldr	r3, [r7, #12]
 8012096:	689a      	ldr	r2, [r3, #8]
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801209c:	425b      	negs	r3, r3
 801209e:	441a      	add	r2, r3
 80120a0:	68fb      	ldr	r3, [r7, #12]
 80120a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	2b02      	cmp	r3, #2
 80120a8:	d105      	bne.n	80120b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80120aa:	693b      	ldr	r3, [r7, #16]
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	d002      	beq.n	80120b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80120b0:	693b      	ldr	r3, [r7, #16]
 80120b2:	3b01      	subs	r3, #1
 80120b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80120b6:	693b      	ldr	r3, [r7, #16]
 80120b8:	1c5a      	adds	r2, r3, #1
 80120ba:	68fb      	ldr	r3, [r7, #12]
 80120bc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80120be:	697b      	ldr	r3, [r7, #20]
}
 80120c0:	4618      	mov	r0, r3
 80120c2:	3718      	adds	r7, #24
 80120c4:	46bd      	mov	sp, r7
 80120c6:	bd80      	pop	{r7, pc}

080120c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80120c8:	b580      	push	{r7, lr}
 80120ca:	b082      	sub	sp, #8
 80120cc:	af00      	add	r7, sp, #0
 80120ce:	6078      	str	r0, [r7, #4]
 80120d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d018      	beq.n	801210c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	68da      	ldr	r2, [r3, #12]
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80120e2:	441a      	add	r2, r3
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	68da      	ldr	r2, [r3, #12]
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	689b      	ldr	r3, [r3, #8]
 80120f0:	429a      	cmp	r2, r3
 80120f2:	d303      	bcc.n	80120fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	681a      	ldr	r2, [r3, #0]
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	68d9      	ldr	r1, [r3, #12]
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012104:	461a      	mov	r2, r3
 8012106:	6838      	ldr	r0, [r7, #0]
 8012108:	f004 ff05 	bl	8016f16 <memcpy>
	}
}
 801210c:	bf00      	nop
 801210e:	3708      	adds	r7, #8
 8012110:	46bd      	mov	sp, r7
 8012112:	bd80      	pop	{r7, pc}

08012114 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8012114:	b580      	push	{r7, lr}
 8012116:	b084      	sub	sp, #16
 8012118:	af00      	add	r7, sp, #0
 801211a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801211c:	f001 fc9c 	bl	8013a58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012126:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012128:	e011      	b.n	801214e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801212e:	2b00      	cmp	r3, #0
 8012130:	d012      	beq.n	8012158 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	3324      	adds	r3, #36	@ 0x24
 8012136:	4618      	mov	r0, r3
 8012138:	f000 fd5c 	bl	8012bf4 <xTaskRemoveFromEventList>
 801213c:	4603      	mov	r3, r0
 801213e:	2b00      	cmp	r3, #0
 8012140:	d001      	beq.n	8012146 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8012142:	f000 fe35 	bl	8012db0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012146:	7bfb      	ldrb	r3, [r7, #15]
 8012148:	3b01      	subs	r3, #1
 801214a:	b2db      	uxtb	r3, r3
 801214c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801214e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012152:	2b00      	cmp	r3, #0
 8012154:	dce9      	bgt.n	801212a <prvUnlockQueue+0x16>
 8012156:	e000      	b.n	801215a <prvUnlockQueue+0x46>
					break;
 8012158:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	22ff      	movs	r2, #255	@ 0xff
 801215e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8012162:	f001 fcab 	bl	8013abc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012166:	f001 fc77 	bl	8013a58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012170:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012172:	e011      	b.n	8012198 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	691b      	ldr	r3, [r3, #16]
 8012178:	2b00      	cmp	r3, #0
 801217a:	d012      	beq.n	80121a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	3310      	adds	r3, #16
 8012180:	4618      	mov	r0, r3
 8012182:	f000 fd37 	bl	8012bf4 <xTaskRemoveFromEventList>
 8012186:	4603      	mov	r3, r0
 8012188:	2b00      	cmp	r3, #0
 801218a:	d001      	beq.n	8012190 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801218c:	f000 fe10 	bl	8012db0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012190:	7bbb      	ldrb	r3, [r7, #14]
 8012192:	3b01      	subs	r3, #1
 8012194:	b2db      	uxtb	r3, r3
 8012196:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012198:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801219c:	2b00      	cmp	r3, #0
 801219e:	dce9      	bgt.n	8012174 <prvUnlockQueue+0x60>
 80121a0:	e000      	b.n	80121a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80121a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	22ff      	movs	r2, #255	@ 0xff
 80121a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80121ac:	f001 fc86 	bl	8013abc <vPortExitCritical>
}
 80121b0:	bf00      	nop
 80121b2:	3710      	adds	r7, #16
 80121b4:	46bd      	mov	sp, r7
 80121b6:	bd80      	pop	{r7, pc}

080121b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80121b8:	b580      	push	{r7, lr}
 80121ba:	b084      	sub	sp, #16
 80121bc:	af00      	add	r7, sp, #0
 80121be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80121c0:	f001 fc4a 	bl	8013a58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	d102      	bne.n	80121d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80121cc:	2301      	movs	r3, #1
 80121ce:	60fb      	str	r3, [r7, #12]
 80121d0:	e001      	b.n	80121d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80121d2:	2300      	movs	r3, #0
 80121d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80121d6:	f001 fc71 	bl	8013abc <vPortExitCritical>

	return xReturn;
 80121da:	68fb      	ldr	r3, [r7, #12]
}
 80121dc:	4618      	mov	r0, r3
 80121de:	3710      	adds	r7, #16
 80121e0:	46bd      	mov	sp, r7
 80121e2:	bd80      	pop	{r7, pc}

080121e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80121e4:	b580      	push	{r7, lr}
 80121e6:	b084      	sub	sp, #16
 80121e8:	af00      	add	r7, sp, #0
 80121ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80121ec:	f001 fc34 	bl	8013a58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121f8:	429a      	cmp	r2, r3
 80121fa:	d102      	bne.n	8012202 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80121fc:	2301      	movs	r3, #1
 80121fe:	60fb      	str	r3, [r7, #12]
 8012200:	e001      	b.n	8012206 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8012202:	2300      	movs	r3, #0
 8012204:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012206:	f001 fc59 	bl	8013abc <vPortExitCritical>

	return xReturn;
 801220a:	68fb      	ldr	r3, [r7, #12]
}
 801220c:	4618      	mov	r0, r3
 801220e:	3710      	adds	r7, #16
 8012210:	46bd      	mov	sp, r7
 8012212:	bd80      	pop	{r7, pc}

08012214 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8012214:	b480      	push	{r7}
 8012216:	b085      	sub	sp, #20
 8012218:	af00      	add	r7, sp, #0
 801221a:	6078      	str	r0, [r7, #4]
 801221c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801221e:	2300      	movs	r3, #0
 8012220:	60fb      	str	r3, [r7, #12]
 8012222:	e014      	b.n	801224e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8012224:	4a0f      	ldr	r2, [pc, #60]	@ (8012264 <vQueueAddToRegistry+0x50>)
 8012226:	68fb      	ldr	r3, [r7, #12]
 8012228:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801222c:	2b00      	cmp	r3, #0
 801222e:	d10b      	bne.n	8012248 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8012230:	490c      	ldr	r1, [pc, #48]	@ (8012264 <vQueueAddToRegistry+0x50>)
 8012232:	68fb      	ldr	r3, [r7, #12]
 8012234:	683a      	ldr	r2, [r7, #0]
 8012236:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801223a:	4a0a      	ldr	r2, [pc, #40]	@ (8012264 <vQueueAddToRegistry+0x50>)
 801223c:	68fb      	ldr	r3, [r7, #12]
 801223e:	00db      	lsls	r3, r3, #3
 8012240:	4413      	add	r3, r2
 8012242:	687a      	ldr	r2, [r7, #4]
 8012244:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8012246:	e006      	b.n	8012256 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012248:	68fb      	ldr	r3, [r7, #12]
 801224a:	3301      	adds	r3, #1
 801224c:	60fb      	str	r3, [r7, #12]
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	2b07      	cmp	r3, #7
 8012252:	d9e7      	bls.n	8012224 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012254:	bf00      	nop
 8012256:	bf00      	nop
 8012258:	3714      	adds	r7, #20
 801225a:	46bd      	mov	sp, r7
 801225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012260:	4770      	bx	lr
 8012262:	bf00      	nop
 8012264:	20003dc8 	.word	0x20003dc8

08012268 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012268:	b580      	push	{r7, lr}
 801226a:	b086      	sub	sp, #24
 801226c:	af00      	add	r7, sp, #0
 801226e:	60f8      	str	r0, [r7, #12]
 8012270:	60b9      	str	r1, [r7, #8]
 8012272:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8012274:	68fb      	ldr	r3, [r7, #12]
 8012276:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8012278:	f001 fbee 	bl	8013a58 <vPortEnterCritical>
 801227c:	697b      	ldr	r3, [r7, #20]
 801227e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012282:	b25b      	sxtb	r3, r3
 8012284:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012288:	d103      	bne.n	8012292 <vQueueWaitForMessageRestricted+0x2a>
 801228a:	697b      	ldr	r3, [r7, #20]
 801228c:	2200      	movs	r2, #0
 801228e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012292:	697b      	ldr	r3, [r7, #20]
 8012294:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012298:	b25b      	sxtb	r3, r3
 801229a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801229e:	d103      	bne.n	80122a8 <vQueueWaitForMessageRestricted+0x40>
 80122a0:	697b      	ldr	r3, [r7, #20]
 80122a2:	2200      	movs	r2, #0
 80122a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80122a8:	f001 fc08 	bl	8013abc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80122ac:	697b      	ldr	r3, [r7, #20]
 80122ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d106      	bne.n	80122c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80122b4:	697b      	ldr	r3, [r7, #20]
 80122b6:	3324      	adds	r3, #36	@ 0x24
 80122b8:	687a      	ldr	r2, [r7, #4]
 80122ba:	68b9      	ldr	r1, [r7, #8]
 80122bc:	4618      	mov	r0, r3
 80122be:	f000 fc6d 	bl	8012b9c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80122c2:	6978      	ldr	r0, [r7, #20]
 80122c4:	f7ff ff26 	bl	8012114 <prvUnlockQueue>
	}
 80122c8:	bf00      	nop
 80122ca:	3718      	adds	r7, #24
 80122cc:	46bd      	mov	sp, r7
 80122ce:	bd80      	pop	{r7, pc}

080122d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80122d0:	b580      	push	{r7, lr}
 80122d2:	b08e      	sub	sp, #56	@ 0x38
 80122d4:	af04      	add	r7, sp, #16
 80122d6:	60f8      	str	r0, [r7, #12]
 80122d8:	60b9      	str	r1, [r7, #8]
 80122da:	607a      	str	r2, [r7, #4]
 80122dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80122de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80122e0:	2b00      	cmp	r3, #0
 80122e2:	d10b      	bne.n	80122fc <xTaskCreateStatic+0x2c>
	__asm volatile
 80122e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122e8:	f383 8811 	msr	BASEPRI, r3
 80122ec:	f3bf 8f6f 	isb	sy
 80122f0:	f3bf 8f4f 	dsb	sy
 80122f4:	623b      	str	r3, [r7, #32]
}
 80122f6:	bf00      	nop
 80122f8:	bf00      	nop
 80122fa:	e7fd      	b.n	80122f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80122fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80122fe:	2b00      	cmp	r3, #0
 8012300:	d10b      	bne.n	801231a <xTaskCreateStatic+0x4a>
	__asm volatile
 8012302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012306:	f383 8811 	msr	BASEPRI, r3
 801230a:	f3bf 8f6f 	isb	sy
 801230e:	f3bf 8f4f 	dsb	sy
 8012312:	61fb      	str	r3, [r7, #28]
}
 8012314:	bf00      	nop
 8012316:	bf00      	nop
 8012318:	e7fd      	b.n	8012316 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801231a:	23a8      	movs	r3, #168	@ 0xa8
 801231c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801231e:	693b      	ldr	r3, [r7, #16]
 8012320:	2ba8      	cmp	r3, #168	@ 0xa8
 8012322:	d00b      	beq.n	801233c <xTaskCreateStatic+0x6c>
	__asm volatile
 8012324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012328:	f383 8811 	msr	BASEPRI, r3
 801232c:	f3bf 8f6f 	isb	sy
 8012330:	f3bf 8f4f 	dsb	sy
 8012334:	61bb      	str	r3, [r7, #24]
}
 8012336:	bf00      	nop
 8012338:	bf00      	nop
 801233a:	e7fd      	b.n	8012338 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801233c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801233e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012340:	2b00      	cmp	r3, #0
 8012342:	d01e      	beq.n	8012382 <xTaskCreateStatic+0xb2>
 8012344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012346:	2b00      	cmp	r3, #0
 8012348:	d01b      	beq.n	8012382 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801234a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801234c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801234e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012350:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012352:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012356:	2202      	movs	r2, #2
 8012358:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801235c:	2300      	movs	r3, #0
 801235e:	9303      	str	r3, [sp, #12]
 8012360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012362:	9302      	str	r3, [sp, #8]
 8012364:	f107 0314 	add.w	r3, r7, #20
 8012368:	9301      	str	r3, [sp, #4]
 801236a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801236c:	9300      	str	r3, [sp, #0]
 801236e:	683b      	ldr	r3, [r7, #0]
 8012370:	687a      	ldr	r2, [r7, #4]
 8012372:	68b9      	ldr	r1, [r7, #8]
 8012374:	68f8      	ldr	r0, [r7, #12]
 8012376:	f000 f851 	bl	801241c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801237a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801237c:	f000 f8f6 	bl	801256c <prvAddNewTaskToReadyList>
 8012380:	e001      	b.n	8012386 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8012382:	2300      	movs	r3, #0
 8012384:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8012386:	697b      	ldr	r3, [r7, #20]
	}
 8012388:	4618      	mov	r0, r3
 801238a:	3728      	adds	r7, #40	@ 0x28
 801238c:	46bd      	mov	sp, r7
 801238e:	bd80      	pop	{r7, pc}

08012390 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012390:	b580      	push	{r7, lr}
 8012392:	b08c      	sub	sp, #48	@ 0x30
 8012394:	af04      	add	r7, sp, #16
 8012396:	60f8      	str	r0, [r7, #12]
 8012398:	60b9      	str	r1, [r7, #8]
 801239a:	603b      	str	r3, [r7, #0]
 801239c:	4613      	mov	r3, r2
 801239e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80123a0:	88fb      	ldrh	r3, [r7, #6]
 80123a2:	009b      	lsls	r3, r3, #2
 80123a4:	4618      	mov	r0, r3
 80123a6:	f001 fc79 	bl	8013c9c <pvPortMalloc>
 80123aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80123ac:	697b      	ldr	r3, [r7, #20]
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d00e      	beq.n	80123d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80123b2:	20a8      	movs	r0, #168	@ 0xa8
 80123b4:	f001 fc72 	bl	8013c9c <pvPortMalloc>
 80123b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80123ba:	69fb      	ldr	r3, [r7, #28]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d003      	beq.n	80123c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80123c0:	69fb      	ldr	r3, [r7, #28]
 80123c2:	697a      	ldr	r2, [r7, #20]
 80123c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80123c6:	e005      	b.n	80123d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80123c8:	6978      	ldr	r0, [r7, #20]
 80123ca:	f001 fd35 	bl	8013e38 <vPortFree>
 80123ce:	e001      	b.n	80123d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80123d0:	2300      	movs	r3, #0
 80123d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80123d4:	69fb      	ldr	r3, [r7, #28]
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	d017      	beq.n	801240a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80123da:	69fb      	ldr	r3, [r7, #28]
 80123dc:	2200      	movs	r2, #0
 80123de:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80123e2:	88fa      	ldrh	r2, [r7, #6]
 80123e4:	2300      	movs	r3, #0
 80123e6:	9303      	str	r3, [sp, #12]
 80123e8:	69fb      	ldr	r3, [r7, #28]
 80123ea:	9302      	str	r3, [sp, #8]
 80123ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123ee:	9301      	str	r3, [sp, #4]
 80123f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123f2:	9300      	str	r3, [sp, #0]
 80123f4:	683b      	ldr	r3, [r7, #0]
 80123f6:	68b9      	ldr	r1, [r7, #8]
 80123f8:	68f8      	ldr	r0, [r7, #12]
 80123fa:	f000 f80f 	bl	801241c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80123fe:	69f8      	ldr	r0, [r7, #28]
 8012400:	f000 f8b4 	bl	801256c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012404:	2301      	movs	r3, #1
 8012406:	61bb      	str	r3, [r7, #24]
 8012408:	e002      	b.n	8012410 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801240a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801240e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012410:	69bb      	ldr	r3, [r7, #24]
	}
 8012412:	4618      	mov	r0, r3
 8012414:	3720      	adds	r7, #32
 8012416:	46bd      	mov	sp, r7
 8012418:	bd80      	pop	{r7, pc}
	...

0801241c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801241c:	b580      	push	{r7, lr}
 801241e:	b088      	sub	sp, #32
 8012420:	af00      	add	r7, sp, #0
 8012422:	60f8      	str	r0, [r7, #12]
 8012424:	60b9      	str	r1, [r7, #8]
 8012426:	607a      	str	r2, [r7, #4]
 8012428:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801242a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801242c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	009b      	lsls	r3, r3, #2
 8012432:	461a      	mov	r2, r3
 8012434:	21a5      	movs	r1, #165	@ 0xa5
 8012436:	f004 fc54 	bl	8016ce2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801243a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801243c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8012444:	3b01      	subs	r3, #1
 8012446:	009b      	lsls	r3, r3, #2
 8012448:	4413      	add	r3, r2
 801244a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801244c:	69bb      	ldr	r3, [r7, #24]
 801244e:	f023 0307 	bic.w	r3, r3, #7
 8012452:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012454:	69bb      	ldr	r3, [r7, #24]
 8012456:	f003 0307 	and.w	r3, r3, #7
 801245a:	2b00      	cmp	r3, #0
 801245c:	d00b      	beq.n	8012476 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801245e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012462:	f383 8811 	msr	BASEPRI, r3
 8012466:	f3bf 8f6f 	isb	sy
 801246a:	f3bf 8f4f 	dsb	sy
 801246e:	617b      	str	r3, [r7, #20]
}
 8012470:	bf00      	nop
 8012472:	bf00      	nop
 8012474:	e7fd      	b.n	8012472 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012476:	68bb      	ldr	r3, [r7, #8]
 8012478:	2b00      	cmp	r3, #0
 801247a:	d01f      	beq.n	80124bc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801247c:	2300      	movs	r3, #0
 801247e:	61fb      	str	r3, [r7, #28]
 8012480:	e012      	b.n	80124a8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012482:	68ba      	ldr	r2, [r7, #8]
 8012484:	69fb      	ldr	r3, [r7, #28]
 8012486:	4413      	add	r3, r2
 8012488:	7819      	ldrb	r1, [r3, #0]
 801248a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801248c:	69fb      	ldr	r3, [r7, #28]
 801248e:	4413      	add	r3, r2
 8012490:	3334      	adds	r3, #52	@ 0x34
 8012492:	460a      	mov	r2, r1
 8012494:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012496:	68ba      	ldr	r2, [r7, #8]
 8012498:	69fb      	ldr	r3, [r7, #28]
 801249a:	4413      	add	r3, r2
 801249c:	781b      	ldrb	r3, [r3, #0]
 801249e:	2b00      	cmp	r3, #0
 80124a0:	d006      	beq.n	80124b0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80124a2:	69fb      	ldr	r3, [r7, #28]
 80124a4:	3301      	adds	r3, #1
 80124a6:	61fb      	str	r3, [r7, #28]
 80124a8:	69fb      	ldr	r3, [r7, #28]
 80124aa:	2b0f      	cmp	r3, #15
 80124ac:	d9e9      	bls.n	8012482 <prvInitialiseNewTask+0x66>
 80124ae:	e000      	b.n	80124b2 <prvInitialiseNewTask+0x96>
			{
				break;
 80124b0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80124b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124b4:	2200      	movs	r2, #0
 80124b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80124ba:	e003      	b.n	80124c4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80124bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124be:	2200      	movs	r2, #0
 80124c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80124c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124c6:	2b37      	cmp	r3, #55	@ 0x37
 80124c8:	d901      	bls.n	80124ce <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80124ca:	2337      	movs	r3, #55	@ 0x37
 80124cc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80124ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80124d2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80124d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80124d8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80124da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124dc:	2200      	movs	r2, #0
 80124de:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80124e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124e2:	3304      	adds	r3, #4
 80124e4:	4618      	mov	r0, r3
 80124e6:	f7ff f965 	bl	80117b4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80124ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124ec:	3318      	adds	r3, #24
 80124ee:	4618      	mov	r0, r3
 80124f0:	f7ff f960 	bl	80117b4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80124f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80124f8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80124fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124fc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012502:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012506:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012508:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801250a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801250c:	2200      	movs	r2, #0
 801250e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012514:	2200      	movs	r2, #0
 8012516:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801251a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801251c:	3354      	adds	r3, #84	@ 0x54
 801251e:	224c      	movs	r2, #76	@ 0x4c
 8012520:	2100      	movs	r1, #0
 8012522:	4618      	mov	r0, r3
 8012524:	f004 fbdd 	bl	8016ce2 <memset>
 8012528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801252a:	4a0d      	ldr	r2, [pc, #52]	@ (8012560 <prvInitialiseNewTask+0x144>)
 801252c:	659a      	str	r2, [r3, #88]	@ 0x58
 801252e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012530:	4a0c      	ldr	r2, [pc, #48]	@ (8012564 <prvInitialiseNewTask+0x148>)
 8012532:	65da      	str	r2, [r3, #92]	@ 0x5c
 8012534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012536:	4a0c      	ldr	r2, [pc, #48]	@ (8012568 <prvInitialiseNewTask+0x14c>)
 8012538:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801253a:	683a      	ldr	r2, [r7, #0]
 801253c:	68f9      	ldr	r1, [r7, #12]
 801253e:	69b8      	ldr	r0, [r7, #24]
 8012540:	f001 f95a 	bl	80137f8 <pxPortInitialiseStack>
 8012544:	4602      	mov	r2, r0
 8012546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012548:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801254a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801254c:	2b00      	cmp	r3, #0
 801254e:	d002      	beq.n	8012556 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012552:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012554:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012556:	bf00      	nop
 8012558:	3720      	adds	r7, #32
 801255a:	46bd      	mov	sp, r7
 801255c:	bd80      	pop	{r7, pc}
 801255e:	bf00      	nop
 8012560:	20008f44 	.word	0x20008f44
 8012564:	20008fac 	.word	0x20008fac
 8012568:	20009014 	.word	0x20009014

0801256c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801256c:	b580      	push	{r7, lr}
 801256e:	b082      	sub	sp, #8
 8012570:	af00      	add	r7, sp, #0
 8012572:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012574:	f001 fa70 	bl	8013a58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012578:	4b2d      	ldr	r3, [pc, #180]	@ (8012630 <prvAddNewTaskToReadyList+0xc4>)
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	3301      	adds	r3, #1
 801257e:	4a2c      	ldr	r2, [pc, #176]	@ (8012630 <prvAddNewTaskToReadyList+0xc4>)
 8012580:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012582:	4b2c      	ldr	r3, [pc, #176]	@ (8012634 <prvAddNewTaskToReadyList+0xc8>)
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	2b00      	cmp	r3, #0
 8012588:	d109      	bne.n	801259e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801258a:	4a2a      	ldr	r2, [pc, #168]	@ (8012634 <prvAddNewTaskToReadyList+0xc8>)
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012590:	4b27      	ldr	r3, [pc, #156]	@ (8012630 <prvAddNewTaskToReadyList+0xc4>)
 8012592:	681b      	ldr	r3, [r3, #0]
 8012594:	2b01      	cmp	r3, #1
 8012596:	d110      	bne.n	80125ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012598:	f000 fc2e 	bl	8012df8 <prvInitialiseTaskLists>
 801259c:	e00d      	b.n	80125ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801259e:	4b26      	ldr	r3, [pc, #152]	@ (8012638 <prvAddNewTaskToReadyList+0xcc>)
 80125a0:	681b      	ldr	r3, [r3, #0]
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d109      	bne.n	80125ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80125a6:	4b23      	ldr	r3, [pc, #140]	@ (8012634 <prvAddNewTaskToReadyList+0xc8>)
 80125a8:	681b      	ldr	r3, [r3, #0]
 80125aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80125b0:	429a      	cmp	r2, r3
 80125b2:	d802      	bhi.n	80125ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80125b4:	4a1f      	ldr	r2, [pc, #124]	@ (8012634 <prvAddNewTaskToReadyList+0xc8>)
 80125b6:	687b      	ldr	r3, [r7, #4]
 80125b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80125ba:	4b20      	ldr	r3, [pc, #128]	@ (801263c <prvAddNewTaskToReadyList+0xd0>)
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	3301      	adds	r3, #1
 80125c0:	4a1e      	ldr	r2, [pc, #120]	@ (801263c <prvAddNewTaskToReadyList+0xd0>)
 80125c2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80125c4:	4b1d      	ldr	r3, [pc, #116]	@ (801263c <prvAddNewTaskToReadyList+0xd0>)
 80125c6:	681a      	ldr	r2, [r3, #0]
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125d0:	4b1b      	ldr	r3, [pc, #108]	@ (8012640 <prvAddNewTaskToReadyList+0xd4>)
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	429a      	cmp	r2, r3
 80125d6:	d903      	bls.n	80125e0 <prvAddNewTaskToReadyList+0x74>
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80125dc:	4a18      	ldr	r2, [pc, #96]	@ (8012640 <prvAddNewTaskToReadyList+0xd4>)
 80125de:	6013      	str	r3, [r2, #0]
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125e4:	4613      	mov	r3, r2
 80125e6:	009b      	lsls	r3, r3, #2
 80125e8:	4413      	add	r3, r2
 80125ea:	009b      	lsls	r3, r3, #2
 80125ec:	4a15      	ldr	r2, [pc, #84]	@ (8012644 <prvAddNewTaskToReadyList+0xd8>)
 80125ee:	441a      	add	r2, r3
 80125f0:	687b      	ldr	r3, [r7, #4]
 80125f2:	3304      	adds	r3, #4
 80125f4:	4619      	mov	r1, r3
 80125f6:	4610      	mov	r0, r2
 80125f8:	f7ff f8e9 	bl	80117ce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80125fc:	f001 fa5e 	bl	8013abc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012600:	4b0d      	ldr	r3, [pc, #52]	@ (8012638 <prvAddNewTaskToReadyList+0xcc>)
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	2b00      	cmp	r3, #0
 8012606:	d00e      	beq.n	8012626 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012608:	4b0a      	ldr	r3, [pc, #40]	@ (8012634 <prvAddNewTaskToReadyList+0xc8>)
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012612:	429a      	cmp	r2, r3
 8012614:	d207      	bcs.n	8012626 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012616:	4b0c      	ldr	r3, [pc, #48]	@ (8012648 <prvAddNewTaskToReadyList+0xdc>)
 8012618:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801261c:	601a      	str	r2, [r3, #0]
 801261e:	f3bf 8f4f 	dsb	sy
 8012622:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012626:	bf00      	nop
 8012628:	3708      	adds	r7, #8
 801262a:	46bd      	mov	sp, r7
 801262c:	bd80      	pop	{r7, pc}
 801262e:	bf00      	nop
 8012630:	200042dc 	.word	0x200042dc
 8012634:	20003e08 	.word	0x20003e08
 8012638:	200042e8 	.word	0x200042e8
 801263c:	200042f8 	.word	0x200042f8
 8012640:	200042e4 	.word	0x200042e4
 8012644:	20003e0c 	.word	0x20003e0c
 8012648:	e000ed04 	.word	0xe000ed04

0801264c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801264c:	b580      	push	{r7, lr}
 801264e:	b084      	sub	sp, #16
 8012650:	af00      	add	r7, sp, #0
 8012652:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012654:	2300      	movs	r3, #0
 8012656:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	2b00      	cmp	r3, #0
 801265c:	d018      	beq.n	8012690 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801265e:	4b14      	ldr	r3, [pc, #80]	@ (80126b0 <vTaskDelay+0x64>)
 8012660:	681b      	ldr	r3, [r3, #0]
 8012662:	2b00      	cmp	r3, #0
 8012664:	d00b      	beq.n	801267e <vTaskDelay+0x32>
	__asm volatile
 8012666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801266a:	f383 8811 	msr	BASEPRI, r3
 801266e:	f3bf 8f6f 	isb	sy
 8012672:	f3bf 8f4f 	dsb	sy
 8012676:	60bb      	str	r3, [r7, #8]
}
 8012678:	bf00      	nop
 801267a:	bf00      	nop
 801267c:	e7fd      	b.n	801267a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 801267e:	f000 f88b 	bl	8012798 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012682:	2100      	movs	r1, #0
 8012684:	6878      	ldr	r0, [r7, #4]
 8012686:	f000 fd09 	bl	801309c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801268a:	f000 f893 	bl	80127b4 <xTaskResumeAll>
 801268e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012690:	68fb      	ldr	r3, [r7, #12]
 8012692:	2b00      	cmp	r3, #0
 8012694:	d107      	bne.n	80126a6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8012696:	4b07      	ldr	r3, [pc, #28]	@ (80126b4 <vTaskDelay+0x68>)
 8012698:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801269c:	601a      	str	r2, [r3, #0]
 801269e:	f3bf 8f4f 	dsb	sy
 80126a2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80126a6:	bf00      	nop
 80126a8:	3710      	adds	r7, #16
 80126aa:	46bd      	mov	sp, r7
 80126ac:	bd80      	pop	{r7, pc}
 80126ae:	bf00      	nop
 80126b0:	20004304 	.word	0x20004304
 80126b4:	e000ed04 	.word	0xe000ed04

080126b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80126b8:	b580      	push	{r7, lr}
 80126ba:	b08a      	sub	sp, #40	@ 0x28
 80126bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80126be:	2300      	movs	r3, #0
 80126c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80126c2:	2300      	movs	r3, #0
 80126c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80126c6:	463a      	mov	r2, r7
 80126c8:	1d39      	adds	r1, r7, #4
 80126ca:	f107 0308 	add.w	r3, r7, #8
 80126ce:	4618      	mov	r0, r3
 80126d0:	f7ff f81c 	bl	801170c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80126d4:	6839      	ldr	r1, [r7, #0]
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	68ba      	ldr	r2, [r7, #8]
 80126da:	9202      	str	r2, [sp, #8]
 80126dc:	9301      	str	r3, [sp, #4]
 80126de:	2300      	movs	r3, #0
 80126e0:	9300      	str	r3, [sp, #0]
 80126e2:	2300      	movs	r3, #0
 80126e4:	460a      	mov	r2, r1
 80126e6:	4924      	ldr	r1, [pc, #144]	@ (8012778 <vTaskStartScheduler+0xc0>)
 80126e8:	4824      	ldr	r0, [pc, #144]	@ (801277c <vTaskStartScheduler+0xc4>)
 80126ea:	f7ff fdf1 	bl	80122d0 <xTaskCreateStatic>
 80126ee:	4603      	mov	r3, r0
 80126f0:	4a23      	ldr	r2, [pc, #140]	@ (8012780 <vTaskStartScheduler+0xc8>)
 80126f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80126f4:	4b22      	ldr	r3, [pc, #136]	@ (8012780 <vTaskStartScheduler+0xc8>)
 80126f6:	681b      	ldr	r3, [r3, #0]
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	d002      	beq.n	8012702 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80126fc:	2301      	movs	r3, #1
 80126fe:	617b      	str	r3, [r7, #20]
 8012700:	e001      	b.n	8012706 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012702:	2300      	movs	r3, #0
 8012704:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8012706:	697b      	ldr	r3, [r7, #20]
 8012708:	2b01      	cmp	r3, #1
 801270a:	d102      	bne.n	8012712 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801270c:	f000 fd1a 	bl	8013144 <xTimerCreateTimerTask>
 8012710:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012712:	697b      	ldr	r3, [r7, #20]
 8012714:	2b01      	cmp	r3, #1
 8012716:	d11b      	bne.n	8012750 <vTaskStartScheduler+0x98>
	__asm volatile
 8012718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801271c:	f383 8811 	msr	BASEPRI, r3
 8012720:	f3bf 8f6f 	isb	sy
 8012724:	f3bf 8f4f 	dsb	sy
 8012728:	613b      	str	r3, [r7, #16]
}
 801272a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801272c:	4b15      	ldr	r3, [pc, #84]	@ (8012784 <vTaskStartScheduler+0xcc>)
 801272e:	681b      	ldr	r3, [r3, #0]
 8012730:	3354      	adds	r3, #84	@ 0x54
 8012732:	4a15      	ldr	r2, [pc, #84]	@ (8012788 <vTaskStartScheduler+0xd0>)
 8012734:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012736:	4b15      	ldr	r3, [pc, #84]	@ (801278c <vTaskStartScheduler+0xd4>)
 8012738:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801273c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801273e:	4b14      	ldr	r3, [pc, #80]	@ (8012790 <vTaskStartScheduler+0xd8>)
 8012740:	2201      	movs	r2, #1
 8012742:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012744:	4b13      	ldr	r3, [pc, #76]	@ (8012794 <vTaskStartScheduler+0xdc>)
 8012746:	2200      	movs	r2, #0
 8012748:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801274a:	f001 f8e1 	bl	8013910 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801274e:	e00f      	b.n	8012770 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012750:	697b      	ldr	r3, [r7, #20]
 8012752:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012756:	d10b      	bne.n	8012770 <vTaskStartScheduler+0xb8>
	__asm volatile
 8012758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801275c:	f383 8811 	msr	BASEPRI, r3
 8012760:	f3bf 8f6f 	isb	sy
 8012764:	f3bf 8f4f 	dsb	sy
 8012768:	60fb      	str	r3, [r7, #12]
}
 801276a:	bf00      	nop
 801276c:	bf00      	nop
 801276e:	e7fd      	b.n	801276c <vTaskStartScheduler+0xb4>
}
 8012770:	bf00      	nop
 8012772:	3718      	adds	r7, #24
 8012774:	46bd      	mov	sp, r7
 8012776:	bd80      	pop	{r7, pc}
 8012778:	08018cb4 	.word	0x08018cb4
 801277c:	08012dc9 	.word	0x08012dc9
 8012780:	20004300 	.word	0x20004300
 8012784:	20003e08 	.word	0x20003e08
 8012788:	200003b4 	.word	0x200003b4
 801278c:	200042fc 	.word	0x200042fc
 8012790:	200042e8 	.word	0x200042e8
 8012794:	200042e0 	.word	0x200042e0

08012798 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012798:	b480      	push	{r7}
 801279a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 801279c:	4b04      	ldr	r3, [pc, #16]	@ (80127b0 <vTaskSuspendAll+0x18>)
 801279e:	681b      	ldr	r3, [r3, #0]
 80127a0:	3301      	adds	r3, #1
 80127a2:	4a03      	ldr	r2, [pc, #12]	@ (80127b0 <vTaskSuspendAll+0x18>)
 80127a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80127a6:	bf00      	nop
 80127a8:	46bd      	mov	sp, r7
 80127aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ae:	4770      	bx	lr
 80127b0:	20004304 	.word	0x20004304

080127b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80127b4:	b580      	push	{r7, lr}
 80127b6:	b084      	sub	sp, #16
 80127b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80127ba:	2300      	movs	r3, #0
 80127bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80127be:	2300      	movs	r3, #0
 80127c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80127c2:	4b42      	ldr	r3, [pc, #264]	@ (80128cc <xTaskResumeAll+0x118>)
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d10b      	bne.n	80127e2 <xTaskResumeAll+0x2e>
	__asm volatile
 80127ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127ce:	f383 8811 	msr	BASEPRI, r3
 80127d2:	f3bf 8f6f 	isb	sy
 80127d6:	f3bf 8f4f 	dsb	sy
 80127da:	603b      	str	r3, [r7, #0]
}
 80127dc:	bf00      	nop
 80127de:	bf00      	nop
 80127e0:	e7fd      	b.n	80127de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80127e2:	f001 f939 	bl	8013a58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80127e6:	4b39      	ldr	r3, [pc, #228]	@ (80128cc <xTaskResumeAll+0x118>)
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	3b01      	subs	r3, #1
 80127ec:	4a37      	ldr	r2, [pc, #220]	@ (80128cc <xTaskResumeAll+0x118>)
 80127ee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80127f0:	4b36      	ldr	r3, [pc, #216]	@ (80128cc <xTaskResumeAll+0x118>)
 80127f2:	681b      	ldr	r3, [r3, #0]
 80127f4:	2b00      	cmp	r3, #0
 80127f6:	d162      	bne.n	80128be <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80127f8:	4b35      	ldr	r3, [pc, #212]	@ (80128d0 <xTaskResumeAll+0x11c>)
 80127fa:	681b      	ldr	r3, [r3, #0]
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d05e      	beq.n	80128be <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012800:	e02f      	b.n	8012862 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012802:	4b34      	ldr	r3, [pc, #208]	@ (80128d4 <xTaskResumeAll+0x120>)
 8012804:	68db      	ldr	r3, [r3, #12]
 8012806:	68db      	ldr	r3, [r3, #12]
 8012808:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801280a:	68fb      	ldr	r3, [r7, #12]
 801280c:	3318      	adds	r3, #24
 801280e:	4618      	mov	r0, r3
 8012810:	f7ff f83a 	bl	8011888 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012814:	68fb      	ldr	r3, [r7, #12]
 8012816:	3304      	adds	r3, #4
 8012818:	4618      	mov	r0, r3
 801281a:	f7ff f835 	bl	8011888 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801281e:	68fb      	ldr	r3, [r7, #12]
 8012820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012822:	4b2d      	ldr	r3, [pc, #180]	@ (80128d8 <xTaskResumeAll+0x124>)
 8012824:	681b      	ldr	r3, [r3, #0]
 8012826:	429a      	cmp	r2, r3
 8012828:	d903      	bls.n	8012832 <xTaskResumeAll+0x7e>
 801282a:	68fb      	ldr	r3, [r7, #12]
 801282c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801282e:	4a2a      	ldr	r2, [pc, #168]	@ (80128d8 <xTaskResumeAll+0x124>)
 8012830:	6013      	str	r3, [r2, #0]
 8012832:	68fb      	ldr	r3, [r7, #12]
 8012834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012836:	4613      	mov	r3, r2
 8012838:	009b      	lsls	r3, r3, #2
 801283a:	4413      	add	r3, r2
 801283c:	009b      	lsls	r3, r3, #2
 801283e:	4a27      	ldr	r2, [pc, #156]	@ (80128dc <xTaskResumeAll+0x128>)
 8012840:	441a      	add	r2, r3
 8012842:	68fb      	ldr	r3, [r7, #12]
 8012844:	3304      	adds	r3, #4
 8012846:	4619      	mov	r1, r3
 8012848:	4610      	mov	r0, r2
 801284a:	f7fe ffc0 	bl	80117ce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801284e:	68fb      	ldr	r3, [r7, #12]
 8012850:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012852:	4b23      	ldr	r3, [pc, #140]	@ (80128e0 <xTaskResumeAll+0x12c>)
 8012854:	681b      	ldr	r3, [r3, #0]
 8012856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012858:	429a      	cmp	r2, r3
 801285a:	d302      	bcc.n	8012862 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 801285c:	4b21      	ldr	r3, [pc, #132]	@ (80128e4 <xTaskResumeAll+0x130>)
 801285e:	2201      	movs	r2, #1
 8012860:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012862:	4b1c      	ldr	r3, [pc, #112]	@ (80128d4 <xTaskResumeAll+0x120>)
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	2b00      	cmp	r3, #0
 8012868:	d1cb      	bne.n	8012802 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801286a:	68fb      	ldr	r3, [r7, #12]
 801286c:	2b00      	cmp	r3, #0
 801286e:	d001      	beq.n	8012874 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012870:	f000 fb66 	bl	8012f40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8012874:	4b1c      	ldr	r3, [pc, #112]	@ (80128e8 <xTaskResumeAll+0x134>)
 8012876:	681b      	ldr	r3, [r3, #0]
 8012878:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	2b00      	cmp	r3, #0
 801287e:	d010      	beq.n	80128a2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012880:	f000 f846 	bl	8012910 <xTaskIncrementTick>
 8012884:	4603      	mov	r3, r0
 8012886:	2b00      	cmp	r3, #0
 8012888:	d002      	beq.n	8012890 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 801288a:	4b16      	ldr	r3, [pc, #88]	@ (80128e4 <xTaskResumeAll+0x130>)
 801288c:	2201      	movs	r2, #1
 801288e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	3b01      	subs	r3, #1
 8012894:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	2b00      	cmp	r3, #0
 801289a:	d1f1      	bne.n	8012880 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 801289c:	4b12      	ldr	r3, [pc, #72]	@ (80128e8 <xTaskResumeAll+0x134>)
 801289e:	2200      	movs	r2, #0
 80128a0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80128a2:	4b10      	ldr	r3, [pc, #64]	@ (80128e4 <xTaskResumeAll+0x130>)
 80128a4:	681b      	ldr	r3, [r3, #0]
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d009      	beq.n	80128be <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80128aa:	2301      	movs	r3, #1
 80128ac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80128ae:	4b0f      	ldr	r3, [pc, #60]	@ (80128ec <xTaskResumeAll+0x138>)
 80128b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80128b4:	601a      	str	r2, [r3, #0]
 80128b6:	f3bf 8f4f 	dsb	sy
 80128ba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80128be:	f001 f8fd 	bl	8013abc <vPortExitCritical>

	return xAlreadyYielded;
 80128c2:	68bb      	ldr	r3, [r7, #8]
}
 80128c4:	4618      	mov	r0, r3
 80128c6:	3710      	adds	r7, #16
 80128c8:	46bd      	mov	sp, r7
 80128ca:	bd80      	pop	{r7, pc}
 80128cc:	20004304 	.word	0x20004304
 80128d0:	200042dc 	.word	0x200042dc
 80128d4:	2000429c 	.word	0x2000429c
 80128d8:	200042e4 	.word	0x200042e4
 80128dc:	20003e0c 	.word	0x20003e0c
 80128e0:	20003e08 	.word	0x20003e08
 80128e4:	200042f0 	.word	0x200042f0
 80128e8:	200042ec 	.word	0x200042ec
 80128ec:	e000ed04 	.word	0xe000ed04

080128f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80128f0:	b480      	push	{r7}
 80128f2:	b083      	sub	sp, #12
 80128f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80128f6:	4b05      	ldr	r3, [pc, #20]	@ (801290c <xTaskGetTickCount+0x1c>)
 80128f8:	681b      	ldr	r3, [r3, #0]
 80128fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80128fc:	687b      	ldr	r3, [r7, #4]
}
 80128fe:	4618      	mov	r0, r3
 8012900:	370c      	adds	r7, #12
 8012902:	46bd      	mov	sp, r7
 8012904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012908:	4770      	bx	lr
 801290a:	bf00      	nop
 801290c:	200042e0 	.word	0x200042e0

08012910 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012910:	b580      	push	{r7, lr}
 8012912:	b086      	sub	sp, #24
 8012914:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012916:	2300      	movs	r3, #0
 8012918:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801291a:	4b4f      	ldr	r3, [pc, #316]	@ (8012a58 <xTaskIncrementTick+0x148>)
 801291c:	681b      	ldr	r3, [r3, #0]
 801291e:	2b00      	cmp	r3, #0
 8012920:	f040 8090 	bne.w	8012a44 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012924:	4b4d      	ldr	r3, [pc, #308]	@ (8012a5c <xTaskIncrementTick+0x14c>)
 8012926:	681b      	ldr	r3, [r3, #0]
 8012928:	3301      	adds	r3, #1
 801292a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801292c:	4a4b      	ldr	r2, [pc, #300]	@ (8012a5c <xTaskIncrementTick+0x14c>)
 801292e:	693b      	ldr	r3, [r7, #16]
 8012930:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012932:	693b      	ldr	r3, [r7, #16]
 8012934:	2b00      	cmp	r3, #0
 8012936:	d121      	bne.n	801297c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8012938:	4b49      	ldr	r3, [pc, #292]	@ (8012a60 <xTaskIncrementTick+0x150>)
 801293a:	681b      	ldr	r3, [r3, #0]
 801293c:	681b      	ldr	r3, [r3, #0]
 801293e:	2b00      	cmp	r3, #0
 8012940:	d00b      	beq.n	801295a <xTaskIncrementTick+0x4a>
	__asm volatile
 8012942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012946:	f383 8811 	msr	BASEPRI, r3
 801294a:	f3bf 8f6f 	isb	sy
 801294e:	f3bf 8f4f 	dsb	sy
 8012952:	603b      	str	r3, [r7, #0]
}
 8012954:	bf00      	nop
 8012956:	bf00      	nop
 8012958:	e7fd      	b.n	8012956 <xTaskIncrementTick+0x46>
 801295a:	4b41      	ldr	r3, [pc, #260]	@ (8012a60 <xTaskIncrementTick+0x150>)
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	60fb      	str	r3, [r7, #12]
 8012960:	4b40      	ldr	r3, [pc, #256]	@ (8012a64 <xTaskIncrementTick+0x154>)
 8012962:	681b      	ldr	r3, [r3, #0]
 8012964:	4a3e      	ldr	r2, [pc, #248]	@ (8012a60 <xTaskIncrementTick+0x150>)
 8012966:	6013      	str	r3, [r2, #0]
 8012968:	4a3e      	ldr	r2, [pc, #248]	@ (8012a64 <xTaskIncrementTick+0x154>)
 801296a:	68fb      	ldr	r3, [r7, #12]
 801296c:	6013      	str	r3, [r2, #0]
 801296e:	4b3e      	ldr	r3, [pc, #248]	@ (8012a68 <xTaskIncrementTick+0x158>)
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	3301      	adds	r3, #1
 8012974:	4a3c      	ldr	r2, [pc, #240]	@ (8012a68 <xTaskIncrementTick+0x158>)
 8012976:	6013      	str	r3, [r2, #0]
 8012978:	f000 fae2 	bl	8012f40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801297c:	4b3b      	ldr	r3, [pc, #236]	@ (8012a6c <xTaskIncrementTick+0x15c>)
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	693a      	ldr	r2, [r7, #16]
 8012982:	429a      	cmp	r2, r3
 8012984:	d349      	bcc.n	8012a1a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012986:	4b36      	ldr	r3, [pc, #216]	@ (8012a60 <xTaskIncrementTick+0x150>)
 8012988:	681b      	ldr	r3, [r3, #0]
 801298a:	681b      	ldr	r3, [r3, #0]
 801298c:	2b00      	cmp	r3, #0
 801298e:	d104      	bne.n	801299a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012990:	4b36      	ldr	r3, [pc, #216]	@ (8012a6c <xTaskIncrementTick+0x15c>)
 8012992:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012996:	601a      	str	r2, [r3, #0]
					break;
 8012998:	e03f      	b.n	8012a1a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801299a:	4b31      	ldr	r3, [pc, #196]	@ (8012a60 <xTaskIncrementTick+0x150>)
 801299c:	681b      	ldr	r3, [r3, #0]
 801299e:	68db      	ldr	r3, [r3, #12]
 80129a0:	68db      	ldr	r3, [r3, #12]
 80129a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80129a4:	68bb      	ldr	r3, [r7, #8]
 80129a6:	685b      	ldr	r3, [r3, #4]
 80129a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80129aa:	693a      	ldr	r2, [r7, #16]
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	429a      	cmp	r2, r3
 80129b0:	d203      	bcs.n	80129ba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80129b2:	4a2e      	ldr	r2, [pc, #184]	@ (8012a6c <xTaskIncrementTick+0x15c>)
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80129b8:	e02f      	b.n	8012a1a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80129ba:	68bb      	ldr	r3, [r7, #8]
 80129bc:	3304      	adds	r3, #4
 80129be:	4618      	mov	r0, r3
 80129c0:	f7fe ff62 	bl	8011888 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80129c4:	68bb      	ldr	r3, [r7, #8]
 80129c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80129c8:	2b00      	cmp	r3, #0
 80129ca:	d004      	beq.n	80129d6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80129cc:	68bb      	ldr	r3, [r7, #8]
 80129ce:	3318      	adds	r3, #24
 80129d0:	4618      	mov	r0, r3
 80129d2:	f7fe ff59 	bl	8011888 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80129d6:	68bb      	ldr	r3, [r7, #8]
 80129d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80129da:	4b25      	ldr	r3, [pc, #148]	@ (8012a70 <xTaskIncrementTick+0x160>)
 80129dc:	681b      	ldr	r3, [r3, #0]
 80129de:	429a      	cmp	r2, r3
 80129e0:	d903      	bls.n	80129ea <xTaskIncrementTick+0xda>
 80129e2:	68bb      	ldr	r3, [r7, #8]
 80129e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80129e6:	4a22      	ldr	r2, [pc, #136]	@ (8012a70 <xTaskIncrementTick+0x160>)
 80129e8:	6013      	str	r3, [r2, #0]
 80129ea:	68bb      	ldr	r3, [r7, #8]
 80129ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80129ee:	4613      	mov	r3, r2
 80129f0:	009b      	lsls	r3, r3, #2
 80129f2:	4413      	add	r3, r2
 80129f4:	009b      	lsls	r3, r3, #2
 80129f6:	4a1f      	ldr	r2, [pc, #124]	@ (8012a74 <xTaskIncrementTick+0x164>)
 80129f8:	441a      	add	r2, r3
 80129fa:	68bb      	ldr	r3, [r7, #8]
 80129fc:	3304      	adds	r3, #4
 80129fe:	4619      	mov	r1, r3
 8012a00:	4610      	mov	r0, r2
 8012a02:	f7fe fee4 	bl	80117ce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012a06:	68bb      	ldr	r3, [r7, #8]
 8012a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8012a78 <xTaskIncrementTick+0x168>)
 8012a0c:	681b      	ldr	r3, [r3, #0]
 8012a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a10:	429a      	cmp	r2, r3
 8012a12:	d3b8      	bcc.n	8012986 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8012a14:	2301      	movs	r3, #1
 8012a16:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012a18:	e7b5      	b.n	8012986 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012a1a:	4b17      	ldr	r3, [pc, #92]	@ (8012a78 <xTaskIncrementTick+0x168>)
 8012a1c:	681b      	ldr	r3, [r3, #0]
 8012a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a20:	4914      	ldr	r1, [pc, #80]	@ (8012a74 <xTaskIncrementTick+0x164>)
 8012a22:	4613      	mov	r3, r2
 8012a24:	009b      	lsls	r3, r3, #2
 8012a26:	4413      	add	r3, r2
 8012a28:	009b      	lsls	r3, r3, #2
 8012a2a:	440b      	add	r3, r1
 8012a2c:	681b      	ldr	r3, [r3, #0]
 8012a2e:	2b01      	cmp	r3, #1
 8012a30:	d901      	bls.n	8012a36 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8012a32:	2301      	movs	r3, #1
 8012a34:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8012a36:	4b11      	ldr	r3, [pc, #68]	@ (8012a7c <xTaskIncrementTick+0x16c>)
 8012a38:	681b      	ldr	r3, [r3, #0]
 8012a3a:	2b00      	cmp	r3, #0
 8012a3c:	d007      	beq.n	8012a4e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8012a3e:	2301      	movs	r3, #1
 8012a40:	617b      	str	r3, [r7, #20]
 8012a42:	e004      	b.n	8012a4e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8012a44:	4b0e      	ldr	r3, [pc, #56]	@ (8012a80 <xTaskIncrementTick+0x170>)
 8012a46:	681b      	ldr	r3, [r3, #0]
 8012a48:	3301      	adds	r3, #1
 8012a4a:	4a0d      	ldr	r2, [pc, #52]	@ (8012a80 <xTaskIncrementTick+0x170>)
 8012a4c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012a4e:	697b      	ldr	r3, [r7, #20]
}
 8012a50:	4618      	mov	r0, r3
 8012a52:	3718      	adds	r7, #24
 8012a54:	46bd      	mov	sp, r7
 8012a56:	bd80      	pop	{r7, pc}
 8012a58:	20004304 	.word	0x20004304
 8012a5c:	200042e0 	.word	0x200042e0
 8012a60:	20004294 	.word	0x20004294
 8012a64:	20004298 	.word	0x20004298
 8012a68:	200042f4 	.word	0x200042f4
 8012a6c:	200042fc 	.word	0x200042fc
 8012a70:	200042e4 	.word	0x200042e4
 8012a74:	20003e0c 	.word	0x20003e0c
 8012a78:	20003e08 	.word	0x20003e08
 8012a7c:	200042f0 	.word	0x200042f0
 8012a80:	200042ec 	.word	0x200042ec

08012a84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012a84:	b480      	push	{r7}
 8012a86:	b085      	sub	sp, #20
 8012a88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012a8a:	4b2b      	ldr	r3, [pc, #172]	@ (8012b38 <vTaskSwitchContext+0xb4>)
 8012a8c:	681b      	ldr	r3, [r3, #0]
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	d003      	beq.n	8012a9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8012a92:	4b2a      	ldr	r3, [pc, #168]	@ (8012b3c <vTaskSwitchContext+0xb8>)
 8012a94:	2201      	movs	r2, #1
 8012a96:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012a98:	e047      	b.n	8012b2a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8012a9a:	4b28      	ldr	r3, [pc, #160]	@ (8012b3c <vTaskSwitchContext+0xb8>)
 8012a9c:	2200      	movs	r2, #0
 8012a9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012aa0:	4b27      	ldr	r3, [pc, #156]	@ (8012b40 <vTaskSwitchContext+0xbc>)
 8012aa2:	681b      	ldr	r3, [r3, #0]
 8012aa4:	60fb      	str	r3, [r7, #12]
 8012aa6:	e011      	b.n	8012acc <vTaskSwitchContext+0x48>
 8012aa8:	68fb      	ldr	r3, [r7, #12]
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	d10b      	bne.n	8012ac6 <vTaskSwitchContext+0x42>
	__asm volatile
 8012aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ab2:	f383 8811 	msr	BASEPRI, r3
 8012ab6:	f3bf 8f6f 	isb	sy
 8012aba:	f3bf 8f4f 	dsb	sy
 8012abe:	607b      	str	r3, [r7, #4]
}
 8012ac0:	bf00      	nop
 8012ac2:	bf00      	nop
 8012ac4:	e7fd      	b.n	8012ac2 <vTaskSwitchContext+0x3e>
 8012ac6:	68fb      	ldr	r3, [r7, #12]
 8012ac8:	3b01      	subs	r3, #1
 8012aca:	60fb      	str	r3, [r7, #12]
 8012acc:	491d      	ldr	r1, [pc, #116]	@ (8012b44 <vTaskSwitchContext+0xc0>)
 8012ace:	68fa      	ldr	r2, [r7, #12]
 8012ad0:	4613      	mov	r3, r2
 8012ad2:	009b      	lsls	r3, r3, #2
 8012ad4:	4413      	add	r3, r2
 8012ad6:	009b      	lsls	r3, r3, #2
 8012ad8:	440b      	add	r3, r1
 8012ada:	681b      	ldr	r3, [r3, #0]
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d0e3      	beq.n	8012aa8 <vTaskSwitchContext+0x24>
 8012ae0:	68fa      	ldr	r2, [r7, #12]
 8012ae2:	4613      	mov	r3, r2
 8012ae4:	009b      	lsls	r3, r3, #2
 8012ae6:	4413      	add	r3, r2
 8012ae8:	009b      	lsls	r3, r3, #2
 8012aea:	4a16      	ldr	r2, [pc, #88]	@ (8012b44 <vTaskSwitchContext+0xc0>)
 8012aec:	4413      	add	r3, r2
 8012aee:	60bb      	str	r3, [r7, #8]
 8012af0:	68bb      	ldr	r3, [r7, #8]
 8012af2:	685b      	ldr	r3, [r3, #4]
 8012af4:	685a      	ldr	r2, [r3, #4]
 8012af6:	68bb      	ldr	r3, [r7, #8]
 8012af8:	605a      	str	r2, [r3, #4]
 8012afa:	68bb      	ldr	r3, [r7, #8]
 8012afc:	685a      	ldr	r2, [r3, #4]
 8012afe:	68bb      	ldr	r3, [r7, #8]
 8012b00:	3308      	adds	r3, #8
 8012b02:	429a      	cmp	r2, r3
 8012b04:	d104      	bne.n	8012b10 <vTaskSwitchContext+0x8c>
 8012b06:	68bb      	ldr	r3, [r7, #8]
 8012b08:	685b      	ldr	r3, [r3, #4]
 8012b0a:	685a      	ldr	r2, [r3, #4]
 8012b0c:	68bb      	ldr	r3, [r7, #8]
 8012b0e:	605a      	str	r2, [r3, #4]
 8012b10:	68bb      	ldr	r3, [r7, #8]
 8012b12:	685b      	ldr	r3, [r3, #4]
 8012b14:	68db      	ldr	r3, [r3, #12]
 8012b16:	4a0c      	ldr	r2, [pc, #48]	@ (8012b48 <vTaskSwitchContext+0xc4>)
 8012b18:	6013      	str	r3, [r2, #0]
 8012b1a:	4a09      	ldr	r2, [pc, #36]	@ (8012b40 <vTaskSwitchContext+0xbc>)
 8012b1c:	68fb      	ldr	r3, [r7, #12]
 8012b1e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012b20:	4b09      	ldr	r3, [pc, #36]	@ (8012b48 <vTaskSwitchContext+0xc4>)
 8012b22:	681b      	ldr	r3, [r3, #0]
 8012b24:	3354      	adds	r3, #84	@ 0x54
 8012b26:	4a09      	ldr	r2, [pc, #36]	@ (8012b4c <vTaskSwitchContext+0xc8>)
 8012b28:	6013      	str	r3, [r2, #0]
}
 8012b2a:	bf00      	nop
 8012b2c:	3714      	adds	r7, #20
 8012b2e:	46bd      	mov	sp, r7
 8012b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b34:	4770      	bx	lr
 8012b36:	bf00      	nop
 8012b38:	20004304 	.word	0x20004304
 8012b3c:	200042f0 	.word	0x200042f0
 8012b40:	200042e4 	.word	0x200042e4
 8012b44:	20003e0c 	.word	0x20003e0c
 8012b48:	20003e08 	.word	0x20003e08
 8012b4c:	200003b4 	.word	0x200003b4

08012b50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012b50:	b580      	push	{r7, lr}
 8012b52:	b084      	sub	sp, #16
 8012b54:	af00      	add	r7, sp, #0
 8012b56:	6078      	str	r0, [r7, #4]
 8012b58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d10b      	bne.n	8012b78 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8012b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b64:	f383 8811 	msr	BASEPRI, r3
 8012b68:	f3bf 8f6f 	isb	sy
 8012b6c:	f3bf 8f4f 	dsb	sy
 8012b70:	60fb      	str	r3, [r7, #12]
}
 8012b72:	bf00      	nop
 8012b74:	bf00      	nop
 8012b76:	e7fd      	b.n	8012b74 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012b78:	4b07      	ldr	r3, [pc, #28]	@ (8012b98 <vTaskPlaceOnEventList+0x48>)
 8012b7a:	681b      	ldr	r3, [r3, #0]
 8012b7c:	3318      	adds	r3, #24
 8012b7e:	4619      	mov	r1, r3
 8012b80:	6878      	ldr	r0, [r7, #4]
 8012b82:	f7fe fe48 	bl	8011816 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012b86:	2101      	movs	r1, #1
 8012b88:	6838      	ldr	r0, [r7, #0]
 8012b8a:	f000 fa87 	bl	801309c <prvAddCurrentTaskToDelayedList>
}
 8012b8e:	bf00      	nop
 8012b90:	3710      	adds	r7, #16
 8012b92:	46bd      	mov	sp, r7
 8012b94:	bd80      	pop	{r7, pc}
 8012b96:	bf00      	nop
 8012b98:	20003e08 	.word	0x20003e08

08012b9c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012b9c:	b580      	push	{r7, lr}
 8012b9e:	b086      	sub	sp, #24
 8012ba0:	af00      	add	r7, sp, #0
 8012ba2:	60f8      	str	r0, [r7, #12]
 8012ba4:	60b9      	str	r1, [r7, #8]
 8012ba6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8012ba8:	68fb      	ldr	r3, [r7, #12]
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	d10b      	bne.n	8012bc6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8012bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012bb2:	f383 8811 	msr	BASEPRI, r3
 8012bb6:	f3bf 8f6f 	isb	sy
 8012bba:	f3bf 8f4f 	dsb	sy
 8012bbe:	617b      	str	r3, [r7, #20]
}
 8012bc0:	bf00      	nop
 8012bc2:	bf00      	nop
 8012bc4:	e7fd      	b.n	8012bc2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8012bf0 <vTaskPlaceOnEventListRestricted+0x54>)
 8012bc8:	681b      	ldr	r3, [r3, #0]
 8012bca:	3318      	adds	r3, #24
 8012bcc:	4619      	mov	r1, r3
 8012bce:	68f8      	ldr	r0, [r7, #12]
 8012bd0:	f7fe fdfd 	bl	80117ce <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8012bd4:	687b      	ldr	r3, [r7, #4]
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d002      	beq.n	8012be0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8012bda:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012bde:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8012be0:	6879      	ldr	r1, [r7, #4]
 8012be2:	68b8      	ldr	r0, [r7, #8]
 8012be4:	f000 fa5a 	bl	801309c <prvAddCurrentTaskToDelayedList>
	}
 8012be8:	bf00      	nop
 8012bea:	3718      	adds	r7, #24
 8012bec:	46bd      	mov	sp, r7
 8012bee:	bd80      	pop	{r7, pc}
 8012bf0:	20003e08 	.word	0x20003e08

08012bf4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012bf4:	b580      	push	{r7, lr}
 8012bf6:	b086      	sub	sp, #24
 8012bf8:	af00      	add	r7, sp, #0
 8012bfa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	68db      	ldr	r3, [r3, #12]
 8012c00:	68db      	ldr	r3, [r3, #12]
 8012c02:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012c04:	693b      	ldr	r3, [r7, #16]
 8012c06:	2b00      	cmp	r3, #0
 8012c08:	d10b      	bne.n	8012c22 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8012c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c0e:	f383 8811 	msr	BASEPRI, r3
 8012c12:	f3bf 8f6f 	isb	sy
 8012c16:	f3bf 8f4f 	dsb	sy
 8012c1a:	60fb      	str	r3, [r7, #12]
}
 8012c1c:	bf00      	nop
 8012c1e:	bf00      	nop
 8012c20:	e7fd      	b.n	8012c1e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8012c22:	693b      	ldr	r3, [r7, #16]
 8012c24:	3318      	adds	r3, #24
 8012c26:	4618      	mov	r0, r3
 8012c28:	f7fe fe2e 	bl	8011888 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012c2c:	4b1d      	ldr	r3, [pc, #116]	@ (8012ca4 <xTaskRemoveFromEventList+0xb0>)
 8012c2e:	681b      	ldr	r3, [r3, #0]
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	d11d      	bne.n	8012c70 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8012c34:	693b      	ldr	r3, [r7, #16]
 8012c36:	3304      	adds	r3, #4
 8012c38:	4618      	mov	r0, r3
 8012c3a:	f7fe fe25 	bl	8011888 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012c3e:	693b      	ldr	r3, [r7, #16]
 8012c40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c42:	4b19      	ldr	r3, [pc, #100]	@ (8012ca8 <xTaskRemoveFromEventList+0xb4>)
 8012c44:	681b      	ldr	r3, [r3, #0]
 8012c46:	429a      	cmp	r2, r3
 8012c48:	d903      	bls.n	8012c52 <xTaskRemoveFromEventList+0x5e>
 8012c4a:	693b      	ldr	r3, [r7, #16]
 8012c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c4e:	4a16      	ldr	r2, [pc, #88]	@ (8012ca8 <xTaskRemoveFromEventList+0xb4>)
 8012c50:	6013      	str	r3, [r2, #0]
 8012c52:	693b      	ldr	r3, [r7, #16]
 8012c54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c56:	4613      	mov	r3, r2
 8012c58:	009b      	lsls	r3, r3, #2
 8012c5a:	4413      	add	r3, r2
 8012c5c:	009b      	lsls	r3, r3, #2
 8012c5e:	4a13      	ldr	r2, [pc, #76]	@ (8012cac <xTaskRemoveFromEventList+0xb8>)
 8012c60:	441a      	add	r2, r3
 8012c62:	693b      	ldr	r3, [r7, #16]
 8012c64:	3304      	adds	r3, #4
 8012c66:	4619      	mov	r1, r3
 8012c68:	4610      	mov	r0, r2
 8012c6a:	f7fe fdb0 	bl	80117ce <vListInsertEnd>
 8012c6e:	e005      	b.n	8012c7c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012c70:	693b      	ldr	r3, [r7, #16]
 8012c72:	3318      	adds	r3, #24
 8012c74:	4619      	mov	r1, r3
 8012c76:	480e      	ldr	r0, [pc, #56]	@ (8012cb0 <xTaskRemoveFromEventList+0xbc>)
 8012c78:	f7fe fda9 	bl	80117ce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012c7c:	693b      	ldr	r3, [r7, #16]
 8012c7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c80:	4b0c      	ldr	r3, [pc, #48]	@ (8012cb4 <xTaskRemoveFromEventList+0xc0>)
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c86:	429a      	cmp	r2, r3
 8012c88:	d905      	bls.n	8012c96 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8012c8a:	2301      	movs	r3, #1
 8012c8c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8012c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8012cb8 <xTaskRemoveFromEventList+0xc4>)
 8012c90:	2201      	movs	r2, #1
 8012c92:	601a      	str	r2, [r3, #0]
 8012c94:	e001      	b.n	8012c9a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8012c96:	2300      	movs	r3, #0
 8012c98:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8012c9a:	697b      	ldr	r3, [r7, #20]
}
 8012c9c:	4618      	mov	r0, r3
 8012c9e:	3718      	adds	r7, #24
 8012ca0:	46bd      	mov	sp, r7
 8012ca2:	bd80      	pop	{r7, pc}
 8012ca4:	20004304 	.word	0x20004304
 8012ca8:	200042e4 	.word	0x200042e4
 8012cac:	20003e0c 	.word	0x20003e0c
 8012cb0:	2000429c 	.word	0x2000429c
 8012cb4:	20003e08 	.word	0x20003e08
 8012cb8:	200042f0 	.word	0x200042f0

08012cbc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012cbc:	b480      	push	{r7}
 8012cbe:	b083      	sub	sp, #12
 8012cc0:	af00      	add	r7, sp, #0
 8012cc2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012cc4:	4b06      	ldr	r3, [pc, #24]	@ (8012ce0 <vTaskInternalSetTimeOutState+0x24>)
 8012cc6:	681a      	ldr	r2, [r3, #0]
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012ccc:	4b05      	ldr	r3, [pc, #20]	@ (8012ce4 <vTaskInternalSetTimeOutState+0x28>)
 8012cce:	681a      	ldr	r2, [r3, #0]
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	605a      	str	r2, [r3, #4]
}
 8012cd4:	bf00      	nop
 8012cd6:	370c      	adds	r7, #12
 8012cd8:	46bd      	mov	sp, r7
 8012cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cde:	4770      	bx	lr
 8012ce0:	200042f4 	.word	0x200042f4
 8012ce4:	200042e0 	.word	0x200042e0

08012ce8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012ce8:	b580      	push	{r7, lr}
 8012cea:	b088      	sub	sp, #32
 8012cec:	af00      	add	r7, sp, #0
 8012cee:	6078      	str	r0, [r7, #4]
 8012cf0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d10b      	bne.n	8012d10 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8012cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012cfc:	f383 8811 	msr	BASEPRI, r3
 8012d00:	f3bf 8f6f 	isb	sy
 8012d04:	f3bf 8f4f 	dsb	sy
 8012d08:	613b      	str	r3, [r7, #16]
}
 8012d0a:	bf00      	nop
 8012d0c:	bf00      	nop
 8012d0e:	e7fd      	b.n	8012d0c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012d10:	683b      	ldr	r3, [r7, #0]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d10b      	bne.n	8012d2e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8012d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d1a:	f383 8811 	msr	BASEPRI, r3
 8012d1e:	f3bf 8f6f 	isb	sy
 8012d22:	f3bf 8f4f 	dsb	sy
 8012d26:	60fb      	str	r3, [r7, #12]
}
 8012d28:	bf00      	nop
 8012d2a:	bf00      	nop
 8012d2c:	e7fd      	b.n	8012d2a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8012d2e:	f000 fe93 	bl	8013a58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012d32:	4b1d      	ldr	r3, [pc, #116]	@ (8012da8 <xTaskCheckForTimeOut+0xc0>)
 8012d34:	681b      	ldr	r3, [r3, #0]
 8012d36:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	685b      	ldr	r3, [r3, #4]
 8012d3c:	69ba      	ldr	r2, [r7, #24]
 8012d3e:	1ad3      	subs	r3, r2, r3
 8012d40:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012d42:	683b      	ldr	r3, [r7, #0]
 8012d44:	681b      	ldr	r3, [r3, #0]
 8012d46:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012d4a:	d102      	bne.n	8012d52 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012d4c:	2300      	movs	r3, #0
 8012d4e:	61fb      	str	r3, [r7, #28]
 8012d50:	e023      	b.n	8012d9a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	681a      	ldr	r2, [r3, #0]
 8012d56:	4b15      	ldr	r3, [pc, #84]	@ (8012dac <xTaskCheckForTimeOut+0xc4>)
 8012d58:	681b      	ldr	r3, [r3, #0]
 8012d5a:	429a      	cmp	r2, r3
 8012d5c:	d007      	beq.n	8012d6e <xTaskCheckForTimeOut+0x86>
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	685b      	ldr	r3, [r3, #4]
 8012d62:	69ba      	ldr	r2, [r7, #24]
 8012d64:	429a      	cmp	r2, r3
 8012d66:	d302      	bcc.n	8012d6e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012d68:	2301      	movs	r3, #1
 8012d6a:	61fb      	str	r3, [r7, #28]
 8012d6c:	e015      	b.n	8012d9a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012d6e:	683b      	ldr	r3, [r7, #0]
 8012d70:	681b      	ldr	r3, [r3, #0]
 8012d72:	697a      	ldr	r2, [r7, #20]
 8012d74:	429a      	cmp	r2, r3
 8012d76:	d20b      	bcs.n	8012d90 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012d78:	683b      	ldr	r3, [r7, #0]
 8012d7a:	681a      	ldr	r2, [r3, #0]
 8012d7c:	697b      	ldr	r3, [r7, #20]
 8012d7e:	1ad2      	subs	r2, r2, r3
 8012d80:	683b      	ldr	r3, [r7, #0]
 8012d82:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012d84:	6878      	ldr	r0, [r7, #4]
 8012d86:	f7ff ff99 	bl	8012cbc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012d8a:	2300      	movs	r3, #0
 8012d8c:	61fb      	str	r3, [r7, #28]
 8012d8e:	e004      	b.n	8012d9a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8012d90:	683b      	ldr	r3, [r7, #0]
 8012d92:	2200      	movs	r2, #0
 8012d94:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8012d96:	2301      	movs	r3, #1
 8012d98:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012d9a:	f000 fe8f 	bl	8013abc <vPortExitCritical>

	return xReturn;
 8012d9e:	69fb      	ldr	r3, [r7, #28]
}
 8012da0:	4618      	mov	r0, r3
 8012da2:	3720      	adds	r7, #32
 8012da4:	46bd      	mov	sp, r7
 8012da6:	bd80      	pop	{r7, pc}
 8012da8:	200042e0 	.word	0x200042e0
 8012dac:	200042f4 	.word	0x200042f4

08012db0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012db0:	b480      	push	{r7}
 8012db2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012db4:	4b03      	ldr	r3, [pc, #12]	@ (8012dc4 <vTaskMissedYield+0x14>)
 8012db6:	2201      	movs	r2, #1
 8012db8:	601a      	str	r2, [r3, #0]
}
 8012dba:	bf00      	nop
 8012dbc:	46bd      	mov	sp, r7
 8012dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dc2:	4770      	bx	lr
 8012dc4:	200042f0 	.word	0x200042f0

08012dc8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8012dc8:	b580      	push	{r7, lr}
 8012dca:	b082      	sub	sp, #8
 8012dcc:	af00      	add	r7, sp, #0
 8012dce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012dd0:	f000 f852 	bl	8012e78 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012dd4:	4b06      	ldr	r3, [pc, #24]	@ (8012df0 <prvIdleTask+0x28>)
 8012dd6:	681b      	ldr	r3, [r3, #0]
 8012dd8:	2b01      	cmp	r3, #1
 8012dda:	d9f9      	bls.n	8012dd0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8012ddc:	4b05      	ldr	r3, [pc, #20]	@ (8012df4 <prvIdleTask+0x2c>)
 8012dde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012de2:	601a      	str	r2, [r3, #0]
 8012de4:	f3bf 8f4f 	dsb	sy
 8012de8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012dec:	e7f0      	b.n	8012dd0 <prvIdleTask+0x8>
 8012dee:	bf00      	nop
 8012df0:	20003e0c 	.word	0x20003e0c
 8012df4:	e000ed04 	.word	0xe000ed04

08012df8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012df8:	b580      	push	{r7, lr}
 8012dfa:	b082      	sub	sp, #8
 8012dfc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012dfe:	2300      	movs	r3, #0
 8012e00:	607b      	str	r3, [r7, #4]
 8012e02:	e00c      	b.n	8012e1e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012e04:	687a      	ldr	r2, [r7, #4]
 8012e06:	4613      	mov	r3, r2
 8012e08:	009b      	lsls	r3, r3, #2
 8012e0a:	4413      	add	r3, r2
 8012e0c:	009b      	lsls	r3, r3, #2
 8012e0e:	4a12      	ldr	r2, [pc, #72]	@ (8012e58 <prvInitialiseTaskLists+0x60>)
 8012e10:	4413      	add	r3, r2
 8012e12:	4618      	mov	r0, r3
 8012e14:	f7fe fcae 	bl	8011774 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	3301      	adds	r3, #1
 8012e1c:	607b      	str	r3, [r7, #4]
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	2b37      	cmp	r3, #55	@ 0x37
 8012e22:	d9ef      	bls.n	8012e04 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012e24:	480d      	ldr	r0, [pc, #52]	@ (8012e5c <prvInitialiseTaskLists+0x64>)
 8012e26:	f7fe fca5 	bl	8011774 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012e2a:	480d      	ldr	r0, [pc, #52]	@ (8012e60 <prvInitialiseTaskLists+0x68>)
 8012e2c:	f7fe fca2 	bl	8011774 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012e30:	480c      	ldr	r0, [pc, #48]	@ (8012e64 <prvInitialiseTaskLists+0x6c>)
 8012e32:	f7fe fc9f 	bl	8011774 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012e36:	480c      	ldr	r0, [pc, #48]	@ (8012e68 <prvInitialiseTaskLists+0x70>)
 8012e38:	f7fe fc9c 	bl	8011774 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012e3c:	480b      	ldr	r0, [pc, #44]	@ (8012e6c <prvInitialiseTaskLists+0x74>)
 8012e3e:	f7fe fc99 	bl	8011774 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012e42:	4b0b      	ldr	r3, [pc, #44]	@ (8012e70 <prvInitialiseTaskLists+0x78>)
 8012e44:	4a05      	ldr	r2, [pc, #20]	@ (8012e5c <prvInitialiseTaskLists+0x64>)
 8012e46:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012e48:	4b0a      	ldr	r3, [pc, #40]	@ (8012e74 <prvInitialiseTaskLists+0x7c>)
 8012e4a:	4a05      	ldr	r2, [pc, #20]	@ (8012e60 <prvInitialiseTaskLists+0x68>)
 8012e4c:	601a      	str	r2, [r3, #0]
}
 8012e4e:	bf00      	nop
 8012e50:	3708      	adds	r7, #8
 8012e52:	46bd      	mov	sp, r7
 8012e54:	bd80      	pop	{r7, pc}
 8012e56:	bf00      	nop
 8012e58:	20003e0c 	.word	0x20003e0c
 8012e5c:	2000426c 	.word	0x2000426c
 8012e60:	20004280 	.word	0x20004280
 8012e64:	2000429c 	.word	0x2000429c
 8012e68:	200042b0 	.word	0x200042b0
 8012e6c:	200042c8 	.word	0x200042c8
 8012e70:	20004294 	.word	0x20004294
 8012e74:	20004298 	.word	0x20004298

08012e78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012e78:	b580      	push	{r7, lr}
 8012e7a:	b082      	sub	sp, #8
 8012e7c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012e7e:	e019      	b.n	8012eb4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012e80:	f000 fdea 	bl	8013a58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012e84:	4b10      	ldr	r3, [pc, #64]	@ (8012ec8 <prvCheckTasksWaitingTermination+0x50>)
 8012e86:	68db      	ldr	r3, [r3, #12]
 8012e88:	68db      	ldr	r3, [r3, #12]
 8012e8a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	3304      	adds	r3, #4
 8012e90:	4618      	mov	r0, r3
 8012e92:	f7fe fcf9 	bl	8011888 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8012e96:	4b0d      	ldr	r3, [pc, #52]	@ (8012ecc <prvCheckTasksWaitingTermination+0x54>)
 8012e98:	681b      	ldr	r3, [r3, #0]
 8012e9a:	3b01      	subs	r3, #1
 8012e9c:	4a0b      	ldr	r2, [pc, #44]	@ (8012ecc <prvCheckTasksWaitingTermination+0x54>)
 8012e9e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8012ed0 <prvCheckTasksWaitingTermination+0x58>)
 8012ea2:	681b      	ldr	r3, [r3, #0]
 8012ea4:	3b01      	subs	r3, #1
 8012ea6:	4a0a      	ldr	r2, [pc, #40]	@ (8012ed0 <prvCheckTasksWaitingTermination+0x58>)
 8012ea8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012eaa:	f000 fe07 	bl	8013abc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012eae:	6878      	ldr	r0, [r7, #4]
 8012eb0:	f000 f810 	bl	8012ed4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012eb4:	4b06      	ldr	r3, [pc, #24]	@ (8012ed0 <prvCheckTasksWaitingTermination+0x58>)
 8012eb6:	681b      	ldr	r3, [r3, #0]
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	d1e1      	bne.n	8012e80 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012ebc:	bf00      	nop
 8012ebe:	bf00      	nop
 8012ec0:	3708      	adds	r7, #8
 8012ec2:	46bd      	mov	sp, r7
 8012ec4:	bd80      	pop	{r7, pc}
 8012ec6:	bf00      	nop
 8012ec8:	200042b0 	.word	0x200042b0
 8012ecc:	200042dc 	.word	0x200042dc
 8012ed0:	200042c4 	.word	0x200042c4

08012ed4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012ed4:	b580      	push	{r7, lr}
 8012ed6:	b084      	sub	sp, #16
 8012ed8:	af00      	add	r7, sp, #0
 8012eda:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	3354      	adds	r3, #84	@ 0x54
 8012ee0:	4618      	mov	r0, r3
 8012ee2:	f003 ff4b 	bl	8016d7c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d108      	bne.n	8012f02 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012ef4:	4618      	mov	r0, r3
 8012ef6:	f000 ff9f 	bl	8013e38 <vPortFree>
				vPortFree( pxTCB );
 8012efa:	6878      	ldr	r0, [r7, #4]
 8012efc:	f000 ff9c 	bl	8013e38 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8012f00:	e019      	b.n	8012f36 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012f08:	2b01      	cmp	r3, #1
 8012f0a:	d103      	bne.n	8012f14 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8012f0c:	6878      	ldr	r0, [r7, #4]
 8012f0e:	f000 ff93 	bl	8013e38 <vPortFree>
	}
 8012f12:	e010      	b.n	8012f36 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012f1a:	2b02      	cmp	r3, #2
 8012f1c:	d00b      	beq.n	8012f36 <prvDeleteTCB+0x62>
	__asm volatile
 8012f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f22:	f383 8811 	msr	BASEPRI, r3
 8012f26:	f3bf 8f6f 	isb	sy
 8012f2a:	f3bf 8f4f 	dsb	sy
 8012f2e:	60fb      	str	r3, [r7, #12]
}
 8012f30:	bf00      	nop
 8012f32:	bf00      	nop
 8012f34:	e7fd      	b.n	8012f32 <prvDeleteTCB+0x5e>
	}
 8012f36:	bf00      	nop
 8012f38:	3710      	adds	r7, #16
 8012f3a:	46bd      	mov	sp, r7
 8012f3c:	bd80      	pop	{r7, pc}
	...

08012f40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012f40:	b480      	push	{r7}
 8012f42:	b083      	sub	sp, #12
 8012f44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012f46:	4b0c      	ldr	r3, [pc, #48]	@ (8012f78 <prvResetNextTaskUnblockTime+0x38>)
 8012f48:	681b      	ldr	r3, [r3, #0]
 8012f4a:	681b      	ldr	r3, [r3, #0]
 8012f4c:	2b00      	cmp	r3, #0
 8012f4e:	d104      	bne.n	8012f5a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012f50:	4b0a      	ldr	r3, [pc, #40]	@ (8012f7c <prvResetNextTaskUnblockTime+0x3c>)
 8012f52:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012f56:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012f58:	e008      	b.n	8012f6c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012f5a:	4b07      	ldr	r3, [pc, #28]	@ (8012f78 <prvResetNextTaskUnblockTime+0x38>)
 8012f5c:	681b      	ldr	r3, [r3, #0]
 8012f5e:	68db      	ldr	r3, [r3, #12]
 8012f60:	68db      	ldr	r3, [r3, #12]
 8012f62:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	685b      	ldr	r3, [r3, #4]
 8012f68:	4a04      	ldr	r2, [pc, #16]	@ (8012f7c <prvResetNextTaskUnblockTime+0x3c>)
 8012f6a:	6013      	str	r3, [r2, #0]
}
 8012f6c:	bf00      	nop
 8012f6e:	370c      	adds	r7, #12
 8012f70:	46bd      	mov	sp, r7
 8012f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f76:	4770      	bx	lr
 8012f78:	20004294 	.word	0x20004294
 8012f7c:	200042fc 	.word	0x200042fc

08012f80 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012f80:	b480      	push	{r7}
 8012f82:	b083      	sub	sp, #12
 8012f84:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8012f86:	4b0b      	ldr	r3, [pc, #44]	@ (8012fb4 <xTaskGetSchedulerState+0x34>)
 8012f88:	681b      	ldr	r3, [r3, #0]
 8012f8a:	2b00      	cmp	r3, #0
 8012f8c:	d102      	bne.n	8012f94 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012f8e:	2301      	movs	r3, #1
 8012f90:	607b      	str	r3, [r7, #4]
 8012f92:	e008      	b.n	8012fa6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012f94:	4b08      	ldr	r3, [pc, #32]	@ (8012fb8 <xTaskGetSchedulerState+0x38>)
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	2b00      	cmp	r3, #0
 8012f9a:	d102      	bne.n	8012fa2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8012f9c:	2302      	movs	r3, #2
 8012f9e:	607b      	str	r3, [r7, #4]
 8012fa0:	e001      	b.n	8012fa6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8012fa2:	2300      	movs	r3, #0
 8012fa4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8012fa6:	687b      	ldr	r3, [r7, #4]
	}
 8012fa8:	4618      	mov	r0, r3
 8012faa:	370c      	adds	r7, #12
 8012fac:	46bd      	mov	sp, r7
 8012fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fb2:	4770      	bx	lr
 8012fb4:	200042e8 	.word	0x200042e8
 8012fb8:	20004304 	.word	0x20004304

08012fbc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012fbc:	b580      	push	{r7, lr}
 8012fbe:	b086      	sub	sp, #24
 8012fc0:	af00      	add	r7, sp, #0
 8012fc2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012fc8:	2300      	movs	r3, #0
 8012fca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d058      	beq.n	8013084 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012fd2:	4b2f      	ldr	r3, [pc, #188]	@ (8013090 <xTaskPriorityDisinherit+0xd4>)
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	693a      	ldr	r2, [r7, #16]
 8012fd8:	429a      	cmp	r2, r3
 8012fda:	d00b      	beq.n	8012ff4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8012fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fe0:	f383 8811 	msr	BASEPRI, r3
 8012fe4:	f3bf 8f6f 	isb	sy
 8012fe8:	f3bf 8f4f 	dsb	sy
 8012fec:	60fb      	str	r3, [r7, #12]
}
 8012fee:	bf00      	nop
 8012ff0:	bf00      	nop
 8012ff2:	e7fd      	b.n	8012ff0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8012ff4:	693b      	ldr	r3, [r7, #16]
 8012ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d10b      	bne.n	8013014 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8012ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013000:	f383 8811 	msr	BASEPRI, r3
 8013004:	f3bf 8f6f 	isb	sy
 8013008:	f3bf 8f4f 	dsb	sy
 801300c:	60bb      	str	r3, [r7, #8]
}
 801300e:	bf00      	nop
 8013010:	bf00      	nop
 8013012:	e7fd      	b.n	8013010 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8013014:	693b      	ldr	r3, [r7, #16]
 8013016:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013018:	1e5a      	subs	r2, r3, #1
 801301a:	693b      	ldr	r3, [r7, #16]
 801301c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801301e:	693b      	ldr	r3, [r7, #16]
 8013020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013022:	693b      	ldr	r3, [r7, #16]
 8013024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013026:	429a      	cmp	r2, r3
 8013028:	d02c      	beq.n	8013084 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801302a:	693b      	ldr	r3, [r7, #16]
 801302c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801302e:	2b00      	cmp	r3, #0
 8013030:	d128      	bne.n	8013084 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013032:	693b      	ldr	r3, [r7, #16]
 8013034:	3304      	adds	r3, #4
 8013036:	4618      	mov	r0, r3
 8013038:	f7fe fc26 	bl	8011888 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801303c:	693b      	ldr	r3, [r7, #16]
 801303e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013040:	693b      	ldr	r3, [r7, #16]
 8013042:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013044:	693b      	ldr	r3, [r7, #16]
 8013046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013048:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801304c:	693b      	ldr	r3, [r7, #16]
 801304e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8013050:	693b      	ldr	r3, [r7, #16]
 8013052:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013054:	4b0f      	ldr	r3, [pc, #60]	@ (8013094 <xTaskPriorityDisinherit+0xd8>)
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	429a      	cmp	r2, r3
 801305a:	d903      	bls.n	8013064 <xTaskPriorityDisinherit+0xa8>
 801305c:	693b      	ldr	r3, [r7, #16]
 801305e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013060:	4a0c      	ldr	r2, [pc, #48]	@ (8013094 <xTaskPriorityDisinherit+0xd8>)
 8013062:	6013      	str	r3, [r2, #0]
 8013064:	693b      	ldr	r3, [r7, #16]
 8013066:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013068:	4613      	mov	r3, r2
 801306a:	009b      	lsls	r3, r3, #2
 801306c:	4413      	add	r3, r2
 801306e:	009b      	lsls	r3, r3, #2
 8013070:	4a09      	ldr	r2, [pc, #36]	@ (8013098 <xTaskPriorityDisinherit+0xdc>)
 8013072:	441a      	add	r2, r3
 8013074:	693b      	ldr	r3, [r7, #16]
 8013076:	3304      	adds	r3, #4
 8013078:	4619      	mov	r1, r3
 801307a:	4610      	mov	r0, r2
 801307c:	f7fe fba7 	bl	80117ce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013080:	2301      	movs	r3, #1
 8013082:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013084:	697b      	ldr	r3, [r7, #20]
	}
 8013086:	4618      	mov	r0, r3
 8013088:	3718      	adds	r7, #24
 801308a:	46bd      	mov	sp, r7
 801308c:	bd80      	pop	{r7, pc}
 801308e:	bf00      	nop
 8013090:	20003e08 	.word	0x20003e08
 8013094:	200042e4 	.word	0x200042e4
 8013098:	20003e0c 	.word	0x20003e0c

0801309c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801309c:	b580      	push	{r7, lr}
 801309e:	b084      	sub	sp, #16
 80130a0:	af00      	add	r7, sp, #0
 80130a2:	6078      	str	r0, [r7, #4]
 80130a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80130a6:	4b21      	ldr	r3, [pc, #132]	@ (801312c <prvAddCurrentTaskToDelayedList+0x90>)
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80130ac:	4b20      	ldr	r3, [pc, #128]	@ (8013130 <prvAddCurrentTaskToDelayedList+0x94>)
 80130ae:	681b      	ldr	r3, [r3, #0]
 80130b0:	3304      	adds	r3, #4
 80130b2:	4618      	mov	r0, r3
 80130b4:	f7fe fbe8 	bl	8011888 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80130be:	d10a      	bne.n	80130d6 <prvAddCurrentTaskToDelayedList+0x3a>
 80130c0:	683b      	ldr	r3, [r7, #0]
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	d007      	beq.n	80130d6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80130c6:	4b1a      	ldr	r3, [pc, #104]	@ (8013130 <prvAddCurrentTaskToDelayedList+0x94>)
 80130c8:	681b      	ldr	r3, [r3, #0]
 80130ca:	3304      	adds	r3, #4
 80130cc:	4619      	mov	r1, r3
 80130ce:	4819      	ldr	r0, [pc, #100]	@ (8013134 <prvAddCurrentTaskToDelayedList+0x98>)
 80130d0:	f7fe fb7d 	bl	80117ce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80130d4:	e026      	b.n	8013124 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80130d6:	68fa      	ldr	r2, [r7, #12]
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	4413      	add	r3, r2
 80130dc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80130de:	4b14      	ldr	r3, [pc, #80]	@ (8013130 <prvAddCurrentTaskToDelayedList+0x94>)
 80130e0:	681b      	ldr	r3, [r3, #0]
 80130e2:	68ba      	ldr	r2, [r7, #8]
 80130e4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80130e6:	68ba      	ldr	r2, [r7, #8]
 80130e8:	68fb      	ldr	r3, [r7, #12]
 80130ea:	429a      	cmp	r2, r3
 80130ec:	d209      	bcs.n	8013102 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80130ee:	4b12      	ldr	r3, [pc, #72]	@ (8013138 <prvAddCurrentTaskToDelayedList+0x9c>)
 80130f0:	681a      	ldr	r2, [r3, #0]
 80130f2:	4b0f      	ldr	r3, [pc, #60]	@ (8013130 <prvAddCurrentTaskToDelayedList+0x94>)
 80130f4:	681b      	ldr	r3, [r3, #0]
 80130f6:	3304      	adds	r3, #4
 80130f8:	4619      	mov	r1, r3
 80130fa:	4610      	mov	r0, r2
 80130fc:	f7fe fb8b 	bl	8011816 <vListInsert>
}
 8013100:	e010      	b.n	8013124 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013102:	4b0e      	ldr	r3, [pc, #56]	@ (801313c <prvAddCurrentTaskToDelayedList+0xa0>)
 8013104:	681a      	ldr	r2, [r3, #0]
 8013106:	4b0a      	ldr	r3, [pc, #40]	@ (8013130 <prvAddCurrentTaskToDelayedList+0x94>)
 8013108:	681b      	ldr	r3, [r3, #0]
 801310a:	3304      	adds	r3, #4
 801310c:	4619      	mov	r1, r3
 801310e:	4610      	mov	r0, r2
 8013110:	f7fe fb81 	bl	8011816 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013114:	4b0a      	ldr	r3, [pc, #40]	@ (8013140 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013116:	681b      	ldr	r3, [r3, #0]
 8013118:	68ba      	ldr	r2, [r7, #8]
 801311a:	429a      	cmp	r2, r3
 801311c:	d202      	bcs.n	8013124 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801311e:	4a08      	ldr	r2, [pc, #32]	@ (8013140 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013120:	68bb      	ldr	r3, [r7, #8]
 8013122:	6013      	str	r3, [r2, #0]
}
 8013124:	bf00      	nop
 8013126:	3710      	adds	r7, #16
 8013128:	46bd      	mov	sp, r7
 801312a:	bd80      	pop	{r7, pc}
 801312c:	200042e0 	.word	0x200042e0
 8013130:	20003e08 	.word	0x20003e08
 8013134:	200042c8 	.word	0x200042c8
 8013138:	20004298 	.word	0x20004298
 801313c:	20004294 	.word	0x20004294
 8013140:	200042fc 	.word	0x200042fc

08013144 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8013144:	b580      	push	{r7, lr}
 8013146:	b08a      	sub	sp, #40	@ 0x28
 8013148:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801314a:	2300      	movs	r3, #0
 801314c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801314e:	f000 fb13 	bl	8013778 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8013152:	4b1d      	ldr	r3, [pc, #116]	@ (80131c8 <xTimerCreateTimerTask+0x84>)
 8013154:	681b      	ldr	r3, [r3, #0]
 8013156:	2b00      	cmp	r3, #0
 8013158:	d021      	beq.n	801319e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801315a:	2300      	movs	r3, #0
 801315c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801315e:	2300      	movs	r3, #0
 8013160:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8013162:	1d3a      	adds	r2, r7, #4
 8013164:	f107 0108 	add.w	r1, r7, #8
 8013168:	f107 030c 	add.w	r3, r7, #12
 801316c:	4618      	mov	r0, r3
 801316e:	f7fe fae7 	bl	8011740 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8013172:	6879      	ldr	r1, [r7, #4]
 8013174:	68bb      	ldr	r3, [r7, #8]
 8013176:	68fa      	ldr	r2, [r7, #12]
 8013178:	9202      	str	r2, [sp, #8]
 801317a:	9301      	str	r3, [sp, #4]
 801317c:	2302      	movs	r3, #2
 801317e:	9300      	str	r3, [sp, #0]
 8013180:	2300      	movs	r3, #0
 8013182:	460a      	mov	r2, r1
 8013184:	4911      	ldr	r1, [pc, #68]	@ (80131cc <xTimerCreateTimerTask+0x88>)
 8013186:	4812      	ldr	r0, [pc, #72]	@ (80131d0 <xTimerCreateTimerTask+0x8c>)
 8013188:	f7ff f8a2 	bl	80122d0 <xTaskCreateStatic>
 801318c:	4603      	mov	r3, r0
 801318e:	4a11      	ldr	r2, [pc, #68]	@ (80131d4 <xTimerCreateTimerTask+0x90>)
 8013190:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8013192:	4b10      	ldr	r3, [pc, #64]	@ (80131d4 <xTimerCreateTimerTask+0x90>)
 8013194:	681b      	ldr	r3, [r3, #0]
 8013196:	2b00      	cmp	r3, #0
 8013198:	d001      	beq.n	801319e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801319a:	2301      	movs	r3, #1
 801319c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801319e:	697b      	ldr	r3, [r7, #20]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d10b      	bne.n	80131bc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80131a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131a8:	f383 8811 	msr	BASEPRI, r3
 80131ac:	f3bf 8f6f 	isb	sy
 80131b0:	f3bf 8f4f 	dsb	sy
 80131b4:	613b      	str	r3, [r7, #16]
}
 80131b6:	bf00      	nop
 80131b8:	bf00      	nop
 80131ba:	e7fd      	b.n	80131b8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80131bc:	697b      	ldr	r3, [r7, #20]
}
 80131be:	4618      	mov	r0, r3
 80131c0:	3718      	adds	r7, #24
 80131c2:	46bd      	mov	sp, r7
 80131c4:	bd80      	pop	{r7, pc}
 80131c6:	bf00      	nop
 80131c8:	20004338 	.word	0x20004338
 80131cc:	08018cbc 	.word	0x08018cbc
 80131d0:	08013311 	.word	0x08013311
 80131d4:	2000433c 	.word	0x2000433c

080131d8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80131d8:	b580      	push	{r7, lr}
 80131da:	b08a      	sub	sp, #40	@ 0x28
 80131dc:	af00      	add	r7, sp, #0
 80131de:	60f8      	str	r0, [r7, #12]
 80131e0:	60b9      	str	r1, [r7, #8]
 80131e2:	607a      	str	r2, [r7, #4]
 80131e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80131e6:	2300      	movs	r3, #0
 80131e8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80131ea:	68fb      	ldr	r3, [r7, #12]
 80131ec:	2b00      	cmp	r3, #0
 80131ee:	d10b      	bne.n	8013208 <xTimerGenericCommand+0x30>
	__asm volatile
 80131f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131f4:	f383 8811 	msr	BASEPRI, r3
 80131f8:	f3bf 8f6f 	isb	sy
 80131fc:	f3bf 8f4f 	dsb	sy
 8013200:	623b      	str	r3, [r7, #32]
}
 8013202:	bf00      	nop
 8013204:	bf00      	nop
 8013206:	e7fd      	b.n	8013204 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8013208:	4b19      	ldr	r3, [pc, #100]	@ (8013270 <xTimerGenericCommand+0x98>)
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	2b00      	cmp	r3, #0
 801320e:	d02a      	beq.n	8013266 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8013210:	68bb      	ldr	r3, [r7, #8]
 8013212:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801321c:	68bb      	ldr	r3, [r7, #8]
 801321e:	2b05      	cmp	r3, #5
 8013220:	dc18      	bgt.n	8013254 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8013222:	f7ff fead 	bl	8012f80 <xTaskGetSchedulerState>
 8013226:	4603      	mov	r3, r0
 8013228:	2b02      	cmp	r3, #2
 801322a:	d109      	bne.n	8013240 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801322c:	4b10      	ldr	r3, [pc, #64]	@ (8013270 <xTimerGenericCommand+0x98>)
 801322e:	6818      	ldr	r0, [r3, #0]
 8013230:	f107 0110 	add.w	r1, r7, #16
 8013234:	2300      	movs	r3, #0
 8013236:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013238:	f7fe fc5a 	bl	8011af0 <xQueueGenericSend>
 801323c:	6278      	str	r0, [r7, #36]	@ 0x24
 801323e:	e012      	b.n	8013266 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8013240:	4b0b      	ldr	r3, [pc, #44]	@ (8013270 <xTimerGenericCommand+0x98>)
 8013242:	6818      	ldr	r0, [r3, #0]
 8013244:	f107 0110 	add.w	r1, r7, #16
 8013248:	2300      	movs	r3, #0
 801324a:	2200      	movs	r2, #0
 801324c:	f7fe fc50 	bl	8011af0 <xQueueGenericSend>
 8013250:	6278      	str	r0, [r7, #36]	@ 0x24
 8013252:	e008      	b.n	8013266 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8013254:	4b06      	ldr	r3, [pc, #24]	@ (8013270 <xTimerGenericCommand+0x98>)
 8013256:	6818      	ldr	r0, [r3, #0]
 8013258:	f107 0110 	add.w	r1, r7, #16
 801325c:	2300      	movs	r3, #0
 801325e:	683a      	ldr	r2, [r7, #0]
 8013260:	f7fe fd48 	bl	8011cf4 <xQueueGenericSendFromISR>
 8013264:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8013266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8013268:	4618      	mov	r0, r3
 801326a:	3728      	adds	r7, #40	@ 0x28
 801326c:	46bd      	mov	sp, r7
 801326e:	bd80      	pop	{r7, pc}
 8013270:	20004338 	.word	0x20004338

08013274 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8013274:	b580      	push	{r7, lr}
 8013276:	b088      	sub	sp, #32
 8013278:	af02      	add	r7, sp, #8
 801327a:	6078      	str	r0, [r7, #4]
 801327c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801327e:	4b23      	ldr	r3, [pc, #140]	@ (801330c <prvProcessExpiredTimer+0x98>)
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	68db      	ldr	r3, [r3, #12]
 8013284:	68db      	ldr	r3, [r3, #12]
 8013286:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013288:	697b      	ldr	r3, [r7, #20]
 801328a:	3304      	adds	r3, #4
 801328c:	4618      	mov	r0, r3
 801328e:	f7fe fafb 	bl	8011888 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013292:	697b      	ldr	r3, [r7, #20]
 8013294:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013298:	f003 0304 	and.w	r3, r3, #4
 801329c:	2b00      	cmp	r3, #0
 801329e:	d023      	beq.n	80132e8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80132a0:	697b      	ldr	r3, [r7, #20]
 80132a2:	699a      	ldr	r2, [r3, #24]
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	18d1      	adds	r1, r2, r3
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	683a      	ldr	r2, [r7, #0]
 80132ac:	6978      	ldr	r0, [r7, #20]
 80132ae:	f000 f8d5 	bl	801345c <prvInsertTimerInActiveList>
 80132b2:	4603      	mov	r3, r0
 80132b4:	2b00      	cmp	r3, #0
 80132b6:	d020      	beq.n	80132fa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80132b8:	2300      	movs	r3, #0
 80132ba:	9300      	str	r3, [sp, #0]
 80132bc:	2300      	movs	r3, #0
 80132be:	687a      	ldr	r2, [r7, #4]
 80132c0:	2100      	movs	r1, #0
 80132c2:	6978      	ldr	r0, [r7, #20]
 80132c4:	f7ff ff88 	bl	80131d8 <xTimerGenericCommand>
 80132c8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80132ca:	693b      	ldr	r3, [r7, #16]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d114      	bne.n	80132fa <prvProcessExpiredTimer+0x86>
	__asm volatile
 80132d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132d4:	f383 8811 	msr	BASEPRI, r3
 80132d8:	f3bf 8f6f 	isb	sy
 80132dc:	f3bf 8f4f 	dsb	sy
 80132e0:	60fb      	str	r3, [r7, #12]
}
 80132e2:	bf00      	nop
 80132e4:	bf00      	nop
 80132e6:	e7fd      	b.n	80132e4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80132e8:	697b      	ldr	r3, [r7, #20]
 80132ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80132ee:	f023 0301 	bic.w	r3, r3, #1
 80132f2:	b2da      	uxtb	r2, r3
 80132f4:	697b      	ldr	r3, [r7, #20]
 80132f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80132fa:	697b      	ldr	r3, [r7, #20]
 80132fc:	6a1b      	ldr	r3, [r3, #32]
 80132fe:	6978      	ldr	r0, [r7, #20]
 8013300:	4798      	blx	r3
}
 8013302:	bf00      	nop
 8013304:	3718      	adds	r7, #24
 8013306:	46bd      	mov	sp, r7
 8013308:	bd80      	pop	{r7, pc}
 801330a:	bf00      	nop
 801330c:	20004330 	.word	0x20004330

08013310 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013310:	b580      	push	{r7, lr}
 8013312:	b084      	sub	sp, #16
 8013314:	af00      	add	r7, sp, #0
 8013316:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013318:	f107 0308 	add.w	r3, r7, #8
 801331c:	4618      	mov	r0, r3
 801331e:	f000 f859 	bl	80133d4 <prvGetNextExpireTime>
 8013322:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8013324:	68bb      	ldr	r3, [r7, #8]
 8013326:	4619      	mov	r1, r3
 8013328:	68f8      	ldr	r0, [r7, #12]
 801332a:	f000 f805 	bl	8013338 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801332e:	f000 f8d7 	bl	80134e0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013332:	bf00      	nop
 8013334:	e7f0      	b.n	8013318 <prvTimerTask+0x8>
	...

08013338 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8013338:	b580      	push	{r7, lr}
 801333a:	b084      	sub	sp, #16
 801333c:	af00      	add	r7, sp, #0
 801333e:	6078      	str	r0, [r7, #4]
 8013340:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013342:	f7ff fa29 	bl	8012798 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013346:	f107 0308 	add.w	r3, r7, #8
 801334a:	4618      	mov	r0, r3
 801334c:	f000 f866 	bl	801341c <prvSampleTimeNow>
 8013350:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8013352:	68bb      	ldr	r3, [r7, #8]
 8013354:	2b00      	cmp	r3, #0
 8013356:	d130      	bne.n	80133ba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8013358:	683b      	ldr	r3, [r7, #0]
 801335a:	2b00      	cmp	r3, #0
 801335c:	d10a      	bne.n	8013374 <prvProcessTimerOrBlockTask+0x3c>
 801335e:	687a      	ldr	r2, [r7, #4]
 8013360:	68fb      	ldr	r3, [r7, #12]
 8013362:	429a      	cmp	r2, r3
 8013364:	d806      	bhi.n	8013374 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8013366:	f7ff fa25 	bl	80127b4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801336a:	68f9      	ldr	r1, [r7, #12]
 801336c:	6878      	ldr	r0, [r7, #4]
 801336e:	f7ff ff81 	bl	8013274 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8013372:	e024      	b.n	80133be <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8013374:	683b      	ldr	r3, [r7, #0]
 8013376:	2b00      	cmp	r3, #0
 8013378:	d008      	beq.n	801338c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801337a:	4b13      	ldr	r3, [pc, #76]	@ (80133c8 <prvProcessTimerOrBlockTask+0x90>)
 801337c:	681b      	ldr	r3, [r3, #0]
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	2b00      	cmp	r3, #0
 8013382:	d101      	bne.n	8013388 <prvProcessTimerOrBlockTask+0x50>
 8013384:	2301      	movs	r3, #1
 8013386:	e000      	b.n	801338a <prvProcessTimerOrBlockTask+0x52>
 8013388:	2300      	movs	r3, #0
 801338a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801338c:	4b0f      	ldr	r3, [pc, #60]	@ (80133cc <prvProcessTimerOrBlockTask+0x94>)
 801338e:	6818      	ldr	r0, [r3, #0]
 8013390:	687a      	ldr	r2, [r7, #4]
 8013392:	68fb      	ldr	r3, [r7, #12]
 8013394:	1ad3      	subs	r3, r2, r3
 8013396:	683a      	ldr	r2, [r7, #0]
 8013398:	4619      	mov	r1, r3
 801339a:	f7fe ff65 	bl	8012268 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801339e:	f7ff fa09 	bl	80127b4 <xTaskResumeAll>
 80133a2:	4603      	mov	r3, r0
 80133a4:	2b00      	cmp	r3, #0
 80133a6:	d10a      	bne.n	80133be <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80133a8:	4b09      	ldr	r3, [pc, #36]	@ (80133d0 <prvProcessTimerOrBlockTask+0x98>)
 80133aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80133ae:	601a      	str	r2, [r3, #0]
 80133b0:	f3bf 8f4f 	dsb	sy
 80133b4:	f3bf 8f6f 	isb	sy
}
 80133b8:	e001      	b.n	80133be <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80133ba:	f7ff f9fb 	bl	80127b4 <xTaskResumeAll>
}
 80133be:	bf00      	nop
 80133c0:	3710      	adds	r7, #16
 80133c2:	46bd      	mov	sp, r7
 80133c4:	bd80      	pop	{r7, pc}
 80133c6:	bf00      	nop
 80133c8:	20004334 	.word	0x20004334
 80133cc:	20004338 	.word	0x20004338
 80133d0:	e000ed04 	.word	0xe000ed04

080133d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80133d4:	b480      	push	{r7}
 80133d6:	b085      	sub	sp, #20
 80133d8:	af00      	add	r7, sp, #0
 80133da:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80133dc:	4b0e      	ldr	r3, [pc, #56]	@ (8013418 <prvGetNextExpireTime+0x44>)
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	681b      	ldr	r3, [r3, #0]
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d101      	bne.n	80133ea <prvGetNextExpireTime+0x16>
 80133e6:	2201      	movs	r2, #1
 80133e8:	e000      	b.n	80133ec <prvGetNextExpireTime+0x18>
 80133ea:	2200      	movs	r2, #0
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d105      	bne.n	8013404 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80133f8:	4b07      	ldr	r3, [pc, #28]	@ (8013418 <prvGetNextExpireTime+0x44>)
 80133fa:	681b      	ldr	r3, [r3, #0]
 80133fc:	68db      	ldr	r3, [r3, #12]
 80133fe:	681b      	ldr	r3, [r3, #0]
 8013400:	60fb      	str	r3, [r7, #12]
 8013402:	e001      	b.n	8013408 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013404:	2300      	movs	r3, #0
 8013406:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8013408:	68fb      	ldr	r3, [r7, #12]
}
 801340a:	4618      	mov	r0, r3
 801340c:	3714      	adds	r7, #20
 801340e:	46bd      	mov	sp, r7
 8013410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013414:	4770      	bx	lr
 8013416:	bf00      	nop
 8013418:	20004330 	.word	0x20004330

0801341c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801341c:	b580      	push	{r7, lr}
 801341e:	b084      	sub	sp, #16
 8013420:	af00      	add	r7, sp, #0
 8013422:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013424:	f7ff fa64 	bl	80128f0 <xTaskGetTickCount>
 8013428:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801342a:	4b0b      	ldr	r3, [pc, #44]	@ (8013458 <prvSampleTimeNow+0x3c>)
 801342c:	681b      	ldr	r3, [r3, #0]
 801342e:	68fa      	ldr	r2, [r7, #12]
 8013430:	429a      	cmp	r2, r3
 8013432:	d205      	bcs.n	8013440 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013434:	f000 f93a 	bl	80136ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	2201      	movs	r2, #1
 801343c:	601a      	str	r2, [r3, #0]
 801343e:	e002      	b.n	8013446 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	2200      	movs	r2, #0
 8013444:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8013446:	4a04      	ldr	r2, [pc, #16]	@ (8013458 <prvSampleTimeNow+0x3c>)
 8013448:	68fb      	ldr	r3, [r7, #12]
 801344a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801344c:	68fb      	ldr	r3, [r7, #12]
}
 801344e:	4618      	mov	r0, r3
 8013450:	3710      	adds	r7, #16
 8013452:	46bd      	mov	sp, r7
 8013454:	bd80      	pop	{r7, pc}
 8013456:	bf00      	nop
 8013458:	20004340 	.word	0x20004340

0801345c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801345c:	b580      	push	{r7, lr}
 801345e:	b086      	sub	sp, #24
 8013460:	af00      	add	r7, sp, #0
 8013462:	60f8      	str	r0, [r7, #12]
 8013464:	60b9      	str	r1, [r7, #8]
 8013466:	607a      	str	r2, [r7, #4]
 8013468:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801346a:	2300      	movs	r3, #0
 801346c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	68ba      	ldr	r2, [r7, #8]
 8013472:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013474:	68fb      	ldr	r3, [r7, #12]
 8013476:	68fa      	ldr	r2, [r7, #12]
 8013478:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801347a:	68ba      	ldr	r2, [r7, #8]
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	429a      	cmp	r2, r3
 8013480:	d812      	bhi.n	80134a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013482:	687a      	ldr	r2, [r7, #4]
 8013484:	683b      	ldr	r3, [r7, #0]
 8013486:	1ad2      	subs	r2, r2, r3
 8013488:	68fb      	ldr	r3, [r7, #12]
 801348a:	699b      	ldr	r3, [r3, #24]
 801348c:	429a      	cmp	r2, r3
 801348e:	d302      	bcc.n	8013496 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013490:	2301      	movs	r3, #1
 8013492:	617b      	str	r3, [r7, #20]
 8013494:	e01b      	b.n	80134ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8013496:	4b10      	ldr	r3, [pc, #64]	@ (80134d8 <prvInsertTimerInActiveList+0x7c>)
 8013498:	681a      	ldr	r2, [r3, #0]
 801349a:	68fb      	ldr	r3, [r7, #12]
 801349c:	3304      	adds	r3, #4
 801349e:	4619      	mov	r1, r3
 80134a0:	4610      	mov	r0, r2
 80134a2:	f7fe f9b8 	bl	8011816 <vListInsert>
 80134a6:	e012      	b.n	80134ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80134a8:	687a      	ldr	r2, [r7, #4]
 80134aa:	683b      	ldr	r3, [r7, #0]
 80134ac:	429a      	cmp	r2, r3
 80134ae:	d206      	bcs.n	80134be <prvInsertTimerInActiveList+0x62>
 80134b0:	68ba      	ldr	r2, [r7, #8]
 80134b2:	683b      	ldr	r3, [r7, #0]
 80134b4:	429a      	cmp	r2, r3
 80134b6:	d302      	bcc.n	80134be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80134b8:	2301      	movs	r3, #1
 80134ba:	617b      	str	r3, [r7, #20]
 80134bc:	e007      	b.n	80134ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80134be:	4b07      	ldr	r3, [pc, #28]	@ (80134dc <prvInsertTimerInActiveList+0x80>)
 80134c0:	681a      	ldr	r2, [r3, #0]
 80134c2:	68fb      	ldr	r3, [r7, #12]
 80134c4:	3304      	adds	r3, #4
 80134c6:	4619      	mov	r1, r3
 80134c8:	4610      	mov	r0, r2
 80134ca:	f7fe f9a4 	bl	8011816 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80134ce:	697b      	ldr	r3, [r7, #20]
}
 80134d0:	4618      	mov	r0, r3
 80134d2:	3718      	adds	r7, #24
 80134d4:	46bd      	mov	sp, r7
 80134d6:	bd80      	pop	{r7, pc}
 80134d8:	20004334 	.word	0x20004334
 80134dc:	20004330 	.word	0x20004330

080134e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80134e0:	b580      	push	{r7, lr}
 80134e2:	b08e      	sub	sp, #56	@ 0x38
 80134e4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80134e6:	e0ce      	b.n	8013686 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	da19      	bge.n	8013522 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80134ee:	1d3b      	adds	r3, r7, #4
 80134f0:	3304      	adds	r3, #4
 80134f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80134f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d10b      	bne.n	8013512 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80134fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134fe:	f383 8811 	msr	BASEPRI, r3
 8013502:	f3bf 8f6f 	isb	sy
 8013506:	f3bf 8f4f 	dsb	sy
 801350a:	61fb      	str	r3, [r7, #28]
}
 801350c:	bf00      	nop
 801350e:	bf00      	nop
 8013510:	e7fd      	b.n	801350e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8013512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013514:	681b      	ldr	r3, [r3, #0]
 8013516:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013518:	6850      	ldr	r0, [r2, #4]
 801351a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801351c:	6892      	ldr	r2, [r2, #8]
 801351e:	4611      	mov	r1, r2
 8013520:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	2b00      	cmp	r3, #0
 8013526:	f2c0 80ae 	blt.w	8013686 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801352a:	68fb      	ldr	r3, [r7, #12]
 801352c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801352e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013530:	695b      	ldr	r3, [r3, #20]
 8013532:	2b00      	cmp	r3, #0
 8013534:	d004      	beq.n	8013540 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013538:	3304      	adds	r3, #4
 801353a:	4618      	mov	r0, r3
 801353c:	f7fe f9a4 	bl	8011888 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013540:	463b      	mov	r3, r7
 8013542:	4618      	mov	r0, r3
 8013544:	f7ff ff6a 	bl	801341c <prvSampleTimeNow>
 8013548:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	2b09      	cmp	r3, #9
 801354e:	f200 8097 	bhi.w	8013680 <prvProcessReceivedCommands+0x1a0>
 8013552:	a201      	add	r2, pc, #4	@ (adr r2, 8013558 <prvProcessReceivedCommands+0x78>)
 8013554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013558:	08013581 	.word	0x08013581
 801355c:	08013581 	.word	0x08013581
 8013560:	08013581 	.word	0x08013581
 8013564:	080135f7 	.word	0x080135f7
 8013568:	0801360b 	.word	0x0801360b
 801356c:	08013657 	.word	0x08013657
 8013570:	08013581 	.word	0x08013581
 8013574:	08013581 	.word	0x08013581
 8013578:	080135f7 	.word	0x080135f7
 801357c:	0801360b 	.word	0x0801360b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013582:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013586:	f043 0301 	orr.w	r3, r3, #1
 801358a:	b2da      	uxtb	r2, r3
 801358c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801358e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8013592:	68ba      	ldr	r2, [r7, #8]
 8013594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013596:	699b      	ldr	r3, [r3, #24]
 8013598:	18d1      	adds	r1, r2, r3
 801359a:	68bb      	ldr	r3, [r7, #8]
 801359c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801359e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80135a0:	f7ff ff5c 	bl	801345c <prvInsertTimerInActiveList>
 80135a4:	4603      	mov	r3, r0
 80135a6:	2b00      	cmp	r3, #0
 80135a8:	d06c      	beq.n	8013684 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80135aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135ac:	6a1b      	ldr	r3, [r3, #32]
 80135ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80135b0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80135b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80135b8:	f003 0304 	and.w	r3, r3, #4
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d061      	beq.n	8013684 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80135c0:	68ba      	ldr	r2, [r7, #8]
 80135c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135c4:	699b      	ldr	r3, [r3, #24]
 80135c6:	441a      	add	r2, r3
 80135c8:	2300      	movs	r3, #0
 80135ca:	9300      	str	r3, [sp, #0]
 80135cc:	2300      	movs	r3, #0
 80135ce:	2100      	movs	r1, #0
 80135d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80135d2:	f7ff fe01 	bl	80131d8 <xTimerGenericCommand>
 80135d6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80135d8:	6a3b      	ldr	r3, [r7, #32]
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d152      	bne.n	8013684 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80135de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135e2:	f383 8811 	msr	BASEPRI, r3
 80135e6:	f3bf 8f6f 	isb	sy
 80135ea:	f3bf 8f4f 	dsb	sy
 80135ee:	61bb      	str	r3, [r7, #24]
}
 80135f0:	bf00      	nop
 80135f2:	bf00      	nop
 80135f4:	e7fd      	b.n	80135f2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80135f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80135fc:	f023 0301 	bic.w	r3, r3, #1
 8013600:	b2da      	uxtb	r2, r3
 8013602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013604:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8013608:	e03d      	b.n	8013686 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801360a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801360c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013610:	f043 0301 	orr.w	r3, r3, #1
 8013614:	b2da      	uxtb	r2, r3
 8013616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013618:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801361c:	68ba      	ldr	r2, [r7, #8]
 801361e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013620:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8013622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013624:	699b      	ldr	r3, [r3, #24]
 8013626:	2b00      	cmp	r3, #0
 8013628:	d10b      	bne.n	8013642 <prvProcessReceivedCommands+0x162>
	__asm volatile
 801362a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801362e:	f383 8811 	msr	BASEPRI, r3
 8013632:	f3bf 8f6f 	isb	sy
 8013636:	f3bf 8f4f 	dsb	sy
 801363a:	617b      	str	r3, [r7, #20]
}
 801363c:	bf00      	nop
 801363e:	bf00      	nop
 8013640:	e7fd      	b.n	801363e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013644:	699a      	ldr	r2, [r3, #24]
 8013646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013648:	18d1      	adds	r1, r2, r3
 801364a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801364c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801364e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013650:	f7ff ff04 	bl	801345c <prvInsertTimerInActiveList>
					break;
 8013654:	e017      	b.n	8013686 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8013656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013658:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801365c:	f003 0302 	and.w	r3, r3, #2
 8013660:	2b00      	cmp	r3, #0
 8013662:	d103      	bne.n	801366c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8013664:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013666:	f000 fbe7 	bl	8013e38 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801366a:	e00c      	b.n	8013686 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801366c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801366e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013672:	f023 0301 	bic.w	r3, r3, #1
 8013676:	b2da      	uxtb	r2, r3
 8013678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801367a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801367e:	e002      	b.n	8013686 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8013680:	bf00      	nop
 8013682:	e000      	b.n	8013686 <prvProcessReceivedCommands+0x1a6>
					break;
 8013684:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013686:	4b08      	ldr	r3, [pc, #32]	@ (80136a8 <prvProcessReceivedCommands+0x1c8>)
 8013688:	681b      	ldr	r3, [r3, #0]
 801368a:	1d39      	adds	r1, r7, #4
 801368c:	2200      	movs	r2, #0
 801368e:	4618      	mov	r0, r3
 8013690:	f7fe fbce 	bl	8011e30 <xQueueReceive>
 8013694:	4603      	mov	r3, r0
 8013696:	2b00      	cmp	r3, #0
 8013698:	f47f af26 	bne.w	80134e8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 801369c:	bf00      	nop
 801369e:	bf00      	nop
 80136a0:	3730      	adds	r7, #48	@ 0x30
 80136a2:	46bd      	mov	sp, r7
 80136a4:	bd80      	pop	{r7, pc}
 80136a6:	bf00      	nop
 80136a8:	20004338 	.word	0x20004338

080136ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80136ac:	b580      	push	{r7, lr}
 80136ae:	b088      	sub	sp, #32
 80136b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80136b2:	e049      	b.n	8013748 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80136b4:	4b2e      	ldr	r3, [pc, #184]	@ (8013770 <prvSwitchTimerLists+0xc4>)
 80136b6:	681b      	ldr	r3, [r3, #0]
 80136b8:	68db      	ldr	r3, [r3, #12]
 80136ba:	681b      	ldr	r3, [r3, #0]
 80136bc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80136be:	4b2c      	ldr	r3, [pc, #176]	@ (8013770 <prvSwitchTimerLists+0xc4>)
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	68db      	ldr	r3, [r3, #12]
 80136c4:	68db      	ldr	r3, [r3, #12]
 80136c6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80136c8:	68fb      	ldr	r3, [r7, #12]
 80136ca:	3304      	adds	r3, #4
 80136cc:	4618      	mov	r0, r3
 80136ce:	f7fe f8db 	bl	8011888 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80136d2:	68fb      	ldr	r3, [r7, #12]
 80136d4:	6a1b      	ldr	r3, [r3, #32]
 80136d6:	68f8      	ldr	r0, [r7, #12]
 80136d8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80136da:	68fb      	ldr	r3, [r7, #12]
 80136dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80136e0:	f003 0304 	and.w	r3, r3, #4
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	d02f      	beq.n	8013748 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80136e8:	68fb      	ldr	r3, [r7, #12]
 80136ea:	699b      	ldr	r3, [r3, #24]
 80136ec:	693a      	ldr	r2, [r7, #16]
 80136ee:	4413      	add	r3, r2
 80136f0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80136f2:	68ba      	ldr	r2, [r7, #8]
 80136f4:	693b      	ldr	r3, [r7, #16]
 80136f6:	429a      	cmp	r2, r3
 80136f8:	d90e      	bls.n	8013718 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80136fa:	68fb      	ldr	r3, [r7, #12]
 80136fc:	68ba      	ldr	r2, [r7, #8]
 80136fe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013700:	68fb      	ldr	r3, [r7, #12]
 8013702:	68fa      	ldr	r2, [r7, #12]
 8013704:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013706:	4b1a      	ldr	r3, [pc, #104]	@ (8013770 <prvSwitchTimerLists+0xc4>)
 8013708:	681a      	ldr	r2, [r3, #0]
 801370a:	68fb      	ldr	r3, [r7, #12]
 801370c:	3304      	adds	r3, #4
 801370e:	4619      	mov	r1, r3
 8013710:	4610      	mov	r0, r2
 8013712:	f7fe f880 	bl	8011816 <vListInsert>
 8013716:	e017      	b.n	8013748 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013718:	2300      	movs	r3, #0
 801371a:	9300      	str	r3, [sp, #0]
 801371c:	2300      	movs	r3, #0
 801371e:	693a      	ldr	r2, [r7, #16]
 8013720:	2100      	movs	r1, #0
 8013722:	68f8      	ldr	r0, [r7, #12]
 8013724:	f7ff fd58 	bl	80131d8 <xTimerGenericCommand>
 8013728:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	2b00      	cmp	r3, #0
 801372e:	d10b      	bne.n	8013748 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8013730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013734:	f383 8811 	msr	BASEPRI, r3
 8013738:	f3bf 8f6f 	isb	sy
 801373c:	f3bf 8f4f 	dsb	sy
 8013740:	603b      	str	r3, [r7, #0]
}
 8013742:	bf00      	nop
 8013744:	bf00      	nop
 8013746:	e7fd      	b.n	8013744 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013748:	4b09      	ldr	r3, [pc, #36]	@ (8013770 <prvSwitchTimerLists+0xc4>)
 801374a:	681b      	ldr	r3, [r3, #0]
 801374c:	681b      	ldr	r3, [r3, #0]
 801374e:	2b00      	cmp	r3, #0
 8013750:	d1b0      	bne.n	80136b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8013752:	4b07      	ldr	r3, [pc, #28]	@ (8013770 <prvSwitchTimerLists+0xc4>)
 8013754:	681b      	ldr	r3, [r3, #0]
 8013756:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8013758:	4b06      	ldr	r3, [pc, #24]	@ (8013774 <prvSwitchTimerLists+0xc8>)
 801375a:	681b      	ldr	r3, [r3, #0]
 801375c:	4a04      	ldr	r2, [pc, #16]	@ (8013770 <prvSwitchTimerLists+0xc4>)
 801375e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8013760:	4a04      	ldr	r2, [pc, #16]	@ (8013774 <prvSwitchTimerLists+0xc8>)
 8013762:	697b      	ldr	r3, [r7, #20]
 8013764:	6013      	str	r3, [r2, #0]
}
 8013766:	bf00      	nop
 8013768:	3718      	adds	r7, #24
 801376a:	46bd      	mov	sp, r7
 801376c:	bd80      	pop	{r7, pc}
 801376e:	bf00      	nop
 8013770:	20004330 	.word	0x20004330
 8013774:	20004334 	.word	0x20004334

08013778 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8013778:	b580      	push	{r7, lr}
 801377a:	b082      	sub	sp, #8
 801377c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801377e:	f000 f96b 	bl	8013a58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8013782:	4b15      	ldr	r3, [pc, #84]	@ (80137d8 <prvCheckForValidListAndQueue+0x60>)
 8013784:	681b      	ldr	r3, [r3, #0]
 8013786:	2b00      	cmp	r3, #0
 8013788:	d120      	bne.n	80137cc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801378a:	4814      	ldr	r0, [pc, #80]	@ (80137dc <prvCheckForValidListAndQueue+0x64>)
 801378c:	f7fd fff2 	bl	8011774 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013790:	4813      	ldr	r0, [pc, #76]	@ (80137e0 <prvCheckForValidListAndQueue+0x68>)
 8013792:	f7fd ffef 	bl	8011774 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8013796:	4b13      	ldr	r3, [pc, #76]	@ (80137e4 <prvCheckForValidListAndQueue+0x6c>)
 8013798:	4a10      	ldr	r2, [pc, #64]	@ (80137dc <prvCheckForValidListAndQueue+0x64>)
 801379a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801379c:	4b12      	ldr	r3, [pc, #72]	@ (80137e8 <prvCheckForValidListAndQueue+0x70>)
 801379e:	4a10      	ldr	r2, [pc, #64]	@ (80137e0 <prvCheckForValidListAndQueue+0x68>)
 80137a0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80137a2:	2300      	movs	r3, #0
 80137a4:	9300      	str	r3, [sp, #0]
 80137a6:	4b11      	ldr	r3, [pc, #68]	@ (80137ec <prvCheckForValidListAndQueue+0x74>)
 80137a8:	4a11      	ldr	r2, [pc, #68]	@ (80137f0 <prvCheckForValidListAndQueue+0x78>)
 80137aa:	2110      	movs	r1, #16
 80137ac:	200a      	movs	r0, #10
 80137ae:	f7fe f8ff 	bl	80119b0 <xQueueGenericCreateStatic>
 80137b2:	4603      	mov	r3, r0
 80137b4:	4a08      	ldr	r2, [pc, #32]	@ (80137d8 <prvCheckForValidListAndQueue+0x60>)
 80137b6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80137b8:	4b07      	ldr	r3, [pc, #28]	@ (80137d8 <prvCheckForValidListAndQueue+0x60>)
 80137ba:	681b      	ldr	r3, [r3, #0]
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d005      	beq.n	80137cc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80137c0:	4b05      	ldr	r3, [pc, #20]	@ (80137d8 <prvCheckForValidListAndQueue+0x60>)
 80137c2:	681b      	ldr	r3, [r3, #0]
 80137c4:	490b      	ldr	r1, [pc, #44]	@ (80137f4 <prvCheckForValidListAndQueue+0x7c>)
 80137c6:	4618      	mov	r0, r3
 80137c8:	f7fe fd24 	bl	8012214 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80137cc:	f000 f976 	bl	8013abc <vPortExitCritical>
}
 80137d0:	bf00      	nop
 80137d2:	46bd      	mov	sp, r7
 80137d4:	bd80      	pop	{r7, pc}
 80137d6:	bf00      	nop
 80137d8:	20004338 	.word	0x20004338
 80137dc:	20004308 	.word	0x20004308
 80137e0:	2000431c 	.word	0x2000431c
 80137e4:	20004330 	.word	0x20004330
 80137e8:	20004334 	.word	0x20004334
 80137ec:	200043e4 	.word	0x200043e4
 80137f0:	20004344 	.word	0x20004344
 80137f4:	08018cc4 	.word	0x08018cc4

080137f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80137f8:	b480      	push	{r7}
 80137fa:	b085      	sub	sp, #20
 80137fc:	af00      	add	r7, sp, #0
 80137fe:	60f8      	str	r0, [r7, #12]
 8013800:	60b9      	str	r1, [r7, #8]
 8013802:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013804:	68fb      	ldr	r3, [r7, #12]
 8013806:	3b04      	subs	r3, #4
 8013808:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801380a:	68fb      	ldr	r3, [r7, #12]
 801380c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013810:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013812:	68fb      	ldr	r3, [r7, #12]
 8013814:	3b04      	subs	r3, #4
 8013816:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013818:	68bb      	ldr	r3, [r7, #8]
 801381a:	f023 0201 	bic.w	r2, r3, #1
 801381e:	68fb      	ldr	r3, [r7, #12]
 8013820:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	3b04      	subs	r3, #4
 8013826:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013828:	4a0c      	ldr	r2, [pc, #48]	@ (801385c <pxPortInitialiseStack+0x64>)
 801382a:	68fb      	ldr	r3, [r7, #12]
 801382c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801382e:	68fb      	ldr	r3, [r7, #12]
 8013830:	3b14      	subs	r3, #20
 8013832:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013834:	687a      	ldr	r2, [r7, #4]
 8013836:	68fb      	ldr	r3, [r7, #12]
 8013838:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801383a:	68fb      	ldr	r3, [r7, #12]
 801383c:	3b04      	subs	r3, #4
 801383e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013840:	68fb      	ldr	r3, [r7, #12]
 8013842:	f06f 0202 	mvn.w	r2, #2
 8013846:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013848:	68fb      	ldr	r3, [r7, #12]
 801384a:	3b20      	subs	r3, #32
 801384c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801384e:	68fb      	ldr	r3, [r7, #12]
}
 8013850:	4618      	mov	r0, r3
 8013852:	3714      	adds	r7, #20
 8013854:	46bd      	mov	sp, r7
 8013856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801385a:	4770      	bx	lr
 801385c:	08013861 	.word	0x08013861

08013860 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013860:	b480      	push	{r7}
 8013862:	b085      	sub	sp, #20
 8013864:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013866:	2300      	movs	r3, #0
 8013868:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801386a:	4b13      	ldr	r3, [pc, #76]	@ (80138b8 <prvTaskExitError+0x58>)
 801386c:	681b      	ldr	r3, [r3, #0]
 801386e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013872:	d00b      	beq.n	801388c <prvTaskExitError+0x2c>
	__asm volatile
 8013874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013878:	f383 8811 	msr	BASEPRI, r3
 801387c:	f3bf 8f6f 	isb	sy
 8013880:	f3bf 8f4f 	dsb	sy
 8013884:	60fb      	str	r3, [r7, #12]
}
 8013886:	bf00      	nop
 8013888:	bf00      	nop
 801388a:	e7fd      	b.n	8013888 <prvTaskExitError+0x28>
	__asm volatile
 801388c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013890:	f383 8811 	msr	BASEPRI, r3
 8013894:	f3bf 8f6f 	isb	sy
 8013898:	f3bf 8f4f 	dsb	sy
 801389c:	60bb      	str	r3, [r7, #8]
}
 801389e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80138a0:	bf00      	nop
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	d0fc      	beq.n	80138a2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80138a8:	bf00      	nop
 80138aa:	bf00      	nop
 80138ac:	3714      	adds	r7, #20
 80138ae:	46bd      	mov	sp, r7
 80138b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138b4:	4770      	bx	lr
 80138b6:	bf00      	nop
 80138b8:	20000330 	.word	0x20000330
 80138bc:	00000000 	.word	0x00000000

080138c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80138c0:	4b07      	ldr	r3, [pc, #28]	@ (80138e0 <pxCurrentTCBConst2>)
 80138c2:	6819      	ldr	r1, [r3, #0]
 80138c4:	6808      	ldr	r0, [r1, #0]
 80138c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138ca:	f380 8809 	msr	PSP, r0
 80138ce:	f3bf 8f6f 	isb	sy
 80138d2:	f04f 0000 	mov.w	r0, #0
 80138d6:	f380 8811 	msr	BASEPRI, r0
 80138da:	4770      	bx	lr
 80138dc:	f3af 8000 	nop.w

080138e0 <pxCurrentTCBConst2>:
 80138e0:	20003e08 	.word	0x20003e08
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80138e4:	bf00      	nop
 80138e6:	bf00      	nop

080138e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80138e8:	4808      	ldr	r0, [pc, #32]	@ (801390c <prvPortStartFirstTask+0x24>)
 80138ea:	6800      	ldr	r0, [r0, #0]
 80138ec:	6800      	ldr	r0, [r0, #0]
 80138ee:	f380 8808 	msr	MSP, r0
 80138f2:	f04f 0000 	mov.w	r0, #0
 80138f6:	f380 8814 	msr	CONTROL, r0
 80138fa:	b662      	cpsie	i
 80138fc:	b661      	cpsie	f
 80138fe:	f3bf 8f4f 	dsb	sy
 8013902:	f3bf 8f6f 	isb	sy
 8013906:	df00      	svc	0
 8013908:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801390a:	bf00      	nop
 801390c:	e000ed08 	.word	0xe000ed08

08013910 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013910:	b580      	push	{r7, lr}
 8013912:	b086      	sub	sp, #24
 8013914:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013916:	4b47      	ldr	r3, [pc, #284]	@ (8013a34 <xPortStartScheduler+0x124>)
 8013918:	681b      	ldr	r3, [r3, #0]
 801391a:	4a47      	ldr	r2, [pc, #284]	@ (8013a38 <xPortStartScheduler+0x128>)
 801391c:	4293      	cmp	r3, r2
 801391e:	d10b      	bne.n	8013938 <xPortStartScheduler+0x28>
	__asm volatile
 8013920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013924:	f383 8811 	msr	BASEPRI, r3
 8013928:	f3bf 8f6f 	isb	sy
 801392c:	f3bf 8f4f 	dsb	sy
 8013930:	613b      	str	r3, [r7, #16]
}
 8013932:	bf00      	nop
 8013934:	bf00      	nop
 8013936:	e7fd      	b.n	8013934 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013938:	4b3e      	ldr	r3, [pc, #248]	@ (8013a34 <xPortStartScheduler+0x124>)
 801393a:	681b      	ldr	r3, [r3, #0]
 801393c:	4a3f      	ldr	r2, [pc, #252]	@ (8013a3c <xPortStartScheduler+0x12c>)
 801393e:	4293      	cmp	r3, r2
 8013940:	d10b      	bne.n	801395a <xPortStartScheduler+0x4a>
	__asm volatile
 8013942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013946:	f383 8811 	msr	BASEPRI, r3
 801394a:	f3bf 8f6f 	isb	sy
 801394e:	f3bf 8f4f 	dsb	sy
 8013952:	60fb      	str	r3, [r7, #12]
}
 8013954:	bf00      	nop
 8013956:	bf00      	nop
 8013958:	e7fd      	b.n	8013956 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801395a:	4b39      	ldr	r3, [pc, #228]	@ (8013a40 <xPortStartScheduler+0x130>)
 801395c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801395e:	697b      	ldr	r3, [r7, #20]
 8013960:	781b      	ldrb	r3, [r3, #0]
 8013962:	b2db      	uxtb	r3, r3
 8013964:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013966:	697b      	ldr	r3, [r7, #20]
 8013968:	22ff      	movs	r2, #255	@ 0xff
 801396a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801396c:	697b      	ldr	r3, [r7, #20]
 801396e:	781b      	ldrb	r3, [r3, #0]
 8013970:	b2db      	uxtb	r3, r3
 8013972:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013974:	78fb      	ldrb	r3, [r7, #3]
 8013976:	b2db      	uxtb	r3, r3
 8013978:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801397c:	b2da      	uxtb	r2, r3
 801397e:	4b31      	ldr	r3, [pc, #196]	@ (8013a44 <xPortStartScheduler+0x134>)
 8013980:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013982:	4b31      	ldr	r3, [pc, #196]	@ (8013a48 <xPortStartScheduler+0x138>)
 8013984:	2207      	movs	r2, #7
 8013986:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013988:	e009      	b.n	801399e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801398a:	4b2f      	ldr	r3, [pc, #188]	@ (8013a48 <xPortStartScheduler+0x138>)
 801398c:	681b      	ldr	r3, [r3, #0]
 801398e:	3b01      	subs	r3, #1
 8013990:	4a2d      	ldr	r2, [pc, #180]	@ (8013a48 <xPortStartScheduler+0x138>)
 8013992:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013994:	78fb      	ldrb	r3, [r7, #3]
 8013996:	b2db      	uxtb	r3, r3
 8013998:	005b      	lsls	r3, r3, #1
 801399a:	b2db      	uxtb	r3, r3
 801399c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801399e:	78fb      	ldrb	r3, [r7, #3]
 80139a0:	b2db      	uxtb	r3, r3
 80139a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80139a6:	2b80      	cmp	r3, #128	@ 0x80
 80139a8:	d0ef      	beq.n	801398a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80139aa:	4b27      	ldr	r3, [pc, #156]	@ (8013a48 <xPortStartScheduler+0x138>)
 80139ac:	681b      	ldr	r3, [r3, #0]
 80139ae:	f1c3 0307 	rsb	r3, r3, #7
 80139b2:	2b04      	cmp	r3, #4
 80139b4:	d00b      	beq.n	80139ce <xPortStartScheduler+0xbe>
	__asm volatile
 80139b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139ba:	f383 8811 	msr	BASEPRI, r3
 80139be:	f3bf 8f6f 	isb	sy
 80139c2:	f3bf 8f4f 	dsb	sy
 80139c6:	60bb      	str	r3, [r7, #8]
}
 80139c8:	bf00      	nop
 80139ca:	bf00      	nop
 80139cc:	e7fd      	b.n	80139ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80139ce:	4b1e      	ldr	r3, [pc, #120]	@ (8013a48 <xPortStartScheduler+0x138>)
 80139d0:	681b      	ldr	r3, [r3, #0]
 80139d2:	021b      	lsls	r3, r3, #8
 80139d4:	4a1c      	ldr	r2, [pc, #112]	@ (8013a48 <xPortStartScheduler+0x138>)
 80139d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80139d8:	4b1b      	ldr	r3, [pc, #108]	@ (8013a48 <xPortStartScheduler+0x138>)
 80139da:	681b      	ldr	r3, [r3, #0]
 80139dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80139e0:	4a19      	ldr	r2, [pc, #100]	@ (8013a48 <xPortStartScheduler+0x138>)
 80139e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	b2da      	uxtb	r2, r3
 80139e8:	697b      	ldr	r3, [r7, #20]
 80139ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80139ec:	4b17      	ldr	r3, [pc, #92]	@ (8013a4c <xPortStartScheduler+0x13c>)
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	4a16      	ldr	r2, [pc, #88]	@ (8013a4c <xPortStartScheduler+0x13c>)
 80139f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80139f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80139f8:	4b14      	ldr	r3, [pc, #80]	@ (8013a4c <xPortStartScheduler+0x13c>)
 80139fa:	681b      	ldr	r3, [r3, #0]
 80139fc:	4a13      	ldr	r2, [pc, #76]	@ (8013a4c <xPortStartScheduler+0x13c>)
 80139fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013a02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013a04:	f000 f8da 	bl	8013bbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013a08:	4b11      	ldr	r3, [pc, #68]	@ (8013a50 <xPortStartScheduler+0x140>)
 8013a0a:	2200      	movs	r2, #0
 8013a0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013a0e:	f000 f8f9 	bl	8013c04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013a12:	4b10      	ldr	r3, [pc, #64]	@ (8013a54 <xPortStartScheduler+0x144>)
 8013a14:	681b      	ldr	r3, [r3, #0]
 8013a16:	4a0f      	ldr	r2, [pc, #60]	@ (8013a54 <xPortStartScheduler+0x144>)
 8013a18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8013a1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013a1e:	f7ff ff63 	bl	80138e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013a22:	f7ff f82f 	bl	8012a84 <vTaskSwitchContext>
	prvTaskExitError();
 8013a26:	f7ff ff1b 	bl	8013860 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013a2a:	2300      	movs	r3, #0
}
 8013a2c:	4618      	mov	r0, r3
 8013a2e:	3718      	adds	r7, #24
 8013a30:	46bd      	mov	sp, r7
 8013a32:	bd80      	pop	{r7, pc}
 8013a34:	e000ed00 	.word	0xe000ed00
 8013a38:	410fc271 	.word	0x410fc271
 8013a3c:	410fc270 	.word	0x410fc270
 8013a40:	e000e400 	.word	0xe000e400
 8013a44:	20004434 	.word	0x20004434
 8013a48:	20004438 	.word	0x20004438
 8013a4c:	e000ed20 	.word	0xe000ed20
 8013a50:	20000330 	.word	0x20000330
 8013a54:	e000ef34 	.word	0xe000ef34

08013a58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013a58:	b480      	push	{r7}
 8013a5a:	b083      	sub	sp, #12
 8013a5c:	af00      	add	r7, sp, #0
	__asm volatile
 8013a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a62:	f383 8811 	msr	BASEPRI, r3
 8013a66:	f3bf 8f6f 	isb	sy
 8013a6a:	f3bf 8f4f 	dsb	sy
 8013a6e:	607b      	str	r3, [r7, #4]
}
 8013a70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013a72:	4b10      	ldr	r3, [pc, #64]	@ (8013ab4 <vPortEnterCritical+0x5c>)
 8013a74:	681b      	ldr	r3, [r3, #0]
 8013a76:	3301      	adds	r3, #1
 8013a78:	4a0e      	ldr	r2, [pc, #56]	@ (8013ab4 <vPortEnterCritical+0x5c>)
 8013a7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8013ab4 <vPortEnterCritical+0x5c>)
 8013a7e:	681b      	ldr	r3, [r3, #0]
 8013a80:	2b01      	cmp	r3, #1
 8013a82:	d110      	bne.n	8013aa6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013a84:	4b0c      	ldr	r3, [pc, #48]	@ (8013ab8 <vPortEnterCritical+0x60>)
 8013a86:	681b      	ldr	r3, [r3, #0]
 8013a88:	b2db      	uxtb	r3, r3
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	d00b      	beq.n	8013aa6 <vPortEnterCritical+0x4e>
	__asm volatile
 8013a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a92:	f383 8811 	msr	BASEPRI, r3
 8013a96:	f3bf 8f6f 	isb	sy
 8013a9a:	f3bf 8f4f 	dsb	sy
 8013a9e:	603b      	str	r3, [r7, #0]
}
 8013aa0:	bf00      	nop
 8013aa2:	bf00      	nop
 8013aa4:	e7fd      	b.n	8013aa2 <vPortEnterCritical+0x4a>
	}
}
 8013aa6:	bf00      	nop
 8013aa8:	370c      	adds	r7, #12
 8013aaa:	46bd      	mov	sp, r7
 8013aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ab0:	4770      	bx	lr
 8013ab2:	bf00      	nop
 8013ab4:	20000330 	.word	0x20000330
 8013ab8:	e000ed04 	.word	0xe000ed04

08013abc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013abc:	b480      	push	{r7}
 8013abe:	b083      	sub	sp, #12
 8013ac0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013ac2:	4b12      	ldr	r3, [pc, #72]	@ (8013b0c <vPortExitCritical+0x50>)
 8013ac4:	681b      	ldr	r3, [r3, #0]
 8013ac6:	2b00      	cmp	r3, #0
 8013ac8:	d10b      	bne.n	8013ae2 <vPortExitCritical+0x26>
	__asm volatile
 8013aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ace:	f383 8811 	msr	BASEPRI, r3
 8013ad2:	f3bf 8f6f 	isb	sy
 8013ad6:	f3bf 8f4f 	dsb	sy
 8013ada:	607b      	str	r3, [r7, #4]
}
 8013adc:	bf00      	nop
 8013ade:	bf00      	nop
 8013ae0:	e7fd      	b.n	8013ade <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8013b0c <vPortExitCritical+0x50>)
 8013ae4:	681b      	ldr	r3, [r3, #0]
 8013ae6:	3b01      	subs	r3, #1
 8013ae8:	4a08      	ldr	r2, [pc, #32]	@ (8013b0c <vPortExitCritical+0x50>)
 8013aea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013aec:	4b07      	ldr	r3, [pc, #28]	@ (8013b0c <vPortExitCritical+0x50>)
 8013aee:	681b      	ldr	r3, [r3, #0]
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	d105      	bne.n	8013b00 <vPortExitCritical+0x44>
 8013af4:	2300      	movs	r3, #0
 8013af6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013af8:	683b      	ldr	r3, [r7, #0]
 8013afa:	f383 8811 	msr	BASEPRI, r3
}
 8013afe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013b00:	bf00      	nop
 8013b02:	370c      	adds	r7, #12
 8013b04:	46bd      	mov	sp, r7
 8013b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b0a:	4770      	bx	lr
 8013b0c:	20000330 	.word	0x20000330

08013b10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013b10:	f3ef 8009 	mrs	r0, PSP
 8013b14:	f3bf 8f6f 	isb	sy
 8013b18:	4b15      	ldr	r3, [pc, #84]	@ (8013b70 <pxCurrentTCBConst>)
 8013b1a:	681a      	ldr	r2, [r3, #0]
 8013b1c:	f01e 0f10 	tst.w	lr, #16
 8013b20:	bf08      	it	eq
 8013b22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013b26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b2a:	6010      	str	r0, [r2, #0]
 8013b2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013b30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013b34:	f380 8811 	msr	BASEPRI, r0
 8013b38:	f3bf 8f4f 	dsb	sy
 8013b3c:	f3bf 8f6f 	isb	sy
 8013b40:	f7fe ffa0 	bl	8012a84 <vTaskSwitchContext>
 8013b44:	f04f 0000 	mov.w	r0, #0
 8013b48:	f380 8811 	msr	BASEPRI, r0
 8013b4c:	bc09      	pop	{r0, r3}
 8013b4e:	6819      	ldr	r1, [r3, #0]
 8013b50:	6808      	ldr	r0, [r1, #0]
 8013b52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b56:	f01e 0f10 	tst.w	lr, #16
 8013b5a:	bf08      	it	eq
 8013b5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013b60:	f380 8809 	msr	PSP, r0
 8013b64:	f3bf 8f6f 	isb	sy
 8013b68:	4770      	bx	lr
 8013b6a:	bf00      	nop
 8013b6c:	f3af 8000 	nop.w

08013b70 <pxCurrentTCBConst>:
 8013b70:	20003e08 	.word	0x20003e08
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013b74:	bf00      	nop
 8013b76:	bf00      	nop

08013b78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013b78:	b580      	push	{r7, lr}
 8013b7a:	b082      	sub	sp, #8
 8013b7c:	af00      	add	r7, sp, #0
	__asm volatile
 8013b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b82:	f383 8811 	msr	BASEPRI, r3
 8013b86:	f3bf 8f6f 	isb	sy
 8013b8a:	f3bf 8f4f 	dsb	sy
 8013b8e:	607b      	str	r3, [r7, #4]
}
 8013b90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013b92:	f7fe febd 	bl	8012910 <xTaskIncrementTick>
 8013b96:	4603      	mov	r3, r0
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d003      	beq.n	8013ba4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013b9c:	4b06      	ldr	r3, [pc, #24]	@ (8013bb8 <xPortSysTickHandler+0x40>)
 8013b9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013ba2:	601a      	str	r2, [r3, #0]
 8013ba4:	2300      	movs	r3, #0
 8013ba6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013ba8:	683b      	ldr	r3, [r7, #0]
 8013baa:	f383 8811 	msr	BASEPRI, r3
}
 8013bae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013bb0:	bf00      	nop
 8013bb2:	3708      	adds	r7, #8
 8013bb4:	46bd      	mov	sp, r7
 8013bb6:	bd80      	pop	{r7, pc}
 8013bb8:	e000ed04 	.word	0xe000ed04

08013bbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013bbc:	b480      	push	{r7}
 8013bbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8013bf0 <vPortSetupTimerInterrupt+0x34>)
 8013bc2:	2200      	movs	r2, #0
 8013bc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8013bf4 <vPortSetupTimerInterrupt+0x38>)
 8013bc8:	2200      	movs	r2, #0
 8013bca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8013bf8 <vPortSetupTimerInterrupt+0x3c>)
 8013bce:	681b      	ldr	r3, [r3, #0]
 8013bd0:	4a0a      	ldr	r2, [pc, #40]	@ (8013bfc <vPortSetupTimerInterrupt+0x40>)
 8013bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8013bd6:	099b      	lsrs	r3, r3, #6
 8013bd8:	4a09      	ldr	r2, [pc, #36]	@ (8013c00 <vPortSetupTimerInterrupt+0x44>)
 8013bda:	3b01      	subs	r3, #1
 8013bdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013bde:	4b04      	ldr	r3, [pc, #16]	@ (8013bf0 <vPortSetupTimerInterrupt+0x34>)
 8013be0:	2207      	movs	r2, #7
 8013be2:	601a      	str	r2, [r3, #0]
}
 8013be4:	bf00      	nop
 8013be6:	46bd      	mov	sp, r7
 8013be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bec:	4770      	bx	lr
 8013bee:	bf00      	nop
 8013bf0:	e000e010 	.word	0xe000e010
 8013bf4:	e000e018 	.word	0xe000e018
 8013bf8:	20000298 	.word	0x20000298
 8013bfc:	10624dd3 	.word	0x10624dd3
 8013c00:	e000e014 	.word	0xe000e014

08013c04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013c04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013c14 <vPortEnableVFP+0x10>
 8013c08:	6801      	ldr	r1, [r0, #0]
 8013c0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8013c0e:	6001      	str	r1, [r0, #0]
 8013c10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013c12:	bf00      	nop
 8013c14:	e000ed88 	.word	0xe000ed88

08013c18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013c18:	b480      	push	{r7}
 8013c1a:	b085      	sub	sp, #20
 8013c1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013c1e:	f3ef 8305 	mrs	r3, IPSR
 8013c22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	2b0f      	cmp	r3, #15
 8013c28:	d915      	bls.n	8013c56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013c2a:	4a18      	ldr	r2, [pc, #96]	@ (8013c8c <vPortValidateInterruptPriority+0x74>)
 8013c2c:	68fb      	ldr	r3, [r7, #12]
 8013c2e:	4413      	add	r3, r2
 8013c30:	781b      	ldrb	r3, [r3, #0]
 8013c32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013c34:	4b16      	ldr	r3, [pc, #88]	@ (8013c90 <vPortValidateInterruptPriority+0x78>)
 8013c36:	781b      	ldrb	r3, [r3, #0]
 8013c38:	7afa      	ldrb	r2, [r7, #11]
 8013c3a:	429a      	cmp	r2, r3
 8013c3c:	d20b      	bcs.n	8013c56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8013c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c42:	f383 8811 	msr	BASEPRI, r3
 8013c46:	f3bf 8f6f 	isb	sy
 8013c4a:	f3bf 8f4f 	dsb	sy
 8013c4e:	607b      	str	r3, [r7, #4]
}
 8013c50:	bf00      	nop
 8013c52:	bf00      	nop
 8013c54:	e7fd      	b.n	8013c52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013c56:	4b0f      	ldr	r3, [pc, #60]	@ (8013c94 <vPortValidateInterruptPriority+0x7c>)
 8013c58:	681b      	ldr	r3, [r3, #0]
 8013c5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8013c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8013c98 <vPortValidateInterruptPriority+0x80>)
 8013c60:	681b      	ldr	r3, [r3, #0]
 8013c62:	429a      	cmp	r2, r3
 8013c64:	d90b      	bls.n	8013c7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c6a:	f383 8811 	msr	BASEPRI, r3
 8013c6e:	f3bf 8f6f 	isb	sy
 8013c72:	f3bf 8f4f 	dsb	sy
 8013c76:	603b      	str	r3, [r7, #0]
}
 8013c78:	bf00      	nop
 8013c7a:	bf00      	nop
 8013c7c:	e7fd      	b.n	8013c7a <vPortValidateInterruptPriority+0x62>
	}
 8013c7e:	bf00      	nop
 8013c80:	3714      	adds	r7, #20
 8013c82:	46bd      	mov	sp, r7
 8013c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c88:	4770      	bx	lr
 8013c8a:	bf00      	nop
 8013c8c:	e000e3f0 	.word	0xe000e3f0
 8013c90:	20004434 	.word	0x20004434
 8013c94:	e000ed0c 	.word	0xe000ed0c
 8013c98:	20004438 	.word	0x20004438

08013c9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013c9c:	b580      	push	{r7, lr}
 8013c9e:	b08a      	sub	sp, #40	@ 0x28
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013ca4:	2300      	movs	r3, #0
 8013ca6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013ca8:	f7fe fd76 	bl	8012798 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013cac:	4b5c      	ldr	r3, [pc, #368]	@ (8013e20 <pvPortMalloc+0x184>)
 8013cae:	681b      	ldr	r3, [r3, #0]
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	d101      	bne.n	8013cb8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013cb4:	f000 f924 	bl	8013f00 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013cb8:	4b5a      	ldr	r3, [pc, #360]	@ (8013e24 <pvPortMalloc+0x188>)
 8013cba:	681a      	ldr	r2, [r3, #0]
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	4013      	ands	r3, r2
 8013cc0:	2b00      	cmp	r3, #0
 8013cc2:	f040 8095 	bne.w	8013df0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d01e      	beq.n	8013d0a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8013ccc:	2208      	movs	r2, #8
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	4413      	add	r3, r2
 8013cd2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	f003 0307 	and.w	r3, r3, #7
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	d015      	beq.n	8013d0a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	f023 0307 	bic.w	r3, r3, #7
 8013ce4:	3308      	adds	r3, #8
 8013ce6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	f003 0307 	and.w	r3, r3, #7
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d00b      	beq.n	8013d0a <pvPortMalloc+0x6e>
	__asm volatile
 8013cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013cf6:	f383 8811 	msr	BASEPRI, r3
 8013cfa:	f3bf 8f6f 	isb	sy
 8013cfe:	f3bf 8f4f 	dsb	sy
 8013d02:	617b      	str	r3, [r7, #20]
}
 8013d04:	bf00      	nop
 8013d06:	bf00      	nop
 8013d08:	e7fd      	b.n	8013d06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	2b00      	cmp	r3, #0
 8013d0e:	d06f      	beq.n	8013df0 <pvPortMalloc+0x154>
 8013d10:	4b45      	ldr	r3, [pc, #276]	@ (8013e28 <pvPortMalloc+0x18c>)
 8013d12:	681b      	ldr	r3, [r3, #0]
 8013d14:	687a      	ldr	r2, [r7, #4]
 8013d16:	429a      	cmp	r2, r3
 8013d18:	d86a      	bhi.n	8013df0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013d1a:	4b44      	ldr	r3, [pc, #272]	@ (8013e2c <pvPortMalloc+0x190>)
 8013d1c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013d1e:	4b43      	ldr	r3, [pc, #268]	@ (8013e2c <pvPortMalloc+0x190>)
 8013d20:	681b      	ldr	r3, [r3, #0]
 8013d22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013d24:	e004      	b.n	8013d30 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d28:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d2c:	681b      	ldr	r3, [r3, #0]
 8013d2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d32:	685b      	ldr	r3, [r3, #4]
 8013d34:	687a      	ldr	r2, [r7, #4]
 8013d36:	429a      	cmp	r2, r3
 8013d38:	d903      	bls.n	8013d42 <pvPortMalloc+0xa6>
 8013d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d3c:	681b      	ldr	r3, [r3, #0]
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	d1f1      	bne.n	8013d26 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013d42:	4b37      	ldr	r3, [pc, #220]	@ (8013e20 <pvPortMalloc+0x184>)
 8013d44:	681b      	ldr	r3, [r3, #0]
 8013d46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013d48:	429a      	cmp	r2, r3
 8013d4a:	d051      	beq.n	8013df0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013d4c:	6a3b      	ldr	r3, [r7, #32]
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	2208      	movs	r2, #8
 8013d52:	4413      	add	r3, r2
 8013d54:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d58:	681a      	ldr	r2, [r3, #0]
 8013d5a:	6a3b      	ldr	r3, [r7, #32]
 8013d5c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d60:	685a      	ldr	r2, [r3, #4]
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	1ad2      	subs	r2, r2, r3
 8013d66:	2308      	movs	r3, #8
 8013d68:	005b      	lsls	r3, r3, #1
 8013d6a:	429a      	cmp	r2, r3
 8013d6c:	d920      	bls.n	8013db0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013d6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	4413      	add	r3, r2
 8013d74:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013d76:	69bb      	ldr	r3, [r7, #24]
 8013d78:	f003 0307 	and.w	r3, r3, #7
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	d00b      	beq.n	8013d98 <pvPortMalloc+0xfc>
	__asm volatile
 8013d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d84:	f383 8811 	msr	BASEPRI, r3
 8013d88:	f3bf 8f6f 	isb	sy
 8013d8c:	f3bf 8f4f 	dsb	sy
 8013d90:	613b      	str	r3, [r7, #16]
}
 8013d92:	bf00      	nop
 8013d94:	bf00      	nop
 8013d96:	e7fd      	b.n	8013d94 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d9a:	685a      	ldr	r2, [r3, #4]
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	1ad2      	subs	r2, r2, r3
 8013da0:	69bb      	ldr	r3, [r7, #24]
 8013da2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013da6:	687a      	ldr	r2, [r7, #4]
 8013da8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013daa:	69b8      	ldr	r0, [r7, #24]
 8013dac:	f000 f90a 	bl	8013fc4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013db0:	4b1d      	ldr	r3, [pc, #116]	@ (8013e28 <pvPortMalloc+0x18c>)
 8013db2:	681a      	ldr	r2, [r3, #0]
 8013db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013db6:	685b      	ldr	r3, [r3, #4]
 8013db8:	1ad3      	subs	r3, r2, r3
 8013dba:	4a1b      	ldr	r2, [pc, #108]	@ (8013e28 <pvPortMalloc+0x18c>)
 8013dbc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8013e28 <pvPortMalloc+0x18c>)
 8013dc0:	681a      	ldr	r2, [r3, #0]
 8013dc2:	4b1b      	ldr	r3, [pc, #108]	@ (8013e30 <pvPortMalloc+0x194>)
 8013dc4:	681b      	ldr	r3, [r3, #0]
 8013dc6:	429a      	cmp	r2, r3
 8013dc8:	d203      	bcs.n	8013dd2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013dca:	4b17      	ldr	r3, [pc, #92]	@ (8013e28 <pvPortMalloc+0x18c>)
 8013dcc:	681b      	ldr	r3, [r3, #0]
 8013dce:	4a18      	ldr	r2, [pc, #96]	@ (8013e30 <pvPortMalloc+0x194>)
 8013dd0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013dd4:	685a      	ldr	r2, [r3, #4]
 8013dd6:	4b13      	ldr	r3, [pc, #76]	@ (8013e24 <pvPortMalloc+0x188>)
 8013dd8:	681b      	ldr	r3, [r3, #0]
 8013dda:	431a      	orrs	r2, r3
 8013ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013dde:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013de2:	2200      	movs	r2, #0
 8013de4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013de6:	4b13      	ldr	r3, [pc, #76]	@ (8013e34 <pvPortMalloc+0x198>)
 8013de8:	681b      	ldr	r3, [r3, #0]
 8013dea:	3301      	adds	r3, #1
 8013dec:	4a11      	ldr	r2, [pc, #68]	@ (8013e34 <pvPortMalloc+0x198>)
 8013dee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013df0:	f7fe fce0 	bl	80127b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013df4:	69fb      	ldr	r3, [r7, #28]
 8013df6:	f003 0307 	and.w	r3, r3, #7
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d00b      	beq.n	8013e16 <pvPortMalloc+0x17a>
	__asm volatile
 8013dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e02:	f383 8811 	msr	BASEPRI, r3
 8013e06:	f3bf 8f6f 	isb	sy
 8013e0a:	f3bf 8f4f 	dsb	sy
 8013e0e:	60fb      	str	r3, [r7, #12]
}
 8013e10:	bf00      	nop
 8013e12:	bf00      	nop
 8013e14:	e7fd      	b.n	8013e12 <pvPortMalloc+0x176>
	return pvReturn;
 8013e16:	69fb      	ldr	r3, [r7, #28]
}
 8013e18:	4618      	mov	r0, r3
 8013e1a:	3728      	adds	r7, #40	@ 0x28
 8013e1c:	46bd      	mov	sp, r7
 8013e1e:	bd80      	pop	{r7, pc}
 8013e20:	20007324 	.word	0x20007324
 8013e24:	20007338 	.word	0x20007338
 8013e28:	20007328 	.word	0x20007328
 8013e2c:	2000731c 	.word	0x2000731c
 8013e30:	2000732c 	.word	0x2000732c
 8013e34:	20007330 	.word	0x20007330

08013e38 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013e38:	b580      	push	{r7, lr}
 8013e3a:	b086      	sub	sp, #24
 8013e3c:	af00      	add	r7, sp, #0
 8013e3e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013e44:	687b      	ldr	r3, [r7, #4]
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d04f      	beq.n	8013eea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013e4a:	2308      	movs	r3, #8
 8013e4c:	425b      	negs	r3, r3
 8013e4e:	697a      	ldr	r2, [r7, #20]
 8013e50:	4413      	add	r3, r2
 8013e52:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013e54:	697b      	ldr	r3, [r7, #20]
 8013e56:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013e58:	693b      	ldr	r3, [r7, #16]
 8013e5a:	685a      	ldr	r2, [r3, #4]
 8013e5c:	4b25      	ldr	r3, [pc, #148]	@ (8013ef4 <vPortFree+0xbc>)
 8013e5e:	681b      	ldr	r3, [r3, #0]
 8013e60:	4013      	ands	r3, r2
 8013e62:	2b00      	cmp	r3, #0
 8013e64:	d10b      	bne.n	8013e7e <vPortFree+0x46>
	__asm volatile
 8013e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e6a:	f383 8811 	msr	BASEPRI, r3
 8013e6e:	f3bf 8f6f 	isb	sy
 8013e72:	f3bf 8f4f 	dsb	sy
 8013e76:	60fb      	str	r3, [r7, #12]
}
 8013e78:	bf00      	nop
 8013e7a:	bf00      	nop
 8013e7c:	e7fd      	b.n	8013e7a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013e7e:	693b      	ldr	r3, [r7, #16]
 8013e80:	681b      	ldr	r3, [r3, #0]
 8013e82:	2b00      	cmp	r3, #0
 8013e84:	d00b      	beq.n	8013e9e <vPortFree+0x66>
	__asm volatile
 8013e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e8a:	f383 8811 	msr	BASEPRI, r3
 8013e8e:	f3bf 8f6f 	isb	sy
 8013e92:	f3bf 8f4f 	dsb	sy
 8013e96:	60bb      	str	r3, [r7, #8]
}
 8013e98:	bf00      	nop
 8013e9a:	bf00      	nop
 8013e9c:	e7fd      	b.n	8013e9a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8013e9e:	693b      	ldr	r3, [r7, #16]
 8013ea0:	685a      	ldr	r2, [r3, #4]
 8013ea2:	4b14      	ldr	r3, [pc, #80]	@ (8013ef4 <vPortFree+0xbc>)
 8013ea4:	681b      	ldr	r3, [r3, #0]
 8013ea6:	4013      	ands	r3, r2
 8013ea8:	2b00      	cmp	r3, #0
 8013eaa:	d01e      	beq.n	8013eea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013eac:	693b      	ldr	r3, [r7, #16]
 8013eae:	681b      	ldr	r3, [r3, #0]
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d11a      	bne.n	8013eea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013eb4:	693b      	ldr	r3, [r7, #16]
 8013eb6:	685a      	ldr	r2, [r3, #4]
 8013eb8:	4b0e      	ldr	r3, [pc, #56]	@ (8013ef4 <vPortFree+0xbc>)
 8013eba:	681b      	ldr	r3, [r3, #0]
 8013ebc:	43db      	mvns	r3, r3
 8013ebe:	401a      	ands	r2, r3
 8013ec0:	693b      	ldr	r3, [r7, #16]
 8013ec2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013ec4:	f7fe fc68 	bl	8012798 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013ec8:	693b      	ldr	r3, [r7, #16]
 8013eca:	685a      	ldr	r2, [r3, #4]
 8013ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8013ef8 <vPortFree+0xc0>)
 8013ece:	681b      	ldr	r3, [r3, #0]
 8013ed0:	4413      	add	r3, r2
 8013ed2:	4a09      	ldr	r2, [pc, #36]	@ (8013ef8 <vPortFree+0xc0>)
 8013ed4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013ed6:	6938      	ldr	r0, [r7, #16]
 8013ed8:	f000 f874 	bl	8013fc4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8013edc:	4b07      	ldr	r3, [pc, #28]	@ (8013efc <vPortFree+0xc4>)
 8013ede:	681b      	ldr	r3, [r3, #0]
 8013ee0:	3301      	adds	r3, #1
 8013ee2:	4a06      	ldr	r2, [pc, #24]	@ (8013efc <vPortFree+0xc4>)
 8013ee4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013ee6:	f7fe fc65 	bl	80127b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8013eea:	bf00      	nop
 8013eec:	3718      	adds	r7, #24
 8013eee:	46bd      	mov	sp, r7
 8013ef0:	bd80      	pop	{r7, pc}
 8013ef2:	bf00      	nop
 8013ef4:	20007338 	.word	0x20007338
 8013ef8:	20007328 	.word	0x20007328
 8013efc:	20007334 	.word	0x20007334

08013f00 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013f00:	b480      	push	{r7}
 8013f02:	b085      	sub	sp, #20
 8013f04:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013f06:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8013f0a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013f0c:	4b27      	ldr	r3, [pc, #156]	@ (8013fac <prvHeapInit+0xac>)
 8013f0e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013f10:	68fb      	ldr	r3, [r7, #12]
 8013f12:	f003 0307 	and.w	r3, r3, #7
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d00c      	beq.n	8013f34 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013f1a:	68fb      	ldr	r3, [r7, #12]
 8013f1c:	3307      	adds	r3, #7
 8013f1e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013f20:	68fb      	ldr	r3, [r7, #12]
 8013f22:	f023 0307 	bic.w	r3, r3, #7
 8013f26:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013f28:	68ba      	ldr	r2, [r7, #8]
 8013f2a:	68fb      	ldr	r3, [r7, #12]
 8013f2c:	1ad3      	subs	r3, r2, r3
 8013f2e:	4a1f      	ldr	r2, [pc, #124]	@ (8013fac <prvHeapInit+0xac>)
 8013f30:	4413      	add	r3, r2
 8013f32:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013f34:	68fb      	ldr	r3, [r7, #12]
 8013f36:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013f38:	4a1d      	ldr	r2, [pc, #116]	@ (8013fb0 <prvHeapInit+0xb0>)
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013f3e:	4b1c      	ldr	r3, [pc, #112]	@ (8013fb0 <prvHeapInit+0xb0>)
 8013f40:	2200      	movs	r2, #0
 8013f42:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	68ba      	ldr	r2, [r7, #8]
 8013f48:	4413      	add	r3, r2
 8013f4a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013f4c:	2208      	movs	r2, #8
 8013f4e:	68fb      	ldr	r3, [r7, #12]
 8013f50:	1a9b      	subs	r3, r3, r2
 8013f52:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013f54:	68fb      	ldr	r3, [r7, #12]
 8013f56:	f023 0307 	bic.w	r3, r3, #7
 8013f5a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013f5c:	68fb      	ldr	r3, [r7, #12]
 8013f5e:	4a15      	ldr	r2, [pc, #84]	@ (8013fb4 <prvHeapInit+0xb4>)
 8013f60:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013f62:	4b14      	ldr	r3, [pc, #80]	@ (8013fb4 <prvHeapInit+0xb4>)
 8013f64:	681b      	ldr	r3, [r3, #0]
 8013f66:	2200      	movs	r2, #0
 8013f68:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8013f6a:	4b12      	ldr	r3, [pc, #72]	@ (8013fb4 <prvHeapInit+0xb4>)
 8013f6c:	681b      	ldr	r3, [r3, #0]
 8013f6e:	2200      	movs	r2, #0
 8013f70:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013f76:	683b      	ldr	r3, [r7, #0]
 8013f78:	68fa      	ldr	r2, [r7, #12]
 8013f7a:	1ad2      	subs	r2, r2, r3
 8013f7c:	683b      	ldr	r3, [r7, #0]
 8013f7e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013f80:	4b0c      	ldr	r3, [pc, #48]	@ (8013fb4 <prvHeapInit+0xb4>)
 8013f82:	681a      	ldr	r2, [r3, #0]
 8013f84:	683b      	ldr	r3, [r7, #0]
 8013f86:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013f88:	683b      	ldr	r3, [r7, #0]
 8013f8a:	685b      	ldr	r3, [r3, #4]
 8013f8c:	4a0a      	ldr	r2, [pc, #40]	@ (8013fb8 <prvHeapInit+0xb8>)
 8013f8e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013f90:	683b      	ldr	r3, [r7, #0]
 8013f92:	685b      	ldr	r3, [r3, #4]
 8013f94:	4a09      	ldr	r2, [pc, #36]	@ (8013fbc <prvHeapInit+0xbc>)
 8013f96:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013f98:	4b09      	ldr	r3, [pc, #36]	@ (8013fc0 <prvHeapInit+0xc0>)
 8013f9a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8013f9e:	601a      	str	r2, [r3, #0]
}
 8013fa0:	bf00      	nop
 8013fa2:	3714      	adds	r7, #20
 8013fa4:	46bd      	mov	sp, r7
 8013fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013faa:	4770      	bx	lr
 8013fac:	2000443c 	.word	0x2000443c
 8013fb0:	2000731c 	.word	0x2000731c
 8013fb4:	20007324 	.word	0x20007324
 8013fb8:	2000732c 	.word	0x2000732c
 8013fbc:	20007328 	.word	0x20007328
 8013fc0:	20007338 	.word	0x20007338

08013fc4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013fc4:	b480      	push	{r7}
 8013fc6:	b085      	sub	sp, #20
 8013fc8:	af00      	add	r7, sp, #0
 8013fca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013fcc:	4b28      	ldr	r3, [pc, #160]	@ (8014070 <prvInsertBlockIntoFreeList+0xac>)
 8013fce:	60fb      	str	r3, [r7, #12]
 8013fd0:	e002      	b.n	8013fd8 <prvInsertBlockIntoFreeList+0x14>
 8013fd2:	68fb      	ldr	r3, [r7, #12]
 8013fd4:	681b      	ldr	r3, [r3, #0]
 8013fd6:	60fb      	str	r3, [r7, #12]
 8013fd8:	68fb      	ldr	r3, [r7, #12]
 8013fda:	681b      	ldr	r3, [r3, #0]
 8013fdc:	687a      	ldr	r2, [r7, #4]
 8013fde:	429a      	cmp	r2, r3
 8013fe0:	d8f7      	bhi.n	8013fd2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013fe2:	68fb      	ldr	r3, [r7, #12]
 8013fe4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013fe6:	68fb      	ldr	r3, [r7, #12]
 8013fe8:	685b      	ldr	r3, [r3, #4]
 8013fea:	68ba      	ldr	r2, [r7, #8]
 8013fec:	4413      	add	r3, r2
 8013fee:	687a      	ldr	r2, [r7, #4]
 8013ff0:	429a      	cmp	r2, r3
 8013ff2:	d108      	bne.n	8014006 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013ff4:	68fb      	ldr	r3, [r7, #12]
 8013ff6:	685a      	ldr	r2, [r3, #4]
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	685b      	ldr	r3, [r3, #4]
 8013ffc:	441a      	add	r2, r3
 8013ffe:	68fb      	ldr	r3, [r7, #12]
 8014000:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014002:	68fb      	ldr	r3, [r7, #12]
 8014004:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014006:	687b      	ldr	r3, [r7, #4]
 8014008:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801400a:	687b      	ldr	r3, [r7, #4]
 801400c:	685b      	ldr	r3, [r3, #4]
 801400e:	68ba      	ldr	r2, [r7, #8]
 8014010:	441a      	add	r2, r3
 8014012:	68fb      	ldr	r3, [r7, #12]
 8014014:	681b      	ldr	r3, [r3, #0]
 8014016:	429a      	cmp	r2, r3
 8014018:	d118      	bne.n	801404c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801401a:	68fb      	ldr	r3, [r7, #12]
 801401c:	681a      	ldr	r2, [r3, #0]
 801401e:	4b15      	ldr	r3, [pc, #84]	@ (8014074 <prvInsertBlockIntoFreeList+0xb0>)
 8014020:	681b      	ldr	r3, [r3, #0]
 8014022:	429a      	cmp	r2, r3
 8014024:	d00d      	beq.n	8014042 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014026:	687b      	ldr	r3, [r7, #4]
 8014028:	685a      	ldr	r2, [r3, #4]
 801402a:	68fb      	ldr	r3, [r7, #12]
 801402c:	681b      	ldr	r3, [r3, #0]
 801402e:	685b      	ldr	r3, [r3, #4]
 8014030:	441a      	add	r2, r3
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014036:	68fb      	ldr	r3, [r7, #12]
 8014038:	681b      	ldr	r3, [r3, #0]
 801403a:	681a      	ldr	r2, [r3, #0]
 801403c:	687b      	ldr	r3, [r7, #4]
 801403e:	601a      	str	r2, [r3, #0]
 8014040:	e008      	b.n	8014054 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014042:	4b0c      	ldr	r3, [pc, #48]	@ (8014074 <prvInsertBlockIntoFreeList+0xb0>)
 8014044:	681a      	ldr	r2, [r3, #0]
 8014046:	687b      	ldr	r3, [r7, #4]
 8014048:	601a      	str	r2, [r3, #0]
 801404a:	e003      	b.n	8014054 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801404c:	68fb      	ldr	r3, [r7, #12]
 801404e:	681a      	ldr	r2, [r3, #0]
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014054:	68fa      	ldr	r2, [r7, #12]
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	429a      	cmp	r2, r3
 801405a:	d002      	beq.n	8014062 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801405c:	68fb      	ldr	r3, [r7, #12]
 801405e:	687a      	ldr	r2, [r7, #4]
 8014060:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014062:	bf00      	nop
 8014064:	3714      	adds	r7, #20
 8014066:	46bd      	mov	sp, r7
 8014068:	f85d 7b04 	ldr.w	r7, [sp], #4
 801406c:	4770      	bx	lr
 801406e:	bf00      	nop
 8014070:	2000731c 	.word	0x2000731c
 8014074:	20007324 	.word	0x20007324

08014078 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8014078:	b580      	push	{r7, lr}
 801407a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801407c:	2200      	movs	r2, #0
 801407e:	4912      	ldr	r1, [pc, #72]	@ (80140c8 <MX_USB_DEVICE_Init+0x50>)
 8014080:	4812      	ldr	r0, [pc, #72]	@ (80140cc <MX_USB_DEVICE_Init+0x54>)
 8014082:	f7fb fee7 	bl	800fe54 <USBD_Init>
 8014086:	4603      	mov	r3, r0
 8014088:	2b00      	cmp	r3, #0
 801408a:	d001      	beq.n	8014090 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801408c:	f7f0 ff1c 	bl	8004ec8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8014090:	490f      	ldr	r1, [pc, #60]	@ (80140d0 <MX_USB_DEVICE_Init+0x58>)
 8014092:	480e      	ldr	r0, [pc, #56]	@ (80140cc <MX_USB_DEVICE_Init+0x54>)
 8014094:	f7fb ff0e 	bl	800feb4 <USBD_RegisterClass>
 8014098:	4603      	mov	r3, r0
 801409a:	2b00      	cmp	r3, #0
 801409c:	d001      	beq.n	80140a2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801409e:	f7f0 ff13 	bl	8004ec8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80140a2:	490c      	ldr	r1, [pc, #48]	@ (80140d4 <MX_USB_DEVICE_Init+0x5c>)
 80140a4:	4809      	ldr	r0, [pc, #36]	@ (80140cc <MX_USB_DEVICE_Init+0x54>)
 80140a6:	f7fb fe05 	bl	800fcb4 <USBD_CDC_RegisterInterface>
 80140aa:	4603      	mov	r3, r0
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	d001      	beq.n	80140b4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80140b0:	f7f0 ff0a 	bl	8004ec8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80140b4:	4805      	ldr	r0, [pc, #20]	@ (80140cc <MX_USB_DEVICE_Init+0x54>)
 80140b6:	f7fb ff33 	bl	800ff20 <USBD_Start>
 80140ba:	4603      	mov	r3, r0
 80140bc:	2b00      	cmp	r3, #0
 80140be:	d001      	beq.n	80140c4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80140c0:	f7f0 ff02 	bl	8004ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80140c4:	bf00      	nop
 80140c6:	bd80      	pop	{r7, pc}
 80140c8:	20000348 	.word	0x20000348
 80140cc:	2000733c 	.word	0x2000733c
 80140d0:	200002b0 	.word	0x200002b0
 80140d4:	20000334 	.word	0x20000334

080140d8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80140d8:	b580      	push	{r7, lr}
 80140da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80140dc:	2200      	movs	r2, #0
 80140de:	4905      	ldr	r1, [pc, #20]	@ (80140f4 <CDC_Init_FS+0x1c>)
 80140e0:	4805      	ldr	r0, [pc, #20]	@ (80140f8 <CDC_Init_FS+0x20>)
 80140e2:	f7fb fe01 	bl	800fce8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80140e6:	4905      	ldr	r1, [pc, #20]	@ (80140fc <CDC_Init_FS+0x24>)
 80140e8:	4803      	ldr	r0, [pc, #12]	@ (80140f8 <CDC_Init_FS+0x20>)
 80140ea:	f7fb fe1f 	bl	800fd2c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80140ee:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80140f0:	4618      	mov	r0, r3
 80140f2:	bd80      	pop	{r7, pc}
 80140f4:	20007e18 	.word	0x20007e18
 80140f8:	2000733c 	.word	0x2000733c
 80140fc:	20007618 	.word	0x20007618

08014100 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8014100:	b480      	push	{r7}
 8014102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8014104:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8014106:	4618      	mov	r0, r3
 8014108:	46bd      	mov	sp, r7
 801410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801410e:	4770      	bx	lr

08014110 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8014110:	b480      	push	{r7}
 8014112:	b083      	sub	sp, #12
 8014114:	af00      	add	r7, sp, #0
 8014116:	4603      	mov	r3, r0
 8014118:	6039      	str	r1, [r7, #0]
 801411a:	71fb      	strb	r3, [r7, #7]
 801411c:	4613      	mov	r3, r2
 801411e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8014120:	79fb      	ldrb	r3, [r7, #7]
 8014122:	2b23      	cmp	r3, #35	@ 0x23
 8014124:	d84a      	bhi.n	80141bc <CDC_Control_FS+0xac>
 8014126:	a201      	add	r2, pc, #4	@ (adr r2, 801412c <CDC_Control_FS+0x1c>)
 8014128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801412c:	080141bd 	.word	0x080141bd
 8014130:	080141bd 	.word	0x080141bd
 8014134:	080141bd 	.word	0x080141bd
 8014138:	080141bd 	.word	0x080141bd
 801413c:	080141bd 	.word	0x080141bd
 8014140:	080141bd 	.word	0x080141bd
 8014144:	080141bd 	.word	0x080141bd
 8014148:	080141bd 	.word	0x080141bd
 801414c:	080141bd 	.word	0x080141bd
 8014150:	080141bd 	.word	0x080141bd
 8014154:	080141bd 	.word	0x080141bd
 8014158:	080141bd 	.word	0x080141bd
 801415c:	080141bd 	.word	0x080141bd
 8014160:	080141bd 	.word	0x080141bd
 8014164:	080141bd 	.word	0x080141bd
 8014168:	080141bd 	.word	0x080141bd
 801416c:	080141bd 	.word	0x080141bd
 8014170:	080141bd 	.word	0x080141bd
 8014174:	080141bd 	.word	0x080141bd
 8014178:	080141bd 	.word	0x080141bd
 801417c:	080141bd 	.word	0x080141bd
 8014180:	080141bd 	.word	0x080141bd
 8014184:	080141bd 	.word	0x080141bd
 8014188:	080141bd 	.word	0x080141bd
 801418c:	080141bd 	.word	0x080141bd
 8014190:	080141bd 	.word	0x080141bd
 8014194:	080141bd 	.word	0x080141bd
 8014198:	080141bd 	.word	0x080141bd
 801419c:	080141bd 	.word	0x080141bd
 80141a0:	080141bd 	.word	0x080141bd
 80141a4:	080141bd 	.word	0x080141bd
 80141a8:	080141bd 	.word	0x080141bd
 80141ac:	080141bd 	.word	0x080141bd
 80141b0:	080141bd 	.word	0x080141bd
 80141b4:	080141bd 	.word	0x080141bd
 80141b8:	080141bd 	.word	0x080141bd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80141bc:	bf00      	nop
  }

  return (USBD_OK);
 80141be:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80141c0:	4618      	mov	r0, r3
 80141c2:	370c      	adds	r7, #12
 80141c4:	46bd      	mov	sp, r7
 80141c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ca:	4770      	bx	lr

080141cc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80141cc:	b580      	push	{r7, lr}
 80141ce:	b082      	sub	sp, #8
 80141d0:	af00      	add	r7, sp, #0
 80141d2:	6078      	str	r0, [r7, #4]
 80141d4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  WriteUSBDataToRingBuffer(Buf, *Len);
 80141d6:	683b      	ldr	r3, [r7, #0]
 80141d8:	681b      	ldr	r3, [r3, #0]
 80141da:	4619      	mov	r1, r3
 80141dc:	6878      	ldr	r0, [r7, #4]
 80141de:	f000 f847 	bl	8014270 <WriteUSBDataToRingBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80141e2:	6879      	ldr	r1, [r7, #4]
 80141e4:	4805      	ldr	r0, [pc, #20]	@ (80141fc <CDC_Receive_FS+0x30>)
 80141e6:	f7fb fda1 	bl	800fd2c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80141ea:	4804      	ldr	r0, [pc, #16]	@ (80141fc <CDC_Receive_FS+0x30>)
 80141ec:	f7fb fdfc 	bl	800fde8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80141f0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80141f2:	4618      	mov	r0, r3
 80141f4:	3708      	adds	r7, #8
 80141f6:	46bd      	mov	sp, r7
 80141f8:	bd80      	pop	{r7, pc}
 80141fa:	bf00      	nop
 80141fc:	2000733c 	.word	0x2000733c

08014200 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8014200:	b580      	push	{r7, lr}
 8014202:	b084      	sub	sp, #16
 8014204:	af00      	add	r7, sp, #0
 8014206:	6078      	str	r0, [r7, #4]
 8014208:	460b      	mov	r3, r1
 801420a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801420c:	2300      	movs	r3, #0
 801420e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8014210:	4b0d      	ldr	r3, [pc, #52]	@ (8014248 <CDC_Transmit_FS+0x48>)
 8014212:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8014216:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8014218:	68bb      	ldr	r3, [r7, #8]
 801421a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801421e:	2b00      	cmp	r3, #0
 8014220:	d001      	beq.n	8014226 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8014222:	2301      	movs	r3, #1
 8014224:	e00b      	b.n	801423e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8014226:	887b      	ldrh	r3, [r7, #2]
 8014228:	461a      	mov	r2, r3
 801422a:	6879      	ldr	r1, [r7, #4]
 801422c:	4806      	ldr	r0, [pc, #24]	@ (8014248 <CDC_Transmit_FS+0x48>)
 801422e:	f7fb fd5b 	bl	800fce8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8014232:	4805      	ldr	r0, [pc, #20]	@ (8014248 <CDC_Transmit_FS+0x48>)
 8014234:	f7fb fd98 	bl	800fd68 <USBD_CDC_TransmitPacket>
 8014238:	4603      	mov	r3, r0
 801423a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 801423c:	7bfb      	ldrb	r3, [r7, #15]
}
 801423e:	4618      	mov	r0, r3
 8014240:	3710      	adds	r7, #16
 8014242:	46bd      	mov	sp, r7
 8014244:	bd80      	pop	{r7, pc}
 8014246:	bf00      	nop
 8014248:	2000733c 	.word	0x2000733c

0801424c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801424c:	b480      	push	{r7}
 801424e:	b087      	sub	sp, #28
 8014250:	af00      	add	r7, sp, #0
 8014252:	60f8      	str	r0, [r7, #12]
 8014254:	60b9      	str	r1, [r7, #8]
 8014256:	4613      	mov	r3, r2
 8014258:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801425a:	2300      	movs	r3, #0
 801425c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801425e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8014262:	4618      	mov	r0, r3
 8014264:	371c      	adds	r7, #28
 8014266:	46bd      	mov	sp, r7
 8014268:	f85d 7b04 	ldr.w	r7, [sp], #4
 801426c:	4770      	bx	lr
	...

08014270 <WriteUSBDataToRingBuffer>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
void WriteUSBDataToRingBuffer(uint8_t *Buf, uint32_t Len) {
 8014270:	b580      	push	{r7, lr}
 8014272:	b084      	sub	sp, #16
 8014274:	af00      	add	r7, sp, #0
 8014276:	6078      	str	r0, [r7, #4]
 8014278:	6039      	str	r1, [r7, #0]
    for(uint32_t i = 0; i < Len; i++) {
 801427a:	2300      	movs	r3, #0
 801427c:	60fb      	str	r3, [r7, #12]
 801427e:	e00a      	b.n	8014296 <WriteUSBDataToRingBuffer+0x26>
        RB_Write(&USB_Receive_Buffer, Buf[i]);
 8014280:	687a      	ldr	r2, [r7, #4]
 8014282:	68fb      	ldr	r3, [r7, #12]
 8014284:	4413      	add	r3, r2
 8014286:	781b      	ldrb	r3, [r3, #0]
 8014288:	4619      	mov	r1, r3
 801428a:	4807      	ldr	r0, [pc, #28]	@ (80142a8 <WriteUSBDataToRingBuffer+0x38>)
 801428c:	f7f0 fec6 	bl	800501c <RB_Write>
    for(uint32_t i = 0; i < Len; i++) {
 8014290:	68fb      	ldr	r3, [r7, #12]
 8014292:	3301      	adds	r3, #1
 8014294:	60fb      	str	r3, [r7, #12]
 8014296:	68fa      	ldr	r2, [r7, #12]
 8014298:	683b      	ldr	r3, [r7, #0]
 801429a:	429a      	cmp	r2, r3
 801429c:	d3f0      	bcc.n	8014280 <WriteUSBDataToRingBuffer+0x10>
    }
}
 801429e:	bf00      	nop
 80142a0:	bf00      	nop
 80142a2:	3710      	adds	r7, #16
 80142a4:	46bd      	mov	sp, r7
 80142a6:	bd80      	pop	{r7, pc}
 80142a8:	20000594 	.word	0x20000594

080142ac <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80142ac:	b480      	push	{r7}
 80142ae:	b083      	sub	sp, #12
 80142b0:	af00      	add	r7, sp, #0
 80142b2:	4603      	mov	r3, r0
 80142b4:	6039      	str	r1, [r7, #0]
 80142b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80142b8:	683b      	ldr	r3, [r7, #0]
 80142ba:	2212      	movs	r2, #18
 80142bc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80142be:	4b03      	ldr	r3, [pc, #12]	@ (80142cc <USBD_FS_DeviceDescriptor+0x20>)
}
 80142c0:	4618      	mov	r0, r3
 80142c2:	370c      	adds	r7, #12
 80142c4:	46bd      	mov	sp, r7
 80142c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ca:	4770      	bx	lr
 80142cc:	20000368 	.word	0x20000368

080142d0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80142d0:	b480      	push	{r7}
 80142d2:	b083      	sub	sp, #12
 80142d4:	af00      	add	r7, sp, #0
 80142d6:	4603      	mov	r3, r0
 80142d8:	6039      	str	r1, [r7, #0]
 80142da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80142dc:	683b      	ldr	r3, [r7, #0]
 80142de:	2204      	movs	r2, #4
 80142e0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80142e2:	4b03      	ldr	r3, [pc, #12]	@ (80142f0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80142e4:	4618      	mov	r0, r3
 80142e6:	370c      	adds	r7, #12
 80142e8:	46bd      	mov	sp, r7
 80142ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ee:	4770      	bx	lr
 80142f0:	20000388 	.word	0x20000388

080142f4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80142f4:	b580      	push	{r7, lr}
 80142f6:	b082      	sub	sp, #8
 80142f8:	af00      	add	r7, sp, #0
 80142fa:	4603      	mov	r3, r0
 80142fc:	6039      	str	r1, [r7, #0]
 80142fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014300:	79fb      	ldrb	r3, [r7, #7]
 8014302:	2b00      	cmp	r3, #0
 8014304:	d105      	bne.n	8014312 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014306:	683a      	ldr	r2, [r7, #0]
 8014308:	4907      	ldr	r1, [pc, #28]	@ (8014328 <USBD_FS_ProductStrDescriptor+0x34>)
 801430a:	4808      	ldr	r0, [pc, #32]	@ (801432c <USBD_FS_ProductStrDescriptor+0x38>)
 801430c:	f7fc ffe2 	bl	80112d4 <USBD_GetString>
 8014310:	e004      	b.n	801431c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014312:	683a      	ldr	r2, [r7, #0]
 8014314:	4904      	ldr	r1, [pc, #16]	@ (8014328 <USBD_FS_ProductStrDescriptor+0x34>)
 8014316:	4805      	ldr	r0, [pc, #20]	@ (801432c <USBD_FS_ProductStrDescriptor+0x38>)
 8014318:	f7fc ffdc 	bl	80112d4 <USBD_GetString>
  }
  return USBD_StrDesc;
 801431c:	4b02      	ldr	r3, [pc, #8]	@ (8014328 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801431e:	4618      	mov	r0, r3
 8014320:	3708      	adds	r7, #8
 8014322:	46bd      	mov	sp, r7
 8014324:	bd80      	pop	{r7, pc}
 8014326:	bf00      	nop
 8014328:	20008618 	.word	0x20008618
 801432c:	08018ccc 	.word	0x08018ccc

08014330 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014330:	b580      	push	{r7, lr}
 8014332:	b082      	sub	sp, #8
 8014334:	af00      	add	r7, sp, #0
 8014336:	4603      	mov	r3, r0
 8014338:	6039      	str	r1, [r7, #0]
 801433a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801433c:	683a      	ldr	r2, [r7, #0]
 801433e:	4904      	ldr	r1, [pc, #16]	@ (8014350 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8014340:	4804      	ldr	r0, [pc, #16]	@ (8014354 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8014342:	f7fc ffc7 	bl	80112d4 <USBD_GetString>
  return USBD_StrDesc;
 8014346:	4b02      	ldr	r3, [pc, #8]	@ (8014350 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8014348:	4618      	mov	r0, r3
 801434a:	3708      	adds	r7, #8
 801434c:	46bd      	mov	sp, r7
 801434e:	bd80      	pop	{r7, pc}
 8014350:	20008618 	.word	0x20008618
 8014354:	08018ce4 	.word	0x08018ce4

08014358 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014358:	b580      	push	{r7, lr}
 801435a:	b082      	sub	sp, #8
 801435c:	af00      	add	r7, sp, #0
 801435e:	4603      	mov	r3, r0
 8014360:	6039      	str	r1, [r7, #0]
 8014362:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8014364:	683b      	ldr	r3, [r7, #0]
 8014366:	221a      	movs	r2, #26
 8014368:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801436a:	f000 f855 	bl	8014418 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801436e:	4b02      	ldr	r3, [pc, #8]	@ (8014378 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8014370:	4618      	mov	r0, r3
 8014372:	3708      	adds	r7, #8
 8014374:	46bd      	mov	sp, r7
 8014376:	bd80      	pop	{r7, pc}
 8014378:	2000038c 	.word	0x2000038c

0801437c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801437c:	b580      	push	{r7, lr}
 801437e:	b082      	sub	sp, #8
 8014380:	af00      	add	r7, sp, #0
 8014382:	4603      	mov	r3, r0
 8014384:	6039      	str	r1, [r7, #0]
 8014386:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8014388:	79fb      	ldrb	r3, [r7, #7]
 801438a:	2b00      	cmp	r3, #0
 801438c:	d105      	bne.n	801439a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801438e:	683a      	ldr	r2, [r7, #0]
 8014390:	4907      	ldr	r1, [pc, #28]	@ (80143b0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8014392:	4808      	ldr	r0, [pc, #32]	@ (80143b4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014394:	f7fc ff9e 	bl	80112d4 <USBD_GetString>
 8014398:	e004      	b.n	80143a4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801439a:	683a      	ldr	r2, [r7, #0]
 801439c:	4904      	ldr	r1, [pc, #16]	@ (80143b0 <USBD_FS_ConfigStrDescriptor+0x34>)
 801439e:	4805      	ldr	r0, [pc, #20]	@ (80143b4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80143a0:	f7fc ff98 	bl	80112d4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80143a4:	4b02      	ldr	r3, [pc, #8]	@ (80143b0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80143a6:	4618      	mov	r0, r3
 80143a8:	3708      	adds	r7, #8
 80143aa:	46bd      	mov	sp, r7
 80143ac:	bd80      	pop	{r7, pc}
 80143ae:	bf00      	nop
 80143b0:	20008618 	.word	0x20008618
 80143b4:	08018cf8 	.word	0x08018cf8

080143b8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80143b8:	b580      	push	{r7, lr}
 80143ba:	b082      	sub	sp, #8
 80143bc:	af00      	add	r7, sp, #0
 80143be:	4603      	mov	r3, r0
 80143c0:	6039      	str	r1, [r7, #0]
 80143c2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80143c4:	79fb      	ldrb	r3, [r7, #7]
 80143c6:	2b00      	cmp	r3, #0
 80143c8:	d105      	bne.n	80143d6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80143ca:	683a      	ldr	r2, [r7, #0]
 80143cc:	4907      	ldr	r1, [pc, #28]	@ (80143ec <USBD_FS_InterfaceStrDescriptor+0x34>)
 80143ce:	4808      	ldr	r0, [pc, #32]	@ (80143f0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80143d0:	f7fc ff80 	bl	80112d4 <USBD_GetString>
 80143d4:	e004      	b.n	80143e0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80143d6:	683a      	ldr	r2, [r7, #0]
 80143d8:	4904      	ldr	r1, [pc, #16]	@ (80143ec <USBD_FS_InterfaceStrDescriptor+0x34>)
 80143da:	4805      	ldr	r0, [pc, #20]	@ (80143f0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80143dc:	f7fc ff7a 	bl	80112d4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80143e0:	4b02      	ldr	r3, [pc, #8]	@ (80143ec <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80143e2:	4618      	mov	r0, r3
 80143e4:	3708      	adds	r7, #8
 80143e6:	46bd      	mov	sp, r7
 80143e8:	bd80      	pop	{r7, pc}
 80143ea:	bf00      	nop
 80143ec:	20008618 	.word	0x20008618
 80143f0:	08018d04 	.word	0x08018d04

080143f4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80143f4:	b480      	push	{r7}
 80143f6:	b083      	sub	sp, #12
 80143f8:	af00      	add	r7, sp, #0
 80143fa:	4603      	mov	r3, r0
 80143fc:	6039      	str	r1, [r7, #0]
 80143fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8014400:	683b      	ldr	r3, [r7, #0]
 8014402:	220c      	movs	r2, #12
 8014404:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8014406:	4b03      	ldr	r3, [pc, #12]	@ (8014414 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8014408:	4618      	mov	r0, r3
 801440a:	370c      	adds	r7, #12
 801440c:	46bd      	mov	sp, r7
 801440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014412:	4770      	bx	lr
 8014414:	2000037c 	.word	0x2000037c

08014418 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8014418:	b580      	push	{r7, lr}
 801441a:	b084      	sub	sp, #16
 801441c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801441e:	4b0f      	ldr	r3, [pc, #60]	@ (801445c <Get_SerialNum+0x44>)
 8014420:	681b      	ldr	r3, [r3, #0]
 8014422:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8014424:	4b0e      	ldr	r3, [pc, #56]	@ (8014460 <Get_SerialNum+0x48>)
 8014426:	681b      	ldr	r3, [r3, #0]
 8014428:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801442a:	4b0e      	ldr	r3, [pc, #56]	@ (8014464 <Get_SerialNum+0x4c>)
 801442c:	681b      	ldr	r3, [r3, #0]
 801442e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8014430:	68fa      	ldr	r2, [r7, #12]
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	4413      	add	r3, r2
 8014436:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8014438:	68fb      	ldr	r3, [r7, #12]
 801443a:	2b00      	cmp	r3, #0
 801443c:	d009      	beq.n	8014452 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801443e:	2208      	movs	r2, #8
 8014440:	4909      	ldr	r1, [pc, #36]	@ (8014468 <Get_SerialNum+0x50>)
 8014442:	68f8      	ldr	r0, [r7, #12]
 8014444:	f000 f814 	bl	8014470 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8014448:	2204      	movs	r2, #4
 801444a:	4908      	ldr	r1, [pc, #32]	@ (801446c <Get_SerialNum+0x54>)
 801444c:	68b8      	ldr	r0, [r7, #8]
 801444e:	f000 f80f 	bl	8014470 <IntToUnicode>
  }
}
 8014452:	bf00      	nop
 8014454:	3710      	adds	r7, #16
 8014456:	46bd      	mov	sp, r7
 8014458:	bd80      	pop	{r7, pc}
 801445a:	bf00      	nop
 801445c:	1fff7590 	.word	0x1fff7590
 8014460:	1fff7594 	.word	0x1fff7594
 8014464:	1fff7598 	.word	0x1fff7598
 8014468:	2000038e 	.word	0x2000038e
 801446c:	2000039e 	.word	0x2000039e

08014470 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8014470:	b480      	push	{r7}
 8014472:	b087      	sub	sp, #28
 8014474:	af00      	add	r7, sp, #0
 8014476:	60f8      	str	r0, [r7, #12]
 8014478:	60b9      	str	r1, [r7, #8]
 801447a:	4613      	mov	r3, r2
 801447c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801447e:	2300      	movs	r3, #0
 8014480:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8014482:	2300      	movs	r3, #0
 8014484:	75fb      	strb	r3, [r7, #23]
 8014486:	e027      	b.n	80144d8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8014488:	68fb      	ldr	r3, [r7, #12]
 801448a:	0f1b      	lsrs	r3, r3, #28
 801448c:	2b09      	cmp	r3, #9
 801448e:	d80b      	bhi.n	80144a8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8014490:	68fb      	ldr	r3, [r7, #12]
 8014492:	0f1b      	lsrs	r3, r3, #28
 8014494:	b2da      	uxtb	r2, r3
 8014496:	7dfb      	ldrb	r3, [r7, #23]
 8014498:	005b      	lsls	r3, r3, #1
 801449a:	4619      	mov	r1, r3
 801449c:	68bb      	ldr	r3, [r7, #8]
 801449e:	440b      	add	r3, r1
 80144a0:	3230      	adds	r2, #48	@ 0x30
 80144a2:	b2d2      	uxtb	r2, r2
 80144a4:	701a      	strb	r2, [r3, #0]
 80144a6:	e00a      	b.n	80144be <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80144a8:	68fb      	ldr	r3, [r7, #12]
 80144aa:	0f1b      	lsrs	r3, r3, #28
 80144ac:	b2da      	uxtb	r2, r3
 80144ae:	7dfb      	ldrb	r3, [r7, #23]
 80144b0:	005b      	lsls	r3, r3, #1
 80144b2:	4619      	mov	r1, r3
 80144b4:	68bb      	ldr	r3, [r7, #8]
 80144b6:	440b      	add	r3, r1
 80144b8:	3237      	adds	r2, #55	@ 0x37
 80144ba:	b2d2      	uxtb	r2, r2
 80144bc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80144be:	68fb      	ldr	r3, [r7, #12]
 80144c0:	011b      	lsls	r3, r3, #4
 80144c2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80144c4:	7dfb      	ldrb	r3, [r7, #23]
 80144c6:	005b      	lsls	r3, r3, #1
 80144c8:	3301      	adds	r3, #1
 80144ca:	68ba      	ldr	r2, [r7, #8]
 80144cc:	4413      	add	r3, r2
 80144ce:	2200      	movs	r2, #0
 80144d0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80144d2:	7dfb      	ldrb	r3, [r7, #23]
 80144d4:	3301      	adds	r3, #1
 80144d6:	75fb      	strb	r3, [r7, #23]
 80144d8:	7dfa      	ldrb	r2, [r7, #23]
 80144da:	79fb      	ldrb	r3, [r7, #7]
 80144dc:	429a      	cmp	r2, r3
 80144de:	d3d3      	bcc.n	8014488 <IntToUnicode+0x18>
  }
}
 80144e0:	bf00      	nop
 80144e2:	bf00      	nop
 80144e4:	371c      	adds	r7, #28
 80144e6:	46bd      	mov	sp, r7
 80144e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144ec:	4770      	bx	lr
	...

080144f0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80144f0:	b580      	push	{r7, lr}
 80144f2:	b0b0      	sub	sp, #192	@ 0xc0
 80144f4:	af00      	add	r7, sp, #0
 80144f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80144f8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80144fc:	2200      	movs	r2, #0
 80144fe:	601a      	str	r2, [r3, #0]
 8014500:	605a      	str	r2, [r3, #4]
 8014502:	609a      	str	r2, [r3, #8]
 8014504:	60da      	str	r2, [r3, #12]
 8014506:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8014508:	f107 0314 	add.w	r3, r7, #20
 801450c:	2298      	movs	r2, #152	@ 0x98
 801450e:	2100      	movs	r1, #0
 8014510:	4618      	mov	r0, r3
 8014512:	f002 fbe6 	bl	8016ce2 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8014516:	687b      	ldr	r3, [r7, #4]
 8014518:	681b      	ldr	r3, [r3, #0]
 801451a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801451e:	d17a      	bne.n	8014616 <HAL_PCD_MspInit+0x126>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8014520:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8014524:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8014526:	2300      	movs	r3, #0
 8014528:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 801452c:	f107 0314 	add.w	r3, r7, #20
 8014530:	4618      	mov	r0, r3
 8014532:	f7f7 faed 	bl	800bb10 <HAL_RCCEx_PeriphCLKConfig>
 8014536:	4603      	mov	r3, r0
 8014538:	2b00      	cmp	r3, #0
 801453a:	d001      	beq.n	8014540 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 801453c:	f7f0 fcc4 	bl	8004ec8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014540:	4b37      	ldr	r3, [pc, #220]	@ (8014620 <HAL_PCD_MspInit+0x130>)
 8014542:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014544:	4a36      	ldr	r2, [pc, #216]	@ (8014620 <HAL_PCD_MspInit+0x130>)
 8014546:	f043 0301 	orr.w	r3, r3, #1
 801454a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801454c:	4b34      	ldr	r3, [pc, #208]	@ (8014620 <HAL_PCD_MspInit+0x130>)
 801454e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014550:	f003 0301 	and.w	r3, r3, #1
 8014554:	613b      	str	r3, [r7, #16]
 8014556:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8014558:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801455c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014560:	2302      	movs	r3, #2
 8014562:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014566:	2300      	movs	r3, #0
 8014568:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801456c:	2303      	movs	r3, #3
 801456e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8014572:	230a      	movs	r3, #10
 8014574:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014578:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 801457c:	4619      	mov	r1, r3
 801457e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8014582:	f7f4 ff35 	bl	80093f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8014586:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801458a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801458e:	2302      	movs	r3, #2
 8014590:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8014594:	2301      	movs	r3, #1
 8014596:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801459a:	2303      	movs	r3, #3
 801459c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80145a0:	230a      	movs	r3, #10
 80145a2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80145a6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80145aa:	4619      	mov	r1, r3
 80145ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80145b0:	f7f4 ff1e 	bl	80093f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80145b4:	4b1a      	ldr	r3, [pc, #104]	@ (8014620 <HAL_PCD_MspInit+0x130>)
 80145b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80145b8:	4a19      	ldr	r2, [pc, #100]	@ (8014620 <HAL_PCD_MspInit+0x130>)
 80145ba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80145be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80145c0:	4b17      	ldr	r3, [pc, #92]	@ (8014620 <HAL_PCD_MspInit+0x130>)
 80145c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80145c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80145c8:	60fb      	str	r3, [r7, #12]
 80145ca:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80145cc:	4b14      	ldr	r3, [pc, #80]	@ (8014620 <HAL_PCD_MspInit+0x130>)
 80145ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80145d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80145d4:	2b00      	cmp	r3, #0
 80145d6:	d114      	bne.n	8014602 <HAL_PCD_MspInit+0x112>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80145d8:	4b11      	ldr	r3, [pc, #68]	@ (8014620 <HAL_PCD_MspInit+0x130>)
 80145da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80145dc:	4a10      	ldr	r2, [pc, #64]	@ (8014620 <HAL_PCD_MspInit+0x130>)
 80145de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80145e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80145e4:	4b0e      	ldr	r3, [pc, #56]	@ (8014620 <HAL_PCD_MspInit+0x130>)
 80145e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80145e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80145ec:	60bb      	str	r3, [r7, #8]
 80145ee:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80145f0:	f7f6 fb2c 	bl	800ac4c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80145f4:	4b0a      	ldr	r3, [pc, #40]	@ (8014620 <HAL_PCD_MspInit+0x130>)
 80145f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80145f8:	4a09      	ldr	r2, [pc, #36]	@ (8014620 <HAL_PCD_MspInit+0x130>)
 80145fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80145fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8014600:	e001      	b.n	8014606 <HAL_PCD_MspInit+0x116>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8014602:	f7f6 fb23 	bl	800ac4c <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8014606:	2200      	movs	r2, #0
 8014608:	2105      	movs	r1, #5
 801460a:	2043      	movs	r0, #67	@ 0x43
 801460c:	f7f4 fc54 	bl	8008eb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8014610:	2043      	movs	r0, #67	@ 0x43
 8014612:	f7f4 fc6d 	bl	8008ef0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8014616:	bf00      	nop
 8014618:	37c0      	adds	r7, #192	@ 0xc0
 801461a:	46bd      	mov	sp, r7
 801461c:	bd80      	pop	{r7, pc}
 801461e:	bf00      	nop
 8014620:	40021000 	.word	0x40021000

08014624 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014624:	b580      	push	{r7, lr}
 8014626:	b082      	sub	sp, #8
 8014628:	af00      	add	r7, sp, #0
 801462a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801462c:	687b      	ldr	r3, [r7, #4]
 801462e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8014632:	687b      	ldr	r3, [r7, #4]
 8014634:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8014638:	4619      	mov	r1, r3
 801463a:	4610      	mov	r0, r2
 801463c:	f7fb fcbd 	bl	800ffba <USBD_LL_SetupStage>
}
 8014640:	bf00      	nop
 8014642:	3708      	adds	r7, #8
 8014644:	46bd      	mov	sp, r7
 8014646:	bd80      	pop	{r7, pc}

08014648 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014648:	b580      	push	{r7, lr}
 801464a:	b082      	sub	sp, #8
 801464c:	af00      	add	r7, sp, #0
 801464e:	6078      	str	r0, [r7, #4]
 8014650:	460b      	mov	r3, r1
 8014652:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 801465a:	78fa      	ldrb	r2, [r7, #3]
 801465c:	6879      	ldr	r1, [r7, #4]
 801465e:	4613      	mov	r3, r2
 8014660:	00db      	lsls	r3, r3, #3
 8014662:	4413      	add	r3, r2
 8014664:	009b      	lsls	r3, r3, #2
 8014666:	440b      	add	r3, r1
 8014668:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 801466c:	681a      	ldr	r2, [r3, #0]
 801466e:	78fb      	ldrb	r3, [r7, #3]
 8014670:	4619      	mov	r1, r3
 8014672:	f7fb fcf7 	bl	8010064 <USBD_LL_DataOutStage>
}
 8014676:	bf00      	nop
 8014678:	3708      	adds	r7, #8
 801467a:	46bd      	mov	sp, r7
 801467c:	bd80      	pop	{r7, pc}

0801467e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801467e:	b580      	push	{r7, lr}
 8014680:	b082      	sub	sp, #8
 8014682:	af00      	add	r7, sp, #0
 8014684:	6078      	str	r0, [r7, #4]
 8014686:	460b      	mov	r3, r1
 8014688:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801468a:	687b      	ldr	r3, [r7, #4]
 801468c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 8014690:	78fa      	ldrb	r2, [r7, #3]
 8014692:	6879      	ldr	r1, [r7, #4]
 8014694:	4613      	mov	r3, r2
 8014696:	00db      	lsls	r3, r3, #3
 8014698:	4413      	add	r3, r2
 801469a:	009b      	lsls	r3, r3, #2
 801469c:	440b      	add	r3, r1
 801469e:	3348      	adds	r3, #72	@ 0x48
 80146a0:	681a      	ldr	r2, [r3, #0]
 80146a2:	78fb      	ldrb	r3, [r7, #3]
 80146a4:	4619      	mov	r1, r3
 80146a6:	f7fb fd90 	bl	80101ca <USBD_LL_DataInStage>
}
 80146aa:	bf00      	nop
 80146ac:	3708      	adds	r7, #8
 80146ae:	46bd      	mov	sp, r7
 80146b0:	bd80      	pop	{r7, pc}

080146b2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80146b2:	b580      	push	{r7, lr}
 80146b4:	b082      	sub	sp, #8
 80146b6:	af00      	add	r7, sp, #0
 80146b8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80146ba:	687b      	ldr	r3, [r7, #4]
 80146bc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 80146c0:	4618      	mov	r0, r3
 80146c2:	f7fb feca 	bl	801045a <USBD_LL_SOF>
}
 80146c6:	bf00      	nop
 80146c8:	3708      	adds	r7, #8
 80146ca:	46bd      	mov	sp, r7
 80146cc:	bd80      	pop	{r7, pc}

080146ce <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80146ce:	b580      	push	{r7, lr}
 80146d0:	b084      	sub	sp, #16
 80146d2:	af00      	add	r7, sp, #0
 80146d4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80146d6:	2301      	movs	r3, #1
 80146d8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	691b      	ldr	r3, [r3, #16]
 80146de:	2b02      	cmp	r3, #2
 80146e0:	d001      	beq.n	80146e6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80146e2:	f7f0 fbf1 	bl	8004ec8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 80146ec:	7bfa      	ldrb	r2, [r7, #15]
 80146ee:	4611      	mov	r1, r2
 80146f0:	4618      	mov	r0, r3
 80146f2:	f7fb fe6e 	bl	80103d2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 80146fc:	4618      	mov	r0, r3
 80146fe:	f7fb fe16 	bl	801032e <USBD_LL_Reset>
}
 8014702:	bf00      	nop
 8014704:	3710      	adds	r7, #16
 8014706:	46bd      	mov	sp, r7
 8014708:	bd80      	pop	{r7, pc}
	...

0801470c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801470c:	b580      	push	{r7, lr}
 801470e:	b082      	sub	sp, #8
 8014710:	af00      	add	r7, sp, #0
 8014712:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	681b      	ldr	r3, [r3, #0]
 8014718:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801471c:	681b      	ldr	r3, [r3, #0]
 801471e:	687a      	ldr	r2, [r7, #4]
 8014720:	6812      	ldr	r2, [r2, #0]
 8014722:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014726:	f043 0301 	orr.w	r3, r3, #1
 801472a:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801472c:	687b      	ldr	r3, [r7, #4]
 801472e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 8014732:	4618      	mov	r0, r3
 8014734:	f7fb fe5d 	bl	80103f2 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	6a1b      	ldr	r3, [r3, #32]
 801473c:	2b00      	cmp	r3, #0
 801473e:	d005      	beq.n	801474c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014740:	4b04      	ldr	r3, [pc, #16]	@ (8014754 <HAL_PCD_SuspendCallback+0x48>)
 8014742:	691b      	ldr	r3, [r3, #16]
 8014744:	4a03      	ldr	r2, [pc, #12]	@ (8014754 <HAL_PCD_SuspendCallback+0x48>)
 8014746:	f043 0306 	orr.w	r3, r3, #6
 801474a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801474c:	bf00      	nop
 801474e:	3708      	adds	r7, #8
 8014750:	46bd      	mov	sp, r7
 8014752:	bd80      	pop	{r7, pc}
 8014754:	e000ed00 	.word	0xe000ed00

08014758 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014758:	b580      	push	{r7, lr}
 801475a:	b082      	sub	sp, #8
 801475c:	af00      	add	r7, sp, #0
 801475e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8014760:	687b      	ldr	r3, [r7, #4]
 8014762:	681b      	ldr	r3, [r3, #0]
 8014764:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014768:	681b      	ldr	r3, [r3, #0]
 801476a:	687a      	ldr	r2, [r7, #4]
 801476c:	6812      	ldr	r2, [r2, #0]
 801476e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014772:	f023 0301 	bic.w	r3, r3, #1
 8014776:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8014778:	687b      	ldr	r3, [r7, #4]
 801477a:	6a1b      	ldr	r3, [r3, #32]
 801477c:	2b00      	cmp	r3, #0
 801477e:	d007      	beq.n	8014790 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014780:	4b08      	ldr	r3, [pc, #32]	@ (80147a4 <HAL_PCD_ResumeCallback+0x4c>)
 8014782:	691b      	ldr	r3, [r3, #16]
 8014784:	4a07      	ldr	r2, [pc, #28]	@ (80147a4 <HAL_PCD_ResumeCallback+0x4c>)
 8014786:	f023 0306 	bic.w	r3, r3, #6
 801478a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 801478c:	f000 faf6 	bl	8014d7c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8014790:	687b      	ldr	r3, [r7, #4]
 8014792:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 8014796:	4618      	mov	r0, r3
 8014798:	f7fb fe47 	bl	801042a <USBD_LL_Resume>
}
 801479c:	bf00      	nop
 801479e:	3708      	adds	r7, #8
 80147a0:	46bd      	mov	sp, r7
 80147a2:	bd80      	pop	{r7, pc}
 80147a4:	e000ed00 	.word	0xe000ed00

080147a8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80147a8:	b580      	push	{r7, lr}
 80147aa:	b082      	sub	sp, #8
 80147ac:	af00      	add	r7, sp, #0
 80147ae:	6078      	str	r0, [r7, #4]
 80147b0:	460b      	mov	r3, r1
 80147b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80147b4:	687b      	ldr	r3, [r7, #4]
 80147b6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 80147ba:	78fa      	ldrb	r2, [r7, #3]
 80147bc:	4611      	mov	r1, r2
 80147be:	4618      	mov	r0, r3
 80147c0:	f7fb fe9d 	bl	80104fe <USBD_LL_IsoOUTIncomplete>
}
 80147c4:	bf00      	nop
 80147c6:	3708      	adds	r7, #8
 80147c8:	46bd      	mov	sp, r7
 80147ca:	bd80      	pop	{r7, pc}

080147cc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80147cc:	b580      	push	{r7, lr}
 80147ce:	b082      	sub	sp, #8
 80147d0:	af00      	add	r7, sp, #0
 80147d2:	6078      	str	r0, [r7, #4]
 80147d4:	460b      	mov	r3, r1
 80147d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80147d8:	687b      	ldr	r3, [r7, #4]
 80147da:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 80147de:	78fa      	ldrb	r2, [r7, #3]
 80147e0:	4611      	mov	r1, r2
 80147e2:	4618      	mov	r0, r3
 80147e4:	f7fb fe59 	bl	801049a <USBD_LL_IsoINIncomplete>
}
 80147e8:	bf00      	nop
 80147ea:	3708      	adds	r7, #8
 80147ec:	46bd      	mov	sp, r7
 80147ee:	bd80      	pop	{r7, pc}

080147f0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80147f0:	b580      	push	{r7, lr}
 80147f2:	b082      	sub	sp, #8
 80147f4:	af00      	add	r7, sp, #0
 80147f6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80147f8:	687b      	ldr	r3, [r7, #4]
 80147fa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 80147fe:	4618      	mov	r0, r3
 8014800:	f7fb feaf 	bl	8010562 <USBD_LL_DevConnected>
}
 8014804:	bf00      	nop
 8014806:	3708      	adds	r7, #8
 8014808:	46bd      	mov	sp, r7
 801480a:	bd80      	pop	{r7, pc}

0801480c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801480c:	b580      	push	{r7, lr}
 801480e:	b082      	sub	sp, #8
 8014810:	af00      	add	r7, sp, #0
 8014812:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 801481a:	4618      	mov	r0, r3
 801481c:	f7fb feac 	bl	8010578 <USBD_LL_DevDisconnected>
}
 8014820:	bf00      	nop
 8014822:	3708      	adds	r7, #8
 8014824:	46bd      	mov	sp, r7
 8014826:	bd80      	pop	{r7, pc}

08014828 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8014828:	b580      	push	{r7, lr}
 801482a:	b082      	sub	sp, #8
 801482c:	af00      	add	r7, sp, #0
 801482e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	781b      	ldrb	r3, [r3, #0]
 8014834:	2b00      	cmp	r3, #0
 8014836:	d13c      	bne.n	80148b2 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8014838:	4a20      	ldr	r2, [pc, #128]	@ (80148bc <USBD_LL_Init+0x94>)
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	f8c2 3508 	str.w	r3, [r2, #1288]	@ 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	4a1e      	ldr	r2, [pc, #120]	@ (80148bc <USBD_LL_Init+0x94>)
 8014844:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8014848:	4b1c      	ldr	r3, [pc, #112]	@ (80148bc <USBD_LL_Init+0x94>)
 801484a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 801484e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8014850:	4b1a      	ldr	r3, [pc, #104]	@ (80148bc <USBD_LL_Init+0x94>)
 8014852:	2206      	movs	r2, #6
 8014854:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8014856:	4b19      	ldr	r3, [pc, #100]	@ (80148bc <USBD_LL_Init+0x94>)
 8014858:	2202      	movs	r2, #2
 801485a:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801485c:	4b17      	ldr	r3, [pc, #92]	@ (80148bc <USBD_LL_Init+0x94>)
 801485e:	2202      	movs	r2, #2
 8014860:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8014862:	4b16      	ldr	r3, [pc, #88]	@ (80148bc <USBD_LL_Init+0x94>)
 8014864:	2200      	movs	r2, #0
 8014866:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8014868:	4b14      	ldr	r3, [pc, #80]	@ (80148bc <USBD_LL_Init+0x94>)
 801486a:	2200      	movs	r2, #0
 801486c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801486e:	4b13      	ldr	r3, [pc, #76]	@ (80148bc <USBD_LL_Init+0x94>)
 8014870:	2200      	movs	r2, #0
 8014872:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8014874:	4b11      	ldr	r3, [pc, #68]	@ (80148bc <USBD_LL_Init+0x94>)
 8014876:	2200      	movs	r2, #0
 8014878:	629a      	str	r2, [r3, #40]	@ 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801487a:	4b10      	ldr	r3, [pc, #64]	@ (80148bc <USBD_LL_Init+0x94>)
 801487c:	2200      	movs	r2, #0
 801487e:	631a      	str	r2, [r3, #48]	@ 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8014880:	4b0e      	ldr	r3, [pc, #56]	@ (80148bc <USBD_LL_Init+0x94>)
 8014882:	2200      	movs	r2, #0
 8014884:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8014886:	480d      	ldr	r0, [pc, #52]	@ (80148bc <USBD_LL_Init+0x94>)
 8014888:	f7f4 ff74 	bl	8009774 <HAL_PCD_Init>
 801488c:	4603      	mov	r3, r0
 801488e:	2b00      	cmp	r3, #0
 8014890:	d001      	beq.n	8014896 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8014892:	f7f0 fb19 	bl	8004ec8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8014896:	2180      	movs	r1, #128	@ 0x80
 8014898:	4808      	ldr	r0, [pc, #32]	@ (80148bc <USBD_LL_Init+0x94>)
 801489a:	f7f6 f8de 	bl	800aa5a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801489e:	2240      	movs	r2, #64	@ 0x40
 80148a0:	2100      	movs	r1, #0
 80148a2:	4806      	ldr	r0, [pc, #24]	@ (80148bc <USBD_LL_Init+0x94>)
 80148a4:	f7f6 f892 	bl	800a9cc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80148a8:	2280      	movs	r2, #128	@ 0x80
 80148aa:	2101      	movs	r1, #1
 80148ac:	4803      	ldr	r0, [pc, #12]	@ (80148bc <USBD_LL_Init+0x94>)
 80148ae:	f7f6 f88d 	bl	800a9cc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80148b2:	2300      	movs	r3, #0
}
 80148b4:	4618      	mov	r0, r3
 80148b6:	3708      	adds	r7, #8
 80148b8:	46bd      	mov	sp, r7
 80148ba:	bd80      	pop	{r7, pc}
 80148bc:	20008818 	.word	0x20008818

080148c0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80148c0:	b580      	push	{r7, lr}
 80148c2:	b084      	sub	sp, #16
 80148c4:	af00      	add	r7, sp, #0
 80148c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80148c8:	2300      	movs	r3, #0
 80148ca:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80148cc:	2300      	movs	r3, #0
 80148ce:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 80148d0:	687b      	ldr	r3, [r7, #4]
 80148d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80148d6:	4618      	mov	r0, r3
 80148d8:	f7f5 f870 	bl	80099bc <HAL_PCD_Start>
 80148dc:	4603      	mov	r3, r0
 80148de:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80148e0:	7bbb      	ldrb	r3, [r7, #14]
 80148e2:	2b03      	cmp	r3, #3
 80148e4:	d816      	bhi.n	8014914 <USBD_LL_Start+0x54>
 80148e6:	a201      	add	r2, pc, #4	@ (adr r2, 80148ec <USBD_LL_Start+0x2c>)
 80148e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80148ec:	080148fd 	.word	0x080148fd
 80148f0:	08014903 	.word	0x08014903
 80148f4:	08014909 	.word	0x08014909
 80148f8:	0801490f 	.word	0x0801490f
    case HAL_OK :
      usb_status = USBD_OK;
 80148fc:	2300      	movs	r3, #0
 80148fe:	73fb      	strb	r3, [r7, #15]
    break;
 8014900:	e00b      	b.n	801491a <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014902:	2303      	movs	r3, #3
 8014904:	73fb      	strb	r3, [r7, #15]
    break;
 8014906:	e008      	b.n	801491a <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014908:	2301      	movs	r3, #1
 801490a:	73fb      	strb	r3, [r7, #15]
    break;
 801490c:	e005      	b.n	801491a <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801490e:	2303      	movs	r3, #3
 8014910:	73fb      	strb	r3, [r7, #15]
    break;
 8014912:	e002      	b.n	801491a <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8014914:	2303      	movs	r3, #3
 8014916:	73fb      	strb	r3, [r7, #15]
    break;
 8014918:	bf00      	nop
  }
  return usb_status;
 801491a:	7bfb      	ldrb	r3, [r7, #15]
}
 801491c:	4618      	mov	r0, r3
 801491e:	3710      	adds	r7, #16
 8014920:	46bd      	mov	sp, r7
 8014922:	bd80      	pop	{r7, pc}

08014924 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8014924:	b580      	push	{r7, lr}
 8014926:	b084      	sub	sp, #16
 8014928:	af00      	add	r7, sp, #0
 801492a:	6078      	str	r0, [r7, #4]
 801492c:	4608      	mov	r0, r1
 801492e:	4611      	mov	r1, r2
 8014930:	461a      	mov	r2, r3
 8014932:	4603      	mov	r3, r0
 8014934:	70fb      	strb	r3, [r7, #3]
 8014936:	460b      	mov	r3, r1
 8014938:	70bb      	strb	r3, [r7, #2]
 801493a:	4613      	mov	r3, r2
 801493c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801493e:	2300      	movs	r3, #0
 8014940:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014942:	2300      	movs	r3, #0
 8014944:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8014946:	687b      	ldr	r3, [r7, #4]
 8014948:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801494c:	78bb      	ldrb	r3, [r7, #2]
 801494e:	883a      	ldrh	r2, [r7, #0]
 8014950:	78f9      	ldrb	r1, [r7, #3]
 8014952:	f7f5 fd1a 	bl	800a38a <HAL_PCD_EP_Open>
 8014956:	4603      	mov	r3, r0
 8014958:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801495a:	7bbb      	ldrb	r3, [r7, #14]
 801495c:	2b03      	cmp	r3, #3
 801495e:	d817      	bhi.n	8014990 <USBD_LL_OpenEP+0x6c>
 8014960:	a201      	add	r2, pc, #4	@ (adr r2, 8014968 <USBD_LL_OpenEP+0x44>)
 8014962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014966:	bf00      	nop
 8014968:	08014979 	.word	0x08014979
 801496c:	0801497f 	.word	0x0801497f
 8014970:	08014985 	.word	0x08014985
 8014974:	0801498b 	.word	0x0801498b
    case HAL_OK :
      usb_status = USBD_OK;
 8014978:	2300      	movs	r3, #0
 801497a:	73fb      	strb	r3, [r7, #15]
    break;
 801497c:	e00b      	b.n	8014996 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801497e:	2303      	movs	r3, #3
 8014980:	73fb      	strb	r3, [r7, #15]
    break;
 8014982:	e008      	b.n	8014996 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014984:	2301      	movs	r3, #1
 8014986:	73fb      	strb	r3, [r7, #15]
    break;
 8014988:	e005      	b.n	8014996 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801498a:	2303      	movs	r3, #3
 801498c:	73fb      	strb	r3, [r7, #15]
    break;
 801498e:	e002      	b.n	8014996 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8014990:	2303      	movs	r3, #3
 8014992:	73fb      	strb	r3, [r7, #15]
    break;
 8014994:	bf00      	nop
  }
  return usb_status;
 8014996:	7bfb      	ldrb	r3, [r7, #15]
}
 8014998:	4618      	mov	r0, r3
 801499a:	3710      	adds	r7, #16
 801499c:	46bd      	mov	sp, r7
 801499e:	bd80      	pop	{r7, pc}

080149a0 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80149a0:	b580      	push	{r7, lr}
 80149a2:	b084      	sub	sp, #16
 80149a4:	af00      	add	r7, sp, #0
 80149a6:	6078      	str	r0, [r7, #4]
 80149a8:	460b      	mov	r3, r1
 80149aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80149ac:	2300      	movs	r3, #0
 80149ae:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80149b0:	2300      	movs	r3, #0
 80149b2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80149b4:	687b      	ldr	r3, [r7, #4]
 80149b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80149ba:	78fa      	ldrb	r2, [r7, #3]
 80149bc:	4611      	mov	r1, r2
 80149be:	4618      	mov	r0, r3
 80149c0:	f7f5 fd4b 	bl	800a45a <HAL_PCD_EP_Close>
 80149c4:	4603      	mov	r3, r0
 80149c6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80149c8:	7bbb      	ldrb	r3, [r7, #14]
 80149ca:	2b03      	cmp	r3, #3
 80149cc:	d816      	bhi.n	80149fc <USBD_LL_CloseEP+0x5c>
 80149ce:	a201      	add	r2, pc, #4	@ (adr r2, 80149d4 <USBD_LL_CloseEP+0x34>)
 80149d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80149d4:	080149e5 	.word	0x080149e5
 80149d8:	080149eb 	.word	0x080149eb
 80149dc:	080149f1 	.word	0x080149f1
 80149e0:	080149f7 	.word	0x080149f7
    case HAL_OK :
      usb_status = USBD_OK;
 80149e4:	2300      	movs	r3, #0
 80149e6:	73fb      	strb	r3, [r7, #15]
    break;
 80149e8:	e00b      	b.n	8014a02 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80149ea:	2303      	movs	r3, #3
 80149ec:	73fb      	strb	r3, [r7, #15]
    break;
 80149ee:	e008      	b.n	8014a02 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80149f0:	2301      	movs	r3, #1
 80149f2:	73fb      	strb	r3, [r7, #15]
    break;
 80149f4:	e005      	b.n	8014a02 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80149f6:	2303      	movs	r3, #3
 80149f8:	73fb      	strb	r3, [r7, #15]
    break;
 80149fa:	e002      	b.n	8014a02 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80149fc:	2303      	movs	r3, #3
 80149fe:	73fb      	strb	r3, [r7, #15]
    break;
 8014a00:	bf00      	nop
  }
  return usb_status;
 8014a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8014a04:	4618      	mov	r0, r3
 8014a06:	3710      	adds	r7, #16
 8014a08:	46bd      	mov	sp, r7
 8014a0a:	bd80      	pop	{r7, pc}

08014a0c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014a0c:	b580      	push	{r7, lr}
 8014a0e:	b084      	sub	sp, #16
 8014a10:	af00      	add	r7, sp, #0
 8014a12:	6078      	str	r0, [r7, #4]
 8014a14:	460b      	mov	r3, r1
 8014a16:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014a18:	2300      	movs	r3, #0
 8014a1a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014a1c:	2300      	movs	r3, #0
 8014a1e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014a26:	78fa      	ldrb	r2, [r7, #3]
 8014a28:	4611      	mov	r1, r2
 8014a2a:	4618      	mov	r0, r3
 8014a2c:	f7f5 fdda 	bl	800a5e4 <HAL_PCD_EP_SetStall>
 8014a30:	4603      	mov	r3, r0
 8014a32:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8014a34:	7bbb      	ldrb	r3, [r7, #14]
 8014a36:	2b03      	cmp	r3, #3
 8014a38:	d816      	bhi.n	8014a68 <USBD_LL_StallEP+0x5c>
 8014a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8014a40 <USBD_LL_StallEP+0x34>)
 8014a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014a40:	08014a51 	.word	0x08014a51
 8014a44:	08014a57 	.word	0x08014a57
 8014a48:	08014a5d 	.word	0x08014a5d
 8014a4c:	08014a63 	.word	0x08014a63
    case HAL_OK :
      usb_status = USBD_OK;
 8014a50:	2300      	movs	r3, #0
 8014a52:	73fb      	strb	r3, [r7, #15]
    break;
 8014a54:	e00b      	b.n	8014a6e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014a56:	2303      	movs	r3, #3
 8014a58:	73fb      	strb	r3, [r7, #15]
    break;
 8014a5a:	e008      	b.n	8014a6e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014a5c:	2301      	movs	r3, #1
 8014a5e:	73fb      	strb	r3, [r7, #15]
    break;
 8014a60:	e005      	b.n	8014a6e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014a62:	2303      	movs	r3, #3
 8014a64:	73fb      	strb	r3, [r7, #15]
    break;
 8014a66:	e002      	b.n	8014a6e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8014a68:	2303      	movs	r3, #3
 8014a6a:	73fb      	strb	r3, [r7, #15]
    break;
 8014a6c:	bf00      	nop
  }
  return usb_status;
 8014a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014a70:	4618      	mov	r0, r3
 8014a72:	3710      	adds	r7, #16
 8014a74:	46bd      	mov	sp, r7
 8014a76:	bd80      	pop	{r7, pc}

08014a78 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014a78:	b580      	push	{r7, lr}
 8014a7a:	b084      	sub	sp, #16
 8014a7c:	af00      	add	r7, sp, #0
 8014a7e:	6078      	str	r0, [r7, #4]
 8014a80:	460b      	mov	r3, r1
 8014a82:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014a84:	2300      	movs	r3, #0
 8014a86:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014a88:	2300      	movs	r3, #0
 8014a8a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014a92:	78fa      	ldrb	r2, [r7, #3]
 8014a94:	4611      	mov	r1, r2
 8014a96:	4618      	mov	r0, r3
 8014a98:	f7f5 fe06 	bl	800a6a8 <HAL_PCD_EP_ClrStall>
 8014a9c:	4603      	mov	r3, r0
 8014a9e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8014aa0:	7bbb      	ldrb	r3, [r7, #14]
 8014aa2:	2b03      	cmp	r3, #3
 8014aa4:	d816      	bhi.n	8014ad4 <USBD_LL_ClearStallEP+0x5c>
 8014aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8014aac <USBD_LL_ClearStallEP+0x34>)
 8014aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014aac:	08014abd 	.word	0x08014abd
 8014ab0:	08014ac3 	.word	0x08014ac3
 8014ab4:	08014ac9 	.word	0x08014ac9
 8014ab8:	08014acf 	.word	0x08014acf
    case HAL_OK :
      usb_status = USBD_OK;
 8014abc:	2300      	movs	r3, #0
 8014abe:	73fb      	strb	r3, [r7, #15]
    break;
 8014ac0:	e00b      	b.n	8014ada <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014ac2:	2303      	movs	r3, #3
 8014ac4:	73fb      	strb	r3, [r7, #15]
    break;
 8014ac6:	e008      	b.n	8014ada <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014ac8:	2301      	movs	r3, #1
 8014aca:	73fb      	strb	r3, [r7, #15]
    break;
 8014acc:	e005      	b.n	8014ada <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014ace:	2303      	movs	r3, #3
 8014ad0:	73fb      	strb	r3, [r7, #15]
    break;
 8014ad2:	e002      	b.n	8014ada <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8014ad4:	2303      	movs	r3, #3
 8014ad6:	73fb      	strb	r3, [r7, #15]
    break;
 8014ad8:	bf00      	nop
  }
  return usb_status;
 8014ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8014adc:	4618      	mov	r0, r3
 8014ade:	3710      	adds	r7, #16
 8014ae0:	46bd      	mov	sp, r7
 8014ae2:	bd80      	pop	{r7, pc}

08014ae4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014ae4:	b480      	push	{r7}
 8014ae6:	b085      	sub	sp, #20
 8014ae8:	af00      	add	r7, sp, #0
 8014aea:	6078      	str	r0, [r7, #4]
 8014aec:	460b      	mov	r3, r1
 8014aee:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014af6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8014af8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014afc:	2b00      	cmp	r3, #0
 8014afe:	da0b      	bge.n	8014b18 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8014b00:	78fb      	ldrb	r3, [r7, #3]
 8014b02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014b06:	68f9      	ldr	r1, [r7, #12]
 8014b08:	4613      	mov	r3, r2
 8014b0a:	00db      	lsls	r3, r3, #3
 8014b0c:	4413      	add	r3, r2
 8014b0e:	009b      	lsls	r3, r3, #2
 8014b10:	440b      	add	r3, r1
 8014b12:	333e      	adds	r3, #62	@ 0x3e
 8014b14:	781b      	ldrb	r3, [r3, #0]
 8014b16:	e00b      	b.n	8014b30 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8014b18:	78fb      	ldrb	r3, [r7, #3]
 8014b1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014b1e:	68f9      	ldr	r1, [r7, #12]
 8014b20:	4613      	mov	r3, r2
 8014b22:	00db      	lsls	r3, r3, #3
 8014b24:	4413      	add	r3, r2
 8014b26:	009b      	lsls	r3, r3, #2
 8014b28:	440b      	add	r3, r1
 8014b2a:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 8014b2e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014b30:	4618      	mov	r0, r3
 8014b32:	3714      	adds	r7, #20
 8014b34:	46bd      	mov	sp, r7
 8014b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b3a:	4770      	bx	lr

08014b3c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8014b3c:	b580      	push	{r7, lr}
 8014b3e:	b084      	sub	sp, #16
 8014b40:	af00      	add	r7, sp, #0
 8014b42:	6078      	str	r0, [r7, #4]
 8014b44:	460b      	mov	r3, r1
 8014b46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014b48:	2300      	movs	r3, #0
 8014b4a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014b4c:	2300      	movs	r3, #0
 8014b4e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014b56:	78fa      	ldrb	r2, [r7, #3]
 8014b58:	4611      	mov	r1, r2
 8014b5a:	4618      	mov	r0, r3
 8014b5c:	f7f5 fbf0 	bl	800a340 <HAL_PCD_SetAddress>
 8014b60:	4603      	mov	r3, r0
 8014b62:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8014b64:	7bbb      	ldrb	r3, [r7, #14]
 8014b66:	2b03      	cmp	r3, #3
 8014b68:	d816      	bhi.n	8014b98 <USBD_LL_SetUSBAddress+0x5c>
 8014b6a:	a201      	add	r2, pc, #4	@ (adr r2, 8014b70 <USBD_LL_SetUSBAddress+0x34>)
 8014b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014b70:	08014b81 	.word	0x08014b81
 8014b74:	08014b87 	.word	0x08014b87
 8014b78:	08014b8d 	.word	0x08014b8d
 8014b7c:	08014b93 	.word	0x08014b93
    case HAL_OK :
      usb_status = USBD_OK;
 8014b80:	2300      	movs	r3, #0
 8014b82:	73fb      	strb	r3, [r7, #15]
    break;
 8014b84:	e00b      	b.n	8014b9e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014b86:	2303      	movs	r3, #3
 8014b88:	73fb      	strb	r3, [r7, #15]
    break;
 8014b8a:	e008      	b.n	8014b9e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014b8c:	2301      	movs	r3, #1
 8014b8e:	73fb      	strb	r3, [r7, #15]
    break;
 8014b90:	e005      	b.n	8014b9e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014b92:	2303      	movs	r3, #3
 8014b94:	73fb      	strb	r3, [r7, #15]
    break;
 8014b96:	e002      	b.n	8014b9e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8014b98:	2303      	movs	r3, #3
 8014b9a:	73fb      	strb	r3, [r7, #15]
    break;
 8014b9c:	bf00      	nop
  }
  return usb_status;
 8014b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014ba0:	4618      	mov	r0, r3
 8014ba2:	3710      	adds	r7, #16
 8014ba4:	46bd      	mov	sp, r7
 8014ba6:	bd80      	pop	{r7, pc}

08014ba8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8014ba8:	b580      	push	{r7, lr}
 8014baa:	b086      	sub	sp, #24
 8014bac:	af00      	add	r7, sp, #0
 8014bae:	60f8      	str	r0, [r7, #12]
 8014bb0:	607a      	str	r2, [r7, #4]
 8014bb2:	603b      	str	r3, [r7, #0]
 8014bb4:	460b      	mov	r3, r1
 8014bb6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014bb8:	2300      	movs	r3, #0
 8014bba:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014bbc:	2300      	movs	r3, #0
 8014bbe:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8014bc0:	68fb      	ldr	r3, [r7, #12]
 8014bc2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014bc6:	7af9      	ldrb	r1, [r7, #11]
 8014bc8:	683b      	ldr	r3, [r7, #0]
 8014bca:	687a      	ldr	r2, [r7, #4]
 8014bcc:	f7f5 fcd9 	bl	800a582 <HAL_PCD_EP_Transmit>
 8014bd0:	4603      	mov	r3, r0
 8014bd2:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8014bd4:	7dbb      	ldrb	r3, [r7, #22]
 8014bd6:	2b03      	cmp	r3, #3
 8014bd8:	d816      	bhi.n	8014c08 <USBD_LL_Transmit+0x60>
 8014bda:	a201      	add	r2, pc, #4	@ (adr r2, 8014be0 <USBD_LL_Transmit+0x38>)
 8014bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014be0:	08014bf1 	.word	0x08014bf1
 8014be4:	08014bf7 	.word	0x08014bf7
 8014be8:	08014bfd 	.word	0x08014bfd
 8014bec:	08014c03 	.word	0x08014c03
    case HAL_OK :
      usb_status = USBD_OK;
 8014bf0:	2300      	movs	r3, #0
 8014bf2:	75fb      	strb	r3, [r7, #23]
    break;
 8014bf4:	e00b      	b.n	8014c0e <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014bf6:	2303      	movs	r3, #3
 8014bf8:	75fb      	strb	r3, [r7, #23]
    break;
 8014bfa:	e008      	b.n	8014c0e <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014bfc:	2301      	movs	r3, #1
 8014bfe:	75fb      	strb	r3, [r7, #23]
    break;
 8014c00:	e005      	b.n	8014c0e <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014c02:	2303      	movs	r3, #3
 8014c04:	75fb      	strb	r3, [r7, #23]
    break;
 8014c06:	e002      	b.n	8014c0e <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8014c08:	2303      	movs	r3, #3
 8014c0a:	75fb      	strb	r3, [r7, #23]
    break;
 8014c0c:	bf00      	nop
  }
  return usb_status;
 8014c0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014c10:	4618      	mov	r0, r3
 8014c12:	3718      	adds	r7, #24
 8014c14:	46bd      	mov	sp, r7
 8014c16:	bd80      	pop	{r7, pc}

08014c18 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8014c18:	b580      	push	{r7, lr}
 8014c1a:	b086      	sub	sp, #24
 8014c1c:	af00      	add	r7, sp, #0
 8014c1e:	60f8      	str	r0, [r7, #12]
 8014c20:	607a      	str	r2, [r7, #4]
 8014c22:	603b      	str	r3, [r7, #0]
 8014c24:	460b      	mov	r3, r1
 8014c26:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014c28:	2300      	movs	r3, #0
 8014c2a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014c2c:	2300      	movs	r3, #0
 8014c2e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8014c30:	68fb      	ldr	r3, [r7, #12]
 8014c32:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014c36:	7af9      	ldrb	r1, [r7, #11]
 8014c38:	683b      	ldr	r3, [r7, #0]
 8014c3a:	687a      	ldr	r2, [r7, #4]
 8014c3c:	f7f5 fc57 	bl	800a4ee <HAL_PCD_EP_Receive>
 8014c40:	4603      	mov	r3, r0
 8014c42:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8014c44:	7dbb      	ldrb	r3, [r7, #22]
 8014c46:	2b03      	cmp	r3, #3
 8014c48:	d816      	bhi.n	8014c78 <USBD_LL_PrepareReceive+0x60>
 8014c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8014c50 <USBD_LL_PrepareReceive+0x38>)
 8014c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014c50:	08014c61 	.word	0x08014c61
 8014c54:	08014c67 	.word	0x08014c67
 8014c58:	08014c6d 	.word	0x08014c6d
 8014c5c:	08014c73 	.word	0x08014c73
    case HAL_OK :
      usb_status = USBD_OK;
 8014c60:	2300      	movs	r3, #0
 8014c62:	75fb      	strb	r3, [r7, #23]
    break;
 8014c64:	e00b      	b.n	8014c7e <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014c66:	2303      	movs	r3, #3
 8014c68:	75fb      	strb	r3, [r7, #23]
    break;
 8014c6a:	e008      	b.n	8014c7e <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014c6c:	2301      	movs	r3, #1
 8014c6e:	75fb      	strb	r3, [r7, #23]
    break;
 8014c70:	e005      	b.n	8014c7e <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014c72:	2303      	movs	r3, #3
 8014c74:	75fb      	strb	r3, [r7, #23]
    break;
 8014c76:	e002      	b.n	8014c7e <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8014c78:	2303      	movs	r3, #3
 8014c7a:	75fb      	strb	r3, [r7, #23]
    break;
 8014c7c:	bf00      	nop
  }
  return usb_status;
 8014c7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014c80:	4618      	mov	r0, r3
 8014c82:	3718      	adds	r7, #24
 8014c84:	46bd      	mov	sp, r7
 8014c86:	bd80      	pop	{r7, pc}

08014c88 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014c88:	b580      	push	{r7, lr}
 8014c8a:	b082      	sub	sp, #8
 8014c8c:	af00      	add	r7, sp, #0
 8014c8e:	6078      	str	r0, [r7, #4]
 8014c90:	460b      	mov	r3, r1
 8014c92:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014c9a:	78fa      	ldrb	r2, [r7, #3]
 8014c9c:	4611      	mov	r1, r2
 8014c9e:	4618      	mov	r0, r3
 8014ca0:	f7f5 fc57 	bl	800a552 <HAL_PCD_EP_GetRxCount>
 8014ca4:	4603      	mov	r3, r0
}
 8014ca6:	4618      	mov	r0, r3
 8014ca8:	3708      	adds	r7, #8
 8014caa:	46bd      	mov	sp, r7
 8014cac:	bd80      	pop	{r7, pc}
	...

08014cb0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8014cb0:	b580      	push	{r7, lr}
 8014cb2:	b082      	sub	sp, #8
 8014cb4:	af00      	add	r7, sp, #0
 8014cb6:	6078      	str	r0, [r7, #4]
 8014cb8:	460b      	mov	r3, r1
 8014cba:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8014cbc:	78fb      	ldrb	r3, [r7, #3]
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	d002      	beq.n	8014cc8 <HAL_PCDEx_LPM_Callback+0x18>
 8014cc2:	2b01      	cmp	r3, #1
 8014cc4:	d01f      	beq.n	8014d06 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8014cc6:	e03b      	b.n	8014d40 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	6a1b      	ldr	r3, [r3, #32]
 8014ccc:	2b00      	cmp	r3, #0
 8014cce:	d007      	beq.n	8014ce0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8014cd0:	f000 f854 	bl	8014d7c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014cd4:	4b1c      	ldr	r3, [pc, #112]	@ (8014d48 <HAL_PCDEx_LPM_Callback+0x98>)
 8014cd6:	691b      	ldr	r3, [r3, #16]
 8014cd8:	4a1b      	ldr	r2, [pc, #108]	@ (8014d48 <HAL_PCDEx_LPM_Callback+0x98>)
 8014cda:	f023 0306 	bic.w	r3, r3, #6
 8014cde:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	681b      	ldr	r3, [r3, #0]
 8014ce4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014ce8:	681b      	ldr	r3, [r3, #0]
 8014cea:	687a      	ldr	r2, [r7, #4]
 8014cec:	6812      	ldr	r2, [r2, #0]
 8014cee:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014cf2:	f023 0301 	bic.w	r3, r3, #1
 8014cf6:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 8014cfe:	4618      	mov	r0, r3
 8014d00:	f7fb fb93 	bl	801042a <USBD_LL_Resume>
    break;
 8014d04:	e01c      	b.n	8014d40 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	681b      	ldr	r3, [r3, #0]
 8014d0a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014d0e:	681b      	ldr	r3, [r3, #0]
 8014d10:	687a      	ldr	r2, [r7, #4]
 8014d12:	6812      	ldr	r2, [r2, #0]
 8014d14:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014d18:	f043 0301 	orr.w	r3, r3, #1
 8014d1c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 8014d24:	4618      	mov	r0, r3
 8014d26:	f7fb fb64 	bl	80103f2 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	6a1b      	ldr	r3, [r3, #32]
 8014d2e:	2b00      	cmp	r3, #0
 8014d30:	d005      	beq.n	8014d3e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014d32:	4b05      	ldr	r3, [pc, #20]	@ (8014d48 <HAL_PCDEx_LPM_Callback+0x98>)
 8014d34:	691b      	ldr	r3, [r3, #16]
 8014d36:	4a04      	ldr	r2, [pc, #16]	@ (8014d48 <HAL_PCDEx_LPM_Callback+0x98>)
 8014d38:	f043 0306 	orr.w	r3, r3, #6
 8014d3c:	6113      	str	r3, [r2, #16]
    break;
 8014d3e:	bf00      	nop
}
 8014d40:	bf00      	nop
 8014d42:	3708      	adds	r7, #8
 8014d44:	46bd      	mov	sp, r7
 8014d46:	bd80      	pop	{r7, pc}
 8014d48:	e000ed00 	.word	0xe000ed00

08014d4c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8014d4c:	b480      	push	{r7}
 8014d4e:	b083      	sub	sp, #12
 8014d50:	af00      	add	r7, sp, #0
 8014d52:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8014d54:	4b03      	ldr	r3, [pc, #12]	@ (8014d64 <USBD_static_malloc+0x18>)
}
 8014d56:	4618      	mov	r0, r3
 8014d58:	370c      	adds	r7, #12
 8014d5a:	46bd      	mov	sp, r7
 8014d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d60:	4770      	bx	lr
 8014d62:	bf00      	nop
 8014d64:	20008d24 	.word	0x20008d24

08014d68 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8014d68:	b480      	push	{r7}
 8014d6a:	b083      	sub	sp, #12
 8014d6c:	af00      	add	r7, sp, #0
 8014d6e:	6078      	str	r0, [r7, #4]

}
 8014d70:	bf00      	nop
 8014d72:	370c      	adds	r7, #12
 8014d74:	46bd      	mov	sp, r7
 8014d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d7a:	4770      	bx	lr

08014d7c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8014d7c:	b580      	push	{r7, lr}
 8014d7e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8014d80:	f7ef fbd8 	bl	8004534 <SystemClock_Config>
}
 8014d84:	bf00      	nop
 8014d86:	bd80      	pop	{r7, pc}

08014d88 <_ZN12_GLOBAL__N_13ryuL7umul128EyyPy>:
 8014d88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014d8a:	460f      	mov	r7, r1
 8014d8c:	4604      	mov	r4, r0
 8014d8e:	fba0 0102 	umull	r0, r1, r0, r2
 8014d92:	fba7 5202 	umull	r5, r2, r7, r2
 8014d96:	1949      	adds	r1, r1, r5
 8014d98:	fba3 4504 	umull	r4, r5, r3, r4
 8014d9c:	f142 0200 	adc.w	r2, r2, #0
 8014da0:	fba7 7303 	umull	r7, r3, r7, r3
 8014da4:	1861      	adds	r1, r4, r1
 8014da6:	f145 0400 	adc.w	r4, r5, #0
 8014daa:	19d2      	adds	r2, r2, r7
 8014dac:	9e05      	ldr	r6, [sp, #20]
 8014dae:	f143 0300 	adc.w	r3, r3, #0
 8014db2:	1912      	adds	r2, r2, r4
 8014db4:	f143 0300 	adc.w	r3, r3, #0
 8014db8:	e9c6 2300 	strd	r2, r3, [r6]
 8014dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08014dc0 <_ZN12_GLOBAL__N_13ryuL15append_d_digitsEmmPc>:
 8014dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014dc2:	4e1e      	ldr	r6, [pc, #120]	@ (8014e3c <_ZN12_GLOBAL__N_13ryuL15append_d_digitsEmmPc+0x7c>)
 8014dc4:	4410      	add	r0, r2
 8014dc6:	f242 7c0f 	movw	ip, #9999	@ 0x270f
 8014dca:	f242 7410 	movw	r4, #10000	@ 0x2710
 8014dce:	2564      	movs	r5, #100	@ 0x64
 8014dd0:	4561      	cmp	r1, ip
 8014dd2:	f1a0 0e04 	sub.w	lr, r0, #4
 8014dd6:	d819      	bhi.n	8014e0c <_ZN12_GLOBAL__N_13ryuL15append_d_digitsEmmPc+0x4c>
 8014dd8:	2963      	cmp	r1, #99	@ 0x63
 8014dda:	d90a      	bls.n	8014df2 <_ZN12_GLOBAL__N_13ryuL15append_d_digitsEmmPc+0x32>
 8014ddc:	2364      	movs	r3, #100	@ 0x64
 8014dde:	fbb1 f4f3 	udiv	r4, r1, r3
 8014de2:	fb03 1314 	mls	r3, r3, r4, r1
 8014de6:	4621      	mov	r1, r4
 8014de8:	4c14      	ldr	r4, [pc, #80]	@ (8014e3c <_ZN12_GLOBAL__N_13ryuL15append_d_digitsEmmPc+0x7c>)
 8014dea:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
 8014dee:	f820 3c01 	strh.w	r3, [r0, #-1]
 8014df2:	2909      	cmp	r1, #9
 8014df4:	d91d      	bls.n	8014e32 <_ZN12_GLOBAL__N_13ryuL15append_d_digitsEmmPc+0x72>
 8014df6:	4b11      	ldr	r3, [pc, #68]	@ (8014e3c <_ZN12_GLOBAL__N_13ryuL15append_d_digitsEmmPc+0x7c>)
 8014df8:	eb03 0041 	add.w	r0, r3, r1, lsl #1
 8014dfc:	f813 1011 	ldrb.w	r1, [r3, r1, lsl #1]
 8014e00:	7840      	ldrb	r0, [r0, #1]
 8014e02:	7090      	strb	r0, [r2, #2]
 8014e04:	202e      	movs	r0, #46	@ 0x2e
 8014e06:	7050      	strb	r0, [r2, #1]
 8014e08:	7011      	strb	r1, [r2, #0]
 8014e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014e0c:	fbb1 f7f4 	udiv	r7, r1, r4
 8014e10:	fb04 1317 	mls	r3, r4, r7, r1
 8014e14:	4639      	mov	r1, r7
 8014e16:	fbb3 f7f5 	udiv	r7, r3, r5
 8014e1a:	fb05 3317 	mls	r3, r5, r7, r3
 8014e1e:	f836 3013 	ldrh.w	r3, [r6, r3, lsl #1]
 8014e22:	f820 3c01 	strh.w	r3, [r0, #-1]
 8014e26:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
 8014e2a:	f820 3c03 	strh.w	r3, [r0, #-3]
 8014e2e:	4670      	mov	r0, lr
 8014e30:	e7ce      	b.n	8014dd0 <_ZN12_GLOBAL__N_13ryuL15append_d_digitsEmmPc+0x10>
 8014e32:	232e      	movs	r3, #46	@ 0x2e
 8014e34:	3130      	adds	r1, #48	@ 0x30
 8014e36:	7053      	strb	r3, [r2, #1]
 8014e38:	b2c9      	uxtb	r1, r1
 8014e3a:	e7e5      	b.n	8014e08 <_ZN12_GLOBAL__N_13ryuL15append_d_digitsEmmPc+0x48>
 8014e3c:	08032ef8 	.word	0x08032ef8

08014e40 <_ZN12_GLOBAL__N_13ryuL15append_c_digitsEmmPc>:
 8014e40:	f8df c03c 	ldr.w	ip, [pc, #60]	@ 8014e80 <_ZN12_GLOBAL__N_13ryuL15append_c_digitsEmmPc+0x40>
 8014e44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014e46:	2300      	movs	r3, #0
 8014e48:	1815      	adds	r5, r2, r0
 8014e4a:	1e44      	subs	r4, r0, #1
 8014e4c:	2664      	movs	r6, #100	@ 0x64
 8014e4e:	429c      	cmp	r4, r3
 8014e50:	f1a5 0502 	sub.w	r5, r5, #2
 8014e54:	d80a      	bhi.n	8014e6c <_ZN12_GLOBAL__N_13ryuL15append_c_digitsEmmPc+0x2c>
 8014e56:	4283      	cmp	r3, r0
 8014e58:	d207      	bcs.n	8014e6a <_ZN12_GLOBAL__N_13ryuL15append_c_digitsEmmPc+0x2a>
 8014e5a:	1ae4      	subs	r4, r4, r3
 8014e5c:	230a      	movs	r3, #10
 8014e5e:	fbb1 f0f3 	udiv	r0, r1, r3
 8014e62:	fb03 1110 	mls	r1, r3, r0, r1
 8014e66:	3130      	adds	r1, #48	@ 0x30
 8014e68:	5511      	strb	r1, [r2, r4]
 8014e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014e6c:	fbb1 f7f6 	udiv	r7, r1, r6
 8014e70:	fb06 1e17 	mls	lr, r6, r7, r1
 8014e74:	4639      	mov	r1, r7
 8014e76:	f83c 701e 	ldrh.w	r7, [ip, lr, lsl #1]
 8014e7a:	802f      	strh	r7, [r5, #0]
 8014e7c:	3302      	adds	r3, #2
 8014e7e:	e7e6      	b.n	8014e4e <_ZN12_GLOBAL__N_13ryuL15append_c_digitsEmmPc+0xe>
 8014e80:	08032ef8 	.word	0x08032ef8
 8014e84:	00000000 	.word	0x00000000

08014e88 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl>:
 8014e88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014e8c:	b089      	sub	sp, #36	@ 0x24
 8014e8e:	461c      	mov	r4, r3
 8014e90:	ab02      	add	r3, sp, #8
 8014e92:	9300      	str	r3, [sp, #0]
 8014e94:	4616      	mov	r6, r2
 8014e96:	e9d2 2300 	ldrd	r2, r3, [r2]
 8014e9a:	4688      	mov	r8, r1
 8014e9c:	4681      	mov	r9, r0
 8014e9e:	f7ff ff73 	bl	8014d88 <_ZN12_GLOBAL__N_13ryuL7umul128EyyPy>
 8014ea2:	ab04      	add	r3, sp, #16
 8014ea4:	9300      	str	r3, [sp, #0]
 8014ea6:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 8014eaa:	4641      	mov	r1, r8
 8014eac:	4648      	mov	r0, r9
 8014eae:	f7ff ff6b 	bl	8014d88 <_ZN12_GLOBAL__N_13ryuL7umul128EyyPy>
 8014eb2:	ab06      	add	r3, sp, #24
 8014eb4:	9300      	str	r3, [sp, #0]
 8014eb6:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 8014eba:	4605      	mov	r5, r0
 8014ebc:	460f      	mov	r7, r1
 8014ebe:	4648      	mov	r0, r9
 8014ec0:	4641      	mov	r1, r8
 8014ec2:	f7ff ff61 	bl	8014d88 <_ZN12_GLOBAL__N_13ryuL7umul128EyyPy>
 8014ec6:	460a      	mov	r2, r1
 8014ec8:	9902      	ldr	r1, [sp, #8]
 8014eca:	4603      	mov	r3, r0
 8014ecc:	1868      	adds	r0, r5, r1
 8014ece:	9903      	ldr	r1, [sp, #12]
 8014ed0:	eb47 0101 	adc.w	r1, r7, r1
 8014ed4:	42a8      	cmp	r0, r5
 8014ed6:	41b9      	sbcs	r1, r7
 8014ed8:	9904      	ldr	r1, [sp, #16]
 8014eda:	9805      	ldr	r0, [sp, #20]
 8014edc:	bf34      	ite	cc
 8014ede:	f04f 0801 	movcc.w	r8, #1
 8014ee2:	f04f 0800 	movcs.w	r8, #0
 8014ee6:	1859      	adds	r1, r3, r1
 8014ee8:	eb42 0500 	adc.w	r5, r2, r0
 8014eec:	eb18 0801 	adds.w	r8, r8, r1
 8014ef0:	f145 0500 	adc.w	r5, r5, #0
 8014ef4:	4598      	cmp	r8, r3
 8014ef6:	eb75 0202 	sbcs.w	r2, r5, r2
 8014efa:	9b06      	ldr	r3, [sp, #24]
 8014efc:	bf34      	ite	cc
 8014efe:	2101      	movcc	r1, #1
 8014f00:	2100      	movcs	r1, #0
 8014f02:	18ce      	adds	r6, r1, r3
 8014f04:	9907      	ldr	r1, [sp, #28]
 8014f06:	f141 0100 	adc.w	r1, r1, #0
 8014f0a:	2c7f      	cmp	r4, #127	@ 0x7f
 8014f0c:	dc05      	bgt.n	8014f1a <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0x92>
 8014f0e:	4b2a      	ldr	r3, [pc, #168]	@ (8014fb8 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0x130>)
 8014f10:	4a2a      	ldr	r2, [pc, #168]	@ (8014fbc <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0x134>)
 8014f12:	21a1      	movs	r1, #161	@ 0xa1
 8014f14:	482a      	ldr	r0, [pc, #168]	@ (8014fc0 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0x138>)
 8014f16:	f001 f93d 	bl	8016194 <__assert_func>
 8014f1a:	2cb4      	cmp	r4, #180	@ 0xb4
 8014f1c:	dd03      	ble.n	8014f26 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0x9e>
 8014f1e:	4b29      	ldr	r3, [pc, #164]	@ (8014fc4 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0x13c>)
 8014f20:	4a26      	ldr	r2, [pc, #152]	@ (8014fbc <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0x134>)
 8014f22:	21a2      	movs	r1, #162	@ 0xa2
 8014f24:	e7f6      	b.n	8014f14 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0x8c>
 8014f26:	4630      	mov	r0, r6
 8014f28:	a321      	add	r3, pc, #132	@ (adr r3, 8014fb0 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0x128>)
 8014f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f2e:	f7eb fe63 	bl	8000bf8 <__aeabi_uldivmod>
 8014f32:	4f25      	ldr	r7, [pc, #148]	@ (8014fc8 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0x140>)
 8014f34:	2c9f      	cmp	r4, #159	@ 0x9f
 8014f36:	fb07 6110 	mls	r1, r7, r0, r6
 8014f3a:	f1a4 06a0 	sub.w	r6, r4, #160	@ 0xa0
 8014f3e:	dc22      	bgt.n	8014f86 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0xfe>
 8014f40:	a31b      	add	r3, pc, #108	@ (adr r3, 8014fb0 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0x128>)
 8014f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f46:	4628      	mov	r0, r5
 8014f48:	f7eb fe56 	bl	8000bf8 <__aeabi_uldivmod>
 8014f4c:	f1a4 0c80 	sub.w	ip, r4, #128	@ 0x80
 8014f50:	fb07 5110 	mls	r1, r7, r0, r5
 8014f54:	f1c4 04a0 	rsb	r4, r4, #160	@ 0xa0
 8014f58:	fa28 f80c 	lsr.w	r8, r8, ip
 8014f5c:	fa01 f404 	lsl.w	r4, r1, r4
 8014f60:	fa21 f606 	lsr.w	r6, r1, r6
 8014f64:	ea48 0804 	orr.w	r8, r8, r4
 8014f68:	ea48 0806 	orr.w	r8, r8, r6
 8014f6c:	a310      	add	r3, pc, #64	@ (adr r3, 8014fb0 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0x128>)
 8014f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f72:	4640      	mov	r0, r8
 8014f74:	fa21 f10c 	lsr.w	r1, r1, ip
 8014f78:	f7eb fe3e 	bl	8000bf8 <__aeabi_uldivmod>
 8014f7c:	fb07 8010 	mls	r0, r7, r0, r8
 8014f80:	b009      	add	sp, #36	@ 0x24
 8014f82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014f86:	f1c6 0320 	rsb	r3, r6, #32
 8014f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8014f8e:	3cc0      	subs	r4, #192	@ 0xc0
 8014f90:	40f5      	lsrs	r5, r6
 8014f92:	431d      	orrs	r5, r3
 8014f94:	fa21 f404 	lsr.w	r4, r1, r4
 8014f98:	4325      	orrs	r5, r4
 8014f9a:	a305      	add	r3, pc, #20	@ (adr r3, 8014fb0 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0x128>)
 8014f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fa0:	4628      	mov	r0, r5
 8014fa2:	40f1      	lsrs	r1, r6
 8014fa4:	f7eb fe28 	bl	8000bf8 <__aeabi_uldivmod>
 8014fa8:	fb07 5010 	mls	r0, r7, r0, r5
 8014fac:	e7e8      	b.n	8014f80 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl+0xf8>
 8014fae:	bf00      	nop
 8014fb0:	3b9aca00 	.word	0x3b9aca00
 8014fb4:	00000000 	.word	0x00000000
 8014fb8:	080192d1 	.word	0x080192d1
 8014fbc:	080192da 	.word	0x080192da
 8014fc0:	08019329 	.word	0x08019329
 8014fc4:	08019389 	.word	0x08019389
 8014fc8:	3b9aca00 	.word	0x3b9aca00

08014fcc <_ZN12_GLOBAL__N_13ryuL10pow5FactorEy>:
 8014fcc:	4a0f      	ldr	r2, [pc, #60]	@ (801500c <_ZN12_GLOBAL__N_13ryuL10pow5FactorEy+0x40>)
 8014fce:	b570      	push	{r4, r5, r6, lr}
 8014fd0:	4603      	mov	r3, r0
 8014fd2:	f04f 36cc 	mov.w	r6, #3435973836	@ 0xcccccccc
 8014fd6:	2000      	movs	r0, #0
 8014fd8:	f04f 3533 	mov.w	r5, #858993459	@ 0x33333333
 8014fdc:	ea53 0401 	orrs.w	r4, r3, r1
 8014fe0:	d105      	bne.n	8014fee <_ZN12_GLOBAL__N_13ryuL10pow5FactorEy+0x22>
 8014fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8015010 <_ZN12_GLOBAL__N_13ryuL10pow5FactorEy+0x44>)
 8014fe4:	4a0b      	ldr	r2, [pc, #44]	@ (8015014 <_ZN12_GLOBAL__N_13ryuL10pow5FactorEy+0x48>)
 8014fe6:	480c      	ldr	r0, [pc, #48]	@ (8015018 <_ZN12_GLOBAL__N_13ryuL10pow5FactorEy+0x4c>)
 8014fe8:	21bc      	movs	r1, #188	@ 0xbc
 8014fea:	f001 f8d3 	bl	8016194 <__assert_func>
 8014fee:	fb06 f403 	mul.w	r4, r6, r3
 8014ff2:	fb02 4401 	mla	r4, r2, r1, r4
 8014ff6:	fba3 3102 	umull	r3, r1, r3, r2
 8014ffa:	4421      	add	r1, r4
 8014ffc:	429d      	cmp	r5, r3
 8014ffe:	eb75 0401 	sbcs.w	r4, r5, r1
 8015002:	d301      	bcc.n	8015008 <_ZN12_GLOBAL__N_13ryuL10pow5FactorEy+0x3c>
 8015004:	3001      	adds	r0, #1
 8015006:	e7e9      	b.n	8014fdc <_ZN12_GLOBAL__N_13ryuL10pow5FactorEy+0x10>
 8015008:	bd70      	pop	{r4, r5, r6, pc}
 801500a:	bf00      	nop
 801500c:	cccccccd 	.word	0xcccccccd
 8015010:	0801922c 	.word	0x0801922c
 8015014:	08019392 	.word	0x08019392
 8015018:	080193c2 	.word	0x080193c2

0801501c <_ZN12_GLOBAL__N_13ryuL18append_nine_digitsEmPc>:
 801501c:	b570      	push	{r4, r5, r6, lr}
 801501e:	b330      	cbz	r0, 801506e <_ZN12_GLOBAL__N_13ryuL18append_nine_digitsEmPc+0x52>
 8015020:	f242 7610 	movw	r6, #10000	@ 0x2710
 8015024:	2564      	movs	r5, #100	@ 0x64
 8015026:	fbb0 f3f6 	udiv	r3, r0, r6
 801502a:	fb06 0013 	mls	r0, r6, r3, r0
 801502e:	4c13      	ldr	r4, [pc, #76]	@ (801507c <_ZN12_GLOBAL__N_13ryuL18append_nine_digitsEmPc+0x60>)
 8015030:	fbb0 f2f5 	udiv	r2, r0, r5
 8015034:	fb05 0012 	mls	r0, r5, r2, r0
 8015038:	f834 0010 	ldrh.w	r0, [r4, r0, lsl #1]
 801503c:	f8a1 0007 	strh.w	r0, [r1, #7]
 8015040:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
 8015044:	f8a1 2005 	strh.w	r2, [r1, #5]
 8015048:	fbb3 f2f6 	udiv	r2, r3, r6
 801504c:	fb06 3312 	mls	r3, r6, r2, r3
 8015050:	fbb3 f0f5 	udiv	r0, r3, r5
 8015054:	fb05 3310 	mls	r3, r5, r0, r3
 8015058:	3230      	adds	r2, #48	@ 0x30
 801505a:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
 801505e:	f8a1 3003 	strh.w	r3, [r1, #3]
 8015062:	f834 3010 	ldrh.w	r3, [r4, r0, lsl #1]
 8015066:	f8a1 3001 	strh.w	r3, [r1, #1]
 801506a:	700a      	strb	r2, [r1, #0]
 801506c:	bd70      	pop	{r4, r5, r6, pc}
 801506e:	f04f 3330 	mov.w	r3, #808464432	@ 0x30303030
 8015072:	600b      	str	r3, [r1, #0]
 8015074:	604b      	str	r3, [r1, #4]
 8015076:	720b      	strb	r3, [r1, #8]
 8015078:	e7f8      	b.n	801506c <_ZN12_GLOBAL__N_13ryuL18append_nine_digitsEmPc+0x50>
 801507a:	bf00      	nop
 801507c:	08032ef8 	.word	0x08032ef8

08015080 <_ZN12_GLOBAL__N_13ryuL9log10Pow2El>:
 8015080:	2800      	cmp	r0, #0
 8015082:	b508      	push	{r3, lr}
 8015084:	da05      	bge.n	8015092 <_ZN12_GLOBAL__N_13ryuL9log10Pow2El+0x12>
 8015086:	4b09      	ldr	r3, [pc, #36]	@ (80150ac <_ZN12_GLOBAL__N_13ryuL9log10Pow2El+0x2c>)
 8015088:	4a09      	ldr	r2, [pc, #36]	@ (80150b0 <_ZN12_GLOBAL__N_13ryuL9log10Pow2El+0x30>)
 801508a:	2146      	movs	r1, #70	@ 0x46
 801508c:	4809      	ldr	r0, [pc, #36]	@ (80150b4 <_ZN12_GLOBAL__N_13ryuL9log10Pow2El+0x34>)
 801508e:	f001 f881 	bl	8016194 <__assert_func>
 8015092:	f240 6372 	movw	r3, #1650	@ 0x672
 8015096:	4298      	cmp	r0, r3
 8015098:	dd03      	ble.n	80150a2 <_ZN12_GLOBAL__N_13ryuL9log10Pow2El+0x22>
 801509a:	4b07      	ldr	r3, [pc, #28]	@ (80150b8 <_ZN12_GLOBAL__N_13ryuL9log10Pow2El+0x38>)
 801509c:	4a04      	ldr	r2, [pc, #16]	@ (80150b0 <_ZN12_GLOBAL__N_13ryuL9log10Pow2El+0x30>)
 801509e:	2147      	movs	r1, #71	@ 0x47
 80150a0:	e7f4      	b.n	801508c <_ZN12_GLOBAL__N_13ryuL9log10Pow2El+0xc>
 80150a2:	4b06      	ldr	r3, [pc, #24]	@ (80150bc <_ZN12_GLOBAL__N_13ryuL9log10Pow2El+0x3c>)
 80150a4:	4358      	muls	r0, r3
 80150a6:	0c80      	lsrs	r0, r0, #18
 80150a8:	bd08      	pop	{r3, pc}
 80150aa:	bf00      	nop
 80150ac:	08019429 	.word	0x08019429
 80150b0:	08019430 	.word	0x08019430
 80150b4:	0801945e 	.word	0x0801945e
 80150b8:	080194bd 	.word	0x080194bd
 80150bc:	00013441 	.word	0x00013441

080150c0 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em>:
 80150c0:	b508      	push	{r3, lr}
 80150c2:	4b18      	ldr	r3, [pc, #96]	@ (8015124 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x64>)
 80150c4:	4298      	cmp	r0, r3
 80150c6:	d905      	bls.n	80150d4 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x14>
 80150c8:	4b17      	ldr	r3, [pc, #92]	@ (8015128 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x68>)
 80150ca:	4a18      	ldr	r2, [pc, #96]	@ (801512c <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x6c>)
 80150cc:	4818      	ldr	r0, [pc, #96]	@ (8015130 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x70>)
 80150ce:	211e      	movs	r1, #30
 80150d0:	f001 f860 	bl	8016194 <__assert_func>
 80150d4:	4b17      	ldr	r3, [pc, #92]	@ (8015134 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x74>)
 80150d6:	4298      	cmp	r0, r3
 80150d8:	d816      	bhi.n	8015108 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x48>
 80150da:	4b17      	ldr	r3, [pc, #92]	@ (8015138 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x78>)
 80150dc:	4298      	cmp	r0, r3
 80150de:	d215      	bcs.n	801510c <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x4c>
 80150e0:	4b16      	ldr	r3, [pc, #88]	@ (801513c <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x7c>)
 80150e2:	4298      	cmp	r0, r3
 80150e4:	d814      	bhi.n	8015110 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x50>
 80150e6:	4b16      	ldr	r3, [pc, #88]	@ (8015140 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x80>)
 80150e8:	4298      	cmp	r0, r3
 80150ea:	d813      	bhi.n	8015114 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x54>
 80150ec:	f242 730f 	movw	r3, #9999	@ 0x270f
 80150f0:	4298      	cmp	r0, r3
 80150f2:	d811      	bhi.n	8015118 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x58>
 80150f4:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80150f8:	d210      	bcs.n	801511c <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x5c>
 80150fa:	2863      	cmp	r0, #99	@ 0x63
 80150fc:	d810      	bhi.n	8015120 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x60>
 80150fe:	2809      	cmp	r0, #9
 8015100:	bf8c      	ite	hi
 8015102:	2002      	movhi	r0, #2
 8015104:	2001      	movls	r0, #1
 8015106:	bd08      	pop	{r3, pc}
 8015108:	2009      	movs	r0, #9
 801510a:	e7fc      	b.n	8015106 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x46>
 801510c:	2008      	movs	r0, #8
 801510e:	e7fa      	b.n	8015106 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x46>
 8015110:	2007      	movs	r0, #7
 8015112:	e7f8      	b.n	8015106 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x46>
 8015114:	2006      	movs	r0, #6
 8015116:	e7f6      	b.n	8015106 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x46>
 8015118:	2005      	movs	r0, #5
 801511a:	e7f4      	b.n	8015106 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x46>
 801511c:	2004      	movs	r0, #4
 801511e:	e7f2      	b.n	8015106 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x46>
 8015120:	2003      	movs	r0, #3
 8015122:	e7f0      	b.n	8015106 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em+0x46>
 8015124:	3b9ac9ff 	.word	0x3b9ac9ff
 8015128:	080194c7 	.word	0x080194c7
 801512c:	080194d6 	.word	0x080194d6
 8015130:	0801945e 	.word	0x0801945e
 8015134:	05f5e0ff 	.word	0x05f5e0ff
 8015138:	00989680 	.word	0x00989680
 801513c:	000f423f 	.word	0x000f423f
 8015140:	0001869f 	.word	0x0001869f

08015144 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc>:
 8015144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015148:	ec53 2b10 	vmov	r2, r3, d0
 801514c:	b089      	sub	sp, #36	@ 0x24
 801514e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8015152:	9201      	str	r2, [sp, #4]
 8015154:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8015158:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801515c:	4294      	cmp	r4, r2
 801515e:	4682      	mov	sl, r0
 8015160:	460d      	mov	r5, r1
 8015162:	ed8d 0a02 	vstr	s0, [sp, #8]
 8015166:	d101      	bne.n	801516c <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x28>
 8015168:	f001 f80c 	bl	8016184 <abort>
 801516c:	b93c      	cbnz	r4, 801517e <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x3a>
 801516e:	e9dd 1201 	ldrd	r1, r2, [sp, #4]
 8015172:	430a      	orrs	r2, r1
 8015174:	d0f8      	beq.n	8015168 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x24>
 8015176:	2b00      	cmp	r3, #0
 8015178:	4ec1      	ldr	r6, [pc, #772]	@ (8015480 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x33c>)
 801517a:	da33      	bge.n	80151e4 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0xa0>
 801517c:	e007      	b.n	801518e <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x4a>
 801517e:	9a01      	ldr	r2, [sp, #4]
 8015180:	2b00      	cmp	r3, #0
 8015182:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8015186:	f2a4 4633 	subw	r6, r4, #1075	@ 0x433
 801518a:	9201      	str	r2, [sp, #4]
 801518c:	da63      	bge.n	8015256 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x112>
 801518e:	232d      	movs	r3, #45	@ 0x2d
 8015190:	702b      	strb	r3, [r5, #0]
 8015192:	2401      	movs	r4, #1
 8015194:	f116 0f34 	cmn.w	r6, #52	@ 0x34
 8015198:	db24      	blt.n	80151e4 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0xa0>
 801519a:	2e00      	cmp	r6, #0
 801519c:	bfa6      	itte	ge
 801519e:	f106 030f 	addge.w	r3, r6, #15
 80151a2:	ea4f 1913 	movge.w	r9, r3, lsr #4
 80151a6:	f04f 0900 	movlt.w	r9, #0
 80151aa:	ea4f 1009 	mov.w	r0, r9, lsl #4
 80151ae:	f100 0378 	add.w	r3, r0, #120	@ 0x78
 80151b2:	9305      	str	r3, [sp, #20]
 80151b4:	f7ff ff64 	bl	8015080 <_ZN12_GLOBAL__N_13ryuL9log10Pow2El>
 80151b8:	2309      	movs	r3, #9
 80151ba:	3019      	adds	r0, #25
 80151bc:	fbb0 f0f3 	udiv	r0, r0, r3
 80151c0:	9b01      	ldr	r3, [sp, #4]
 80151c2:	9a02      	ldr	r2, [sp, #8]
 80151c4:	021b      	lsls	r3, r3, #8
 80151c6:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80151ca:	9304      	str	r3, [sp, #16]
 80151cc:	0213      	lsls	r3, r2, #8
 80151ce:	f100 3bff 	add.w	fp, r0, #4294967295	@ 0xffffffff
 80151d2:	9307      	str	r3, [sp, #28]
 80151d4:	f04f 0800 	mov.w	r8, #0
 80151d8:	f1bb 3fff 	cmp.w	fp, #4294967295	@ 0xffffffff
 80151dc:	d13d      	bne.n	801525a <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x116>
 80151de:	f1b8 0f00 	cmp.w	r8, #0
 80151e2:	d102      	bne.n	80151ea <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0xa6>
 80151e4:	2330      	movs	r3, #48	@ 0x30
 80151e6:	552b      	strb	r3, [r5, r4]
 80151e8:	3401      	adds	r4, #1
 80151ea:	f1ba 0f00 	cmp.w	sl, #0
 80151ee:	d002      	beq.n	80151f6 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0xb2>
 80151f0:	232e      	movs	r3, #46	@ 0x2e
 80151f2:	552b      	strb	r3, [r5, r4]
 80151f4:	3401      	adds	r4, #1
 80151f6:	2e00      	cmp	r6, #0
 80151f8:	f280 813a 	bge.w	8015470 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x32c>
 80151fc:	f106 080f 	add.w	r8, r6, #15
 8015200:	ea4f 1828 	mov.w	r8, r8, asr #4
 8015204:	f1c8 0800 	rsb	r8, r8, #0
 8015208:	2309      	movs	r3, #9
 801520a:	fbba f3f3 	udiv	r3, sl, r3
 801520e:	f103 0b01 	add.w	fp, r3, #1
 8015212:	9304      	str	r3, [sp, #16]
 8015214:	4b9b      	ldr	r3, [pc, #620]	@ (8015484 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x340>)
 8015216:	f813 9008 	ldrb.w	r9, [r3, r8]
 801521a:	45d9      	cmp	r9, fp
 801521c:	f0c0 8083 	bcc.w	8015326 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x1e2>
 8015220:	1928      	adds	r0, r5, r4
 8015222:	4652      	mov	r2, sl
 8015224:	2130      	movs	r1, #48	@ 0x30
 8015226:	f001 fd5c 	bl	8016ce2 <memset>
 801522a:	4454      	add	r4, sl
 801522c:	465f      	mov	r7, fp
 801522e:	9b01      	ldr	r3, [sp, #4]
 8015230:	9a02      	ldr	r2, [sp, #8]
 8015232:	021b      	lsls	r3, r3, #8
 8015234:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8015238:	9303      	str	r3, [sp, #12]
 801523a:	0213      	lsls	r3, r2, #8
 801523c:	9306      	str	r3, [sp, #24]
 801523e:	f1c6 0380 	rsb	r3, r6, #128	@ 0x80
 8015242:	eba3 1308 	sub.w	r3, r3, r8, lsl #4
 8015246:	9305      	str	r3, [sp, #20]
 8015248:	f108 0301 	add.w	r3, r8, #1
 801524c:	9307      	str	r3, [sp, #28]
 801524e:	455f      	cmp	r7, fp
 8015250:	d376      	bcc.n	8015340 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x1fc>
 8015252:	4620      	mov	r0, r4
 8015254:	e089      	b.n	801536a <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x226>
 8015256:	2400      	movs	r4, #0
 8015258:	e79c      	b.n	8015194 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x50>
 801525a:	4a8b      	ldr	r2, [pc, #556]	@ (8015488 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x344>)
 801525c:	f832 1019 	ldrh.w	r1, [r2, r9, lsl #1]
 8015260:	9a05      	ldr	r2, [sp, #20]
 8015262:	f1c6 0308 	rsb	r3, r6, #8
 8015266:	4413      	add	r3, r2
 8015268:	4a88      	ldr	r2, [pc, #544]	@ (801548c <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x348>)
 801526a:	4459      	add	r1, fp
 801526c:	2018      	movs	r0, #24
 801526e:	fb00 2201 	mla	r2, r0, r1, r2
 8015272:	9807      	ldr	r0, [sp, #28]
 8015274:	9904      	ldr	r1, [sp, #16]
 8015276:	f7ff fe07 	bl	8014e88 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl>
 801527a:	4607      	mov	r7, r0
 801527c:	f1b8 0f00 	cmp.w	r8, #0
 8015280:	d006      	beq.n	8015290 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x14c>
 8015282:	1929      	adds	r1, r5, r4
 8015284:	f7ff feca 	bl	801501c <_ZN12_GLOBAL__N_13ryuL18append_nine_digitsEmPc>
 8015288:	3409      	adds	r4, #9
 801528a:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 801528e:	e7a3      	b.n	80151d8 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x94>
 8015290:	2800      	cmp	r0, #0
 8015292:	d0fa      	beq.n	801528a <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x146>
 8015294:	f7ff ff14 	bl	80150c0 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em>
 8015298:	192b      	adds	r3, r5, r4
 801529a:	9303      	str	r3, [sp, #12]
 801529c:	f242 7c10 	movw	ip, #10000	@ 0x2710
 80152a0:	4403      	add	r3, r0
 80152a2:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 80152a6:	1f1a      	subs	r2, r3, #4
 80152a8:	9206      	str	r2, [sp, #24]
 80152aa:	f242 720f 	movw	r2, #9999	@ 0x270f
 80152ae:	4297      	cmp	r7, r2
 80152b0:	d821      	bhi.n	80152f6 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x1b2>
 80152b2:	9a03      	ldr	r2, [sp, #12]
 80152b4:	2f63      	cmp	r7, #99	@ 0x63
 80152b6:	eb02 0100 	add.w	r1, r2, r0
 80152ba:	eba1 0103 	sub.w	r1, r1, r3
 80152be:	d90d      	bls.n	80152dc <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x198>
 80152c0:	f04f 0c64 	mov.w	ip, #100	@ 0x64
 80152c4:	fbb7 fefc 	udiv	lr, r7, ip
 80152c8:	fb0c 7c1e 	mls	ip, ip, lr, r7
 80152cc:	4677      	mov	r7, lr
 80152ce:	f8df e1c0 	ldr.w	lr, [pc, #448]	@ 8015490 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x34c>
 80152d2:	f83e c01c 	ldrh.w	ip, [lr, ip, lsl #1]
 80152d6:	f823 cc02 	strh.w	ip, [r3, #-2]
 80152da:	3102      	adds	r1, #2
 80152dc:	2f09      	cmp	r7, #9
 80152de:	d91e      	bls.n	801531e <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x1da>
 80152e0:	4b6b      	ldr	r3, [pc, #428]	@ (8015490 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x34c>)
 80152e2:	9a03      	ldr	r2, [sp, #12]
 80152e4:	f833 7017 	ldrh.w	r7, [r3, r7, lsl #1]
 80152e8:	1e83      	subs	r3, r0, #2
 80152ea:	1a5b      	subs	r3, r3, r1
 80152ec:	52d7      	strh	r7, [r2, r3]
 80152ee:	4404      	add	r4, r0
 80152f0:	f04f 0801 	mov.w	r8, #1
 80152f4:	e7c9      	b.n	801528a <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x146>
 80152f6:	fbb7 f8fc 	udiv	r8, r7, ip
 80152fa:	fb0c 7118 	mls	r1, ip, r8, r7
 80152fe:	4a64      	ldr	r2, [pc, #400]	@ (8015490 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x34c>)
 8015300:	4647      	mov	r7, r8
 8015302:	fbb1 f8fe 	udiv	r8, r1, lr
 8015306:	fb0e 1118 	mls	r1, lr, r8, r1
 801530a:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 801530e:	f823 1c02 	strh.w	r1, [r3, #-2]
 8015312:	f832 1018 	ldrh.w	r1, [r2, r8, lsl #1]
 8015316:	f823 1c04 	strh.w	r1, [r3, #-4]
 801531a:	9b06      	ldr	r3, [sp, #24]
 801531c:	e7c3      	b.n	80152a6 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x162>
 801531e:	9b03      	ldr	r3, [sp, #12]
 8015320:	3730      	adds	r7, #48	@ 0x30
 8015322:	701f      	strb	r7, [r3, #0]
 8015324:	e7e3      	b.n	80152ee <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x1aa>
 8015326:	f1b9 0f00 	cmp.w	r9, #0
 801532a:	d007      	beq.n	801533c <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x1f8>
 801532c:	eb09 07c9 	add.w	r7, r9, r9, lsl #3
 8015330:	1928      	adds	r0, r5, r4
 8015332:	463a      	mov	r2, r7
 8015334:	2130      	movs	r1, #48	@ 0x30
 8015336:	f001 fcd4 	bl	8016ce2 <memset>
 801533a:	443c      	add	r4, r7
 801533c:	464f      	mov	r7, r9
 801533e:	e776      	b.n	801522e <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0xea>
 8015340:	4b54      	ldr	r3, [pc, #336]	@ (8015494 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x350>)
 8015342:	9907      	ldr	r1, [sp, #28]
 8015344:	f833 2018 	ldrh.w	r2, [r3, r8, lsl #1]
 8015348:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 801534c:	eba2 0209 	sub.w	r2, r2, r9
 8015350:	443a      	add	r2, r7
 8015352:	4293      	cmp	r3, r2
 8015354:	d80c      	bhi.n	8015370 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x22c>
 8015356:	eb07 07c7 	add.w	r7, r7, r7, lsl #3
 801535a:	ebaa 0707 	sub.w	r7, sl, r7
 801535e:	463a      	mov	r2, r7
 8015360:	2130      	movs	r1, #48	@ 0x30
 8015362:	1928      	adds	r0, r5, r4
 8015364:	f001 fcbd 	bl	8016ce2 <memset>
 8015368:	19e0      	adds	r0, r4, r7
 801536a:	b009      	add	sp, #36	@ 0x24
 801536c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015370:	4849      	ldr	r0, [pc, #292]	@ (8015498 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x354>)
 8015372:	9b05      	ldr	r3, [sp, #20]
 8015374:	2118      	movs	r1, #24
 8015376:	fb01 0202 	mla	r2, r1, r2, r0
 801537a:	9903      	ldr	r1, [sp, #12]
 801537c:	9806      	ldr	r0, [sp, #24]
 801537e:	f7ff fd83 	bl	8014e88 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl>
 8015382:	9b04      	ldr	r3, [sp, #16]
 8015384:	42bb      	cmp	r3, r7
 8015386:	4601      	mov	r1, r0
 8015388:	d905      	bls.n	8015396 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x252>
 801538a:	1929      	adds	r1, r5, r4
 801538c:	f7ff fe46 	bl	801501c <_ZN12_GLOBAL__N_13ryuL18append_nine_digitsEmPc>
 8015390:	3409      	adds	r4, #9
 8015392:	3701      	adds	r7, #1
 8015394:	e75b      	b.n	801524e <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x10a>
 8015396:	eb07 0cc7 	add.w	ip, r7, r7, lsl #3
 801539a:	2300      	movs	r3, #0
 801539c:	f1ca 0209 	rsb	r2, sl, #9
 80153a0:	ebaa 070c 	sub.w	r7, sl, ip
 80153a4:	4462      	add	r2, ip
 80153a6:	4618      	mov	r0, r3
 80153a8:	f04f 0c0a 	mov.w	ip, #10
 80153ac:	429a      	cmp	r2, r3
 80153ae:	d810      	bhi.n	80153d2 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x28e>
 80153b0:	2805      	cmp	r0, #5
 80153b2:	d015      	beq.n	80153e0 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x29c>
 80153b4:	bf8c      	ite	hi
 80153b6:	2601      	movhi	r6, #1
 80153b8:	2600      	movls	r6, #0
 80153ba:	b127      	cbz	r7, 80153c6 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x282>
 80153bc:	192a      	adds	r2, r5, r4
 80153be:	4638      	mov	r0, r7
 80153c0:	f7ff fd3e 	bl	8014e40 <_ZN12_GLOBAL__N_13ryuL15append_c_digitsEmmPc>
 80153c4:	443c      	add	r4, r7
 80153c6:	2e00      	cmp	r6, #0
 80153c8:	f43f af43 	beq.w	8015252 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x10e>
 80153cc:	4620      	mov	r0, r4
 80153ce:	2200      	movs	r2, #0
 80153d0:	e02b      	b.n	801542a <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x2e6>
 80153d2:	fbb1 fefc 	udiv	lr, r1, ip
 80153d6:	3301      	adds	r3, #1
 80153d8:	fb0c 101e 	mls	r0, ip, lr, r1
 80153dc:	4671      	mov	r1, lr
 80153de:	e7e5      	b.n	80153ac <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x268>
 80153e0:	4276      	negs	r6, r6
 80153e2:	eba6 060a 	sub.w	r6, r6, sl
 80153e6:	1e70      	subs	r0, r6, #1
 80153e8:	2800      	cmp	r0, #0
 80153ea:	dd18      	ble.n	801541e <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x2da>
 80153ec:	283b      	cmp	r0, #59	@ 0x3b
 80153ee:	dc18      	bgt.n	8015422 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x2de>
 80153f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80153f4:	f1c0 0c20 	rsb	ip, r0, #32
 80153f8:	3e21      	subs	r6, #33	@ 0x21
 80153fa:	fa03 f200 	lsl.w	r2, r3, r0
 80153fe:	fa03 f606 	lsl.w	r6, r3, r6
 8015402:	fa23 fc0c 	lsr.w	ip, r3, ip
 8015406:	4083      	lsls	r3, r0
 8015408:	9802      	ldr	r0, [sp, #8]
 801540a:	4332      	orrs	r2, r6
 801540c:	ea20 0303 	bic.w	r3, r0, r3
 8015410:	9801      	ldr	r0, [sp, #4]
 8015412:	ea42 020c 	orr.w	r2, r2, ip
 8015416:	ea20 0202 	bic.w	r2, r0, r2
 801541a:	4313      	orrs	r3, r2
 801541c:	d101      	bne.n	8015422 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x2de>
 801541e:	2602      	movs	r6, #2
 8015420:	e7cb      	b.n	80153ba <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x276>
 8015422:	2601      	movs	r6, #1
 8015424:	e7c9      	b.n	80153ba <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x276>
 8015426:	460a      	mov	r2, r1
 8015428:	4608      	mov	r0, r1
 801542a:	1e41      	subs	r1, r0, #1
 801542c:	b150      	cbz	r0, 8015444 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x300>
 801542e:	5c6b      	ldrb	r3, [r5, r1]
 8015430:	2b2d      	cmp	r3, #45	@ 0x2d
 8015432:	d008      	beq.n	8015446 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x302>
 8015434:	2b2e      	cmp	r3, #46	@ 0x2e
 8015436:	d0f6      	beq.n	8015426 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x2e2>
 8015438:	2b39      	cmp	r3, #57	@ 0x39
 801543a:	d111      	bne.n	8015460 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x31c>
 801543c:	2330      	movs	r3, #48	@ 0x30
 801543e:	546b      	strb	r3, [r5, r1]
 8015440:	2601      	movs	r6, #1
 8015442:	e7f1      	b.n	8015428 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x2e4>
 8015444:	2000      	movs	r0, #0
 8015446:	2331      	movs	r3, #49	@ 0x31
 8015448:	2a00      	cmp	r2, #0
 801544a:	542b      	strb	r3, [r5, r0]
 801544c:	dd04      	ble.n	8015458 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x314>
 801544e:	2330      	movs	r3, #48	@ 0x30
 8015450:	54ab      	strb	r3, [r5, r2]
 8015452:	442a      	add	r2, r5
 8015454:	232e      	movs	r3, #46	@ 0x2e
 8015456:	7053      	strb	r3, [r2, #1]
 8015458:	2330      	movs	r3, #48	@ 0x30
 801545a:	552b      	strb	r3, [r5, r4]
 801545c:	1c60      	adds	r0, r4, #1
 801545e:	e784      	b.n	801536a <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x226>
 8015460:	2e02      	cmp	r6, #2
 8015462:	d102      	bne.n	801546a <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x326>
 8015464:	07da      	lsls	r2, r3, #31
 8015466:	f57f aef4 	bpl.w	8015252 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x10e>
 801546a:	3301      	adds	r3, #1
 801546c:	546b      	strb	r3, [r5, r1]
 801546e:	e6f0      	b.n	8015252 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x10e>
 8015470:	4652      	mov	r2, sl
 8015472:	2130      	movs	r1, #48	@ 0x30
 8015474:	1928      	adds	r0, r5, r4
 8015476:	f001 fc34 	bl	8016ce2 <memset>
 801547a:	eb04 000a 	add.w	r0, r4, sl
 801547e:	e774      	b.n	801536a <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc+0x226>
 8015480:	fffffbce 	.word	0xfffffbce
 8015484:	0802bae8 	.word	0x0802bae8
 8015488:	08032e78 	.word	0x08032e78
 801548c:	0802bbb8 	.word	0x0802bbb8
 8015490:	08032ef8 	.word	0x08032ef8
 8015494:	0802bb2e 	.word	0x0802bb2e
 8015498:	08019530 	.word	0x08019530

0801549c <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati>:
 801549c:	eef0 7ac0 	vabs.f32	s15, s0
 80154a0:	eef4 7a67 	vcmp.f32	s15, s15
 80154a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80154a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154aa:	9f06      	ldr	r7, [sp, #24]
 80154ac:	4605      	mov	r5, r0
 80154ae:	460c      	mov	r4, r1
 80154b0:	461e      	mov	r6, r3
 80154b2:	d617      	bvs.n	80154e4 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x48>
 80154b4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80155b4 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x118>
 80154b8:	eef4 7a47 	vcmp.f32	s15, s14
 80154bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154c0:	dc26      	bgt.n	8015510 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x74>
 80154c2:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80155b8 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x11c>
 80154c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80154ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154ce:	f04f 0100 	mov.w	r1, #0
 80154d2:	da04      	bge.n	80154de <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x42>
 80154d4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80154d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154dc:	d01a      	beq.n	8015514 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x78>
 80154de:	7229      	strb	r1, [r5, #8]
 80154e0:	4628      	mov	r0, r5
 80154e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80154e4:	4935      	ldr	r1, [pc, #212]	@ (80155bc <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x120>)
 80154e6:	f04f 0c04 	mov.w	ip, #4
 80154ea:	ee10 0a10 	vmov	r0, s0
 80154ee:	1b13      	subs	r3, r2, r4
 80154f0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80154f4:	f1bc 0f00 	cmp.w	ip, #0
 80154f8:	d018      	beq.n	801552c <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x90>
 80154fa:	b968      	cbnz	r0, 8015518 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x7c>
 80154fc:	3101      	adds	r1, #1
 80154fe:	2603      	movs	r6, #3
 8015500:	429e      	cmp	r6, r3
 8015502:	dd0b      	ble.n	801551c <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x80>
 8015504:	602a      	str	r2, [r5, #0]
 8015506:	238b      	movs	r3, #139	@ 0x8b
 8015508:	606b      	str	r3, [r5, #4]
 801550a:	2301      	movs	r3, #1
 801550c:	722b      	strb	r3, [r5, #8]
 801550e:	e7e7      	b.n	80154e0 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x44>
 8015510:	492b      	ldr	r1, [pc, #172]	@ (80155c0 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x124>)
 8015512:	e7e8      	b.n	80154e6 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x4a>
 8015514:	468c      	mov	ip, r1
 8015516:	e7e8      	b.n	80154ea <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x4e>
 8015518:	2604      	movs	r6, #4
 801551a:	e7f1      	b.n	8015500 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x64>
 801551c:	4632      	mov	r2, r6
 801551e:	4620      	mov	r0, r4
 8015520:	4426      	add	r6, r4
 8015522:	f001 fcf8 	bl	8016f16 <memcpy>
 8015526:	602e      	str	r6, [r5, #0]
 8015528:	2300      	movs	r3, #0
 801552a:	e7ed      	b.n	8015508 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x6c>
 801552c:	1e01      	subs	r1, r0, #0
 801552e:	bf18      	it	ne
 8015530:	2101      	movne	r1, #1
 8015532:	2e02      	cmp	r6, #2
 8015534:	dc1b      	bgt.n	801556e <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0xd2>
 8015536:	2e00      	cmp	r6, #0
 8015538:	dd1b      	ble.n	8015572 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0xd6>
 801553a:	3101      	adds	r1, #1
 801553c:	b117      	cbz	r7, 8015544 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0xa8>
 801553e:	f107 0c01 	add.w	ip, r7, #1
 8015542:	4461      	add	r1, ip
 8015544:	2e01      	cmp	r6, #1
 8015546:	d11e      	bne.n	8015586 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0xea>
 8015548:	3104      	adds	r1, #4
 801554a:	4299      	cmp	r1, r3
 801554c:	dcda      	bgt.n	8015504 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x68>
 801554e:	b110      	cbz	r0, 8015556 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0xba>
 8015550:	232d      	movs	r3, #45	@ 0x2d
 8015552:	f804 3b01 	strb.w	r3, [r4], #1
 8015556:	2130      	movs	r1, #48	@ 0x30
 8015558:	7021      	strb	r1, [r4, #0]
 801555a:	b9c7      	cbnz	r7, 801558e <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0xf2>
 801555c:	3401      	adds	r4, #1
 801555e:	2e01      	cmp	r6, #1
 8015560:	d11e      	bne.n	80155a0 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x104>
 8015562:	4b18      	ldr	r3, [pc, #96]	@ (80155c4 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x128>)
 8015564:	681b      	ldr	r3, [r3, #0]
 8015566:	f844 3b04 	str.w	r3, [r4], #4
 801556a:	602c      	str	r4, [r5, #0]
 801556c:	e7dc      	b.n	8015528 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x8c>
 801556e:	2e04      	cmp	r6, #4
 8015570:	d0e3      	beq.n	801553a <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x9e>
 8015572:	4299      	cmp	r1, r3
 8015574:	dac6      	bge.n	8015504 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x68>
 8015576:	b110      	cbz	r0, 801557e <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0xe2>
 8015578:	232d      	movs	r3, #45	@ 0x2d
 801557a:	f804 3b01 	strb.w	r3, [r4], #1
 801557e:	2330      	movs	r3, #48	@ 0x30
 8015580:	f804 3b01 	strb.w	r3, [r4], #1
 8015584:	e7f1      	b.n	801556a <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0xce>
 8015586:	2e04      	cmp	r6, #4
 8015588:	bf08      	it	eq
 801558a:	3103      	addeq	r1, #3
 801558c:	e7dd      	b.n	801554a <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0xae>
 801558e:	1ca3      	adds	r3, r4, #2
 8015590:	222e      	movs	r2, #46	@ 0x2e
 8015592:	7062      	strb	r2, [r4, #1]
 8015594:	4618      	mov	r0, r3
 8015596:	463a      	mov	r2, r7
 8015598:	f001 fba3 	bl	8016ce2 <memset>
 801559c:	19c4      	adds	r4, r0, r7
 801559e:	e7de      	b.n	801555e <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0xc2>
 80155a0:	2e04      	cmp	r6, #4
 80155a2:	d1e2      	bne.n	801556a <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0xce>
 80155a4:	4b08      	ldr	r3, [pc, #32]	@ (80155c8 <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0x12c>)
 80155a6:	881a      	ldrh	r2, [r3, #0]
 80155a8:	789b      	ldrb	r3, [r3, #2]
 80155aa:	8022      	strh	r2, [r4, #0]
 80155ac:	70a3      	strb	r3, [r4, #2]
 80155ae:	3403      	adds	r4, #3
 80155b0:	e7db      	b.n	801556a <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati+0xce>
 80155b2:	bf00      	nop
 80155b4:	7f7fffff 	.word	0x7f7fffff
 80155b8:	00800000 	.word	0x00800000
 80155bc:	0801950f 	.word	0x0801950f
 80155c0:	0801950a 	.word	0x0801950a
 80155c4:	08019514 	.word	0x08019514
 80155c8:	08019519 	.word	0x08019519

080155cc <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi>:
 80155cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80155d0:	ec55 4b10 	vmov	r4, r5, d0
 80155d4:	b08d      	sub	sp, #52	@ 0x34
 80155d6:	f3c5 560a 	ubfx	r6, r5, #20, #11
 80155da:	9209      	str	r2, [sp, #36]	@ 0x24
 80155dc:	f3c5 0213 	ubfx	r2, r5, #0, #20
 80155e0:	9202      	str	r2, [sp, #8]
 80155e2:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80155e6:	4296      	cmp	r6, r2
 80155e8:	9004      	str	r0, [sp, #16]
 80155ea:	4688      	mov	r8, r1
 80155ec:	ed8d 0a03 	vstr	s0, [sp, #12]
 80155f0:	462b      	mov	r3, r5
 80155f2:	d101      	bne.n	80155f8 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x2c>
 80155f4:	f000 fdc6 	bl	8016184 <abort>
 80155f8:	2e00      	cmp	r6, #0
 80155fa:	d140      	bne.n	801567e <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0xb2>
 80155fc:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8015600:	430a      	orrs	r2, r1
 8015602:	d0f7      	beq.n	80155f4 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x28>
 8015604:	f2a6 4632 	subw	r6, r6, #1074	@ 0x432
 8015608:	2b00      	cmp	r3, #0
 801560a:	9a04      	ldr	r2, [sp, #16]
 801560c:	bfb8      	it	lt
 801560e:	232d      	movlt	r3, #45	@ 0x2d
 8015610:	f102 0201 	add.w	r2, r2, #1
 8015614:	bfba      	itte	lt
 8015616:	f888 3000 	strblt.w	r3, [r8]
 801561a:	2701      	movlt	r7, #1
 801561c:	2700      	movge	r7, #0
 801561e:	f116 0f34 	cmn.w	r6, #52	@ 0x34
 8015622:	9201      	str	r2, [sp, #4]
 8015624:	db6e      	blt.n	8015704 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x138>
 8015626:	2e00      	cmp	r6, #0
 8015628:	bfa6      	itte	ge
 801562a:	f106 030f 	addge.w	r3, r6, #15
 801562e:	091b      	lsrge	r3, r3, #4
 8015630:	2300      	movlt	r3, #0
 8015632:	9305      	str	r3, [sp, #20]
 8015634:	9b05      	ldr	r3, [sp, #20]
 8015636:	0118      	lsls	r0, r3, #4
 8015638:	f100 0478 	add.w	r4, r0, #120	@ 0x78
 801563c:	f7ff fd20 	bl	8015080 <_ZN12_GLOBAL__N_13ryuL9log10Pow2El>
 8015640:	2309      	movs	r3, #9
 8015642:	f100 0a19 	add.w	sl, r0, #25
 8015646:	fbba faf3 	udiv	sl, sl, r3
 801564a:	9b02      	ldr	r3, [sp, #8]
 801564c:	9a03      	ldr	r2, [sp, #12]
 801564e:	021b      	lsls	r3, r3, #8
 8015650:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8015654:	9307      	str	r3, [sp, #28]
 8015656:	0213      	lsls	r3, r2, #8
 8015658:	f1c6 0208 	rsb	r2, r6, #8
 801565c:	2500      	movs	r5, #0
 801565e:	9308      	str	r3, [sp, #32]
 8015660:	1913      	adds	r3, r2, r4
 8015662:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8015666:	46a9      	mov	r9, r5
 8015668:	46ab      	mov	fp, r5
 801566a:	930a      	str	r3, [sp, #40]	@ 0x28
 801566c:	eb08 0307 	add.w	r3, r8, r7
 8015670:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 8015674:	9306      	str	r3, [sp, #24]
 8015676:	d109      	bne.n	801568c <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0xc0>
 8015678:	2e00      	cmp	r6, #0
 801567a:	da66      	bge.n	801574a <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x17e>
 801567c:	e045      	b.n	801570a <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x13e>
 801567e:	9a02      	ldr	r2, [sp, #8]
 8015680:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8015684:	f2a6 4633 	subw	r6, r6, #1075	@ 0x433
 8015688:	9202      	str	r2, [sp, #8]
 801568a:	e7bd      	b.n	8015608 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x3c>
 801568c:	4bb4      	ldr	r3, [pc, #720]	@ (8015960 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x394>)
 801568e:	9a05      	ldr	r2, [sp, #20]
 8015690:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8015694:	4ab3      	ldr	r2, [pc, #716]	@ (8015964 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x398>)
 8015696:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015698:	4451      	add	r1, sl
 801569a:	2018      	movs	r0, #24
 801569c:	fb00 2201 	mla	r2, r0, r1, r2
 80156a0:	e9dd 1007 	ldrd	r1, r0, [sp, #28]
 80156a4:	f7ff fbf0 	bl	8014e88 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl>
 80156a8:	4683      	mov	fp, r0
 80156aa:	f1b9 0f00 	cmp.w	r9, #0
 80156ae:	d00d      	beq.n	80156cc <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x100>
 80156b0:	9b01      	ldr	r3, [sp, #4]
 80156b2:	f109 0409 	add.w	r4, r9, #9
 80156b6:	429c      	cmp	r4, r3
 80156b8:	f200 8093 	bhi.w	80157e2 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x216>
 80156bc:	9906      	ldr	r1, [sp, #24]
 80156be:	f7ff fcad 	bl	801501c <_ZN12_GLOBAL__N_13ryuL18append_nine_digitsEmPc>
 80156c2:	3709      	adds	r7, #9
 80156c4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80156c8:	46a1      	mov	r9, r4
 80156ca:	e7cf      	b.n	801566c <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0xa0>
 80156cc:	b1c0      	cbz	r0, 8015700 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x134>
 80156ce:	f7ff fcf7 	bl	80150c0 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em>
 80156d2:	9b01      	ldr	r3, [sp, #4]
 80156d4:	eb0a 05ca 	add.w	r5, sl, sl, lsl #3
 80156d8:	4405      	add	r5, r0
 80156da:	4283      	cmp	r3, r0
 80156dc:	4604      	mov	r4, r0
 80156de:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 80156e2:	d37f      	bcc.n	80157e4 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x218>
 80156e4:	9b04      	ldr	r3, [sp, #16]
 80156e6:	3701      	adds	r7, #1
 80156e8:	b12b      	cbz	r3, 80156f6 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x12a>
 80156ea:	9a06      	ldr	r2, [sp, #24]
 80156ec:	4659      	mov	r1, fp
 80156ee:	f7ff fb67 	bl	8014dc0 <_ZN12_GLOBAL__N_13ryuL15append_d_digitsEmmPc>
 80156f2:	4427      	add	r7, r4
 80156f4:	e7e6      	b.n	80156c4 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0xf8>
 80156f6:	9b06      	ldr	r3, [sp, #24]
 80156f8:	f10b 0230 	add.w	r2, fp, #48	@ 0x30
 80156fc:	701a      	strb	r2, [r3, #0]
 80156fe:	e7e1      	b.n	80156c4 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0xf8>
 8015700:	4604      	mov	r4, r0
 8015702:	e7df      	b.n	80156c4 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0xf8>
 8015704:	2500      	movs	r5, #0
 8015706:	46a9      	mov	r9, r5
 8015708:	46ab      	mov	fp, r5
 801570a:	2e00      	cmp	r6, #0
 801570c:	4632      	mov	r2, r6
 801570e:	bfb8      	it	lt
 8015710:	f106 020f 	addlt.w	r2, r6, #15
 8015714:	1112      	asrs	r2, r2, #4
 8015716:	4253      	negs	r3, r2
 8015718:	9305      	str	r3, [sp, #20]
 801571a:	9b02      	ldr	r3, [sp, #8]
 801571c:	9903      	ldr	r1, [sp, #12]
 801571e:	021b      	lsls	r3, r3, #8
 8015720:	ea43 6311 	orr.w	r3, r3, r1, lsr #24
 8015724:	9307      	str	r3, [sp, #28]
 8015726:	020b      	lsls	r3, r1, #8
 8015728:	f1c6 0180 	rsb	r1, r6, #128	@ 0x80
 801572c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801572e:	eb01 1302 	add.w	r3, r1, r2, lsl #4
 8015732:	930a      	str	r3, [sp, #40]	@ 0x28
 8015734:	4a8c      	ldr	r2, [pc, #560]	@ (8015968 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x39c>)
 8015736:	9b05      	ldr	r3, [sp, #20]
 8015738:	5cd3      	ldrb	r3, [r2, r3]
 801573a:	9308      	str	r3, [sp, #32]
 801573c:	469a      	mov	sl, r3
 801573e:	eb08 0307 	add.w	r3, r8, r7
 8015742:	f1ba 0fc7 	cmp.w	sl, #199	@ 0xc7
 8015746:	9306      	str	r3, [sp, #24]
 8015748:	dd01      	ble.n	801574e <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x182>
 801574a:	2400      	movs	r4, #0
 801574c:	e04a      	b.n	80157e4 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x218>
 801574e:	4a87      	ldr	r2, [pc, #540]	@ (801596c <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x3a0>)
 8015750:	9b05      	ldr	r3, [sp, #20]
 8015752:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8015756:	9b08      	ldr	r3, [sp, #32]
 8015758:	1ac9      	subs	r1, r1, r3
 801575a:	9b05      	ldr	r3, [sp, #20]
 801575c:	3301      	adds	r3, #1
 801575e:	4451      	add	r1, sl
 8015760:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015764:	428b      	cmp	r3, r1
 8015766:	f240 8117 	bls.w	8015998 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x3cc>
 801576a:	4a81      	ldr	r2, [pc, #516]	@ (8015970 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x3a4>)
 801576c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801576e:	2018      	movs	r0, #24
 8015770:	fb00 2201 	mla	r2, r0, r1, r2
 8015774:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8015776:	9907      	ldr	r1, [sp, #28]
 8015778:	f7ff fb86 	bl	8014e88 <_ZN12_GLOBAL__N_13ryuL15mulShift_mod1e9EyPKyl>
 801577c:	4683      	mov	fp, r0
 801577e:	f1b9 0f00 	cmp.w	r9, #0
 8015782:	d010      	beq.n	80157a6 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x1da>
 8015784:	9b01      	ldr	r3, [sp, #4]
 8015786:	f109 0409 	add.w	r4, r9, #9
 801578a:	429c      	cmp	r4, r3
 801578c:	d829      	bhi.n	80157e2 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x216>
 801578e:	9906      	ldr	r1, [sp, #24]
 8015790:	4658      	mov	r0, fp
 8015792:	f7ff fc43 	bl	801501c <_ZN12_GLOBAL__N_13ryuL18append_nine_digitsEmPc>
 8015796:	3709      	adds	r7, #9
 8015798:	f10a 0a01 	add.w	sl, sl, #1
 801579c:	46a1      	mov	r9, r4
 801579e:	e7ce      	b.n	801573e <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x172>
 80157a0:	f04f 0b00 	mov.w	fp, #0
 80157a4:	e7ee      	b.n	8015784 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x1b8>
 80157a6:	2800      	cmp	r0, #0
 80157a8:	f000 80fb 	beq.w	80159a2 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x3d6>
 80157ac:	f7ff fc88 	bl	80150c0 <_ZN12_GLOBAL__N_13ryuL14decimalLength9Em>
 80157b0:	f06f 0508 	mvn.w	r5, #8
 80157b4:	9b01      	ldr	r3, [sp, #4]
 80157b6:	fb0a 5505 	mla	r5, sl, r5, r5
 80157ba:	4405      	add	r5, r0
 80157bc:	4283      	cmp	r3, r0
 80157be:	4604      	mov	r4, r0
 80157c0:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 80157c4:	d30e      	bcc.n	80157e4 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x218>
 80157c6:	9b04      	ldr	r3, [sp, #16]
 80157c8:	3701      	adds	r7, #1
 80157ca:	b12b      	cbz	r3, 80157d8 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x20c>
 80157cc:	9a06      	ldr	r2, [sp, #24]
 80157ce:	4659      	mov	r1, fp
 80157d0:	f7ff faf6 	bl	8014dc0 <_ZN12_GLOBAL__N_13ryuL15append_d_digitsEmmPc>
 80157d4:	4427      	add	r7, r4
 80157d6:	e7df      	b.n	8015798 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x1cc>
 80157d8:	9b06      	ldr	r3, [sp, #24]
 80157da:	f10b 0230 	add.w	r2, fp, #48	@ 0x30
 80157de:	701a      	strb	r2, [r3, #0]
 80157e0:	e7da      	b.n	8015798 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x1cc>
 80157e2:	2409      	movs	r4, #9
 80157e4:	9b01      	ldr	r3, [sp, #4]
 80157e6:	eba3 0a09 	sub.w	sl, r3, r9
 80157ea:	2c00      	cmp	r4, #0
 80157ec:	d07d      	beq.n	80158ea <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x31e>
 80157ee:	4554      	cmp	r4, sl
 80157f0:	d874      	bhi.n	80158dc <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x310>
 80157f2:	2200      	movs	r2, #0
 80157f4:	2a05      	cmp	r2, #5
 80157f6:	bf94      	ite	ls
 80157f8:	2400      	movls	r4, #0
 80157fa:	2401      	movhi	r4, #1
 80157fc:	eb08 0007 	add.w	r0, r8, r7
 8015800:	f1b9 0f00 	cmp.w	r9, #0
 8015804:	f000 8082 	beq.w	801590c <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x340>
 8015808:	f1bb 0f00 	cmp.w	fp, #0
 801580c:	d178      	bne.n	8015900 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x334>
 801580e:	4652      	mov	r2, sl
 8015810:	2130      	movs	r1, #48	@ 0x30
 8015812:	f001 fa66 	bl	8016ce2 <memset>
 8015816:	44ba      	add	sl, r7
 8015818:	2c00      	cmp	r4, #0
 801581a:	f040 8098 	bne.w	801594e <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x382>
 801581e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015820:	b103      	cbz	r3, 8015824 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x258>
 8015822:	601d      	str	r5, [r3, #0]
 8015824:	2d00      	cmp	r5, #0
 8015826:	f10a 0101 	add.w	r1, sl, #1
 801582a:	eb08 000a 	add.w	r0, r8, sl
 801582e:	bfba      	itte	lt
 8015830:	426d      	neglt	r5, r5
 8015832:	232d      	movlt	r3, #45	@ 0x2d
 8015834:	232b      	movge	r3, #43	@ 0x2b
 8015836:	2465      	movs	r4, #101	@ 0x65
 8015838:	2d63      	cmp	r5, #99	@ 0x63
 801583a:	7004      	strb	r4, [r0, #0]
 801583c:	f10a 0202 	add.w	r2, sl, #2
 8015840:	f808 3001 	strb.w	r3, [r8, r1]
 8015844:	494b      	ldr	r1, [pc, #300]	@ (8015974 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x3a8>)
 8015846:	f340 80a0 	ble.w	801598a <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x3be>
 801584a:	240a      	movs	r4, #10
 801584c:	fbb5 f3f4 	udiv	r3, r5, r4
 8015850:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 8015854:	f828 1002 	strh.w	r1, [r8, r2]
 8015858:	fb04 5313 	mls	r3, r4, r3, r5
 801585c:	3330      	adds	r3, #48	@ 0x30
 801585e:	7103      	strb	r3, [r0, #4]
 8015860:	f10a 0005 	add.w	r0, sl, #5
 8015864:	b00d      	add	sp, #52	@ 0x34
 8015866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801586a:	fbbb fcf0 	udiv	ip, fp, r0
 801586e:	3101      	adds	r1, #1
 8015870:	fb00 b21c 	mls	r2, r0, ip, fp
 8015874:	46e3      	mov	fp, ip
 8015876:	428c      	cmp	r4, r1
 8015878:	d8f7      	bhi.n	801586a <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x29e>
 801587a:	2a05      	cmp	r2, #5
 801587c:	d1ba      	bne.n	80157f4 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x228>
 801587e:	9b01      	ldr	r3, [sp, #4]
 8015880:	4276      	negs	r6, r6
 8015882:	1b58      	subs	r0, r3, r5
 8015884:	1a36      	subs	r6, r6, r0
 8015886:	2e00      	cmp	r6, #0
 8015888:	f340 808d 	ble.w	80159a6 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x3da>
 801588c:	2e3b      	cmp	r6, #59	@ 0x3b
 801588e:	f300 808e 	bgt.w	80159ae <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x3e2>
 8015892:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015896:	9b03      	ldr	r3, [sp, #12]
 8015898:	f1a6 0c20 	sub.w	ip, r6, #32
 801589c:	f1c6 0420 	rsb	r4, r6, #32
 80158a0:	fa02 f106 	lsl.w	r1, r2, r6
 80158a4:	fa02 fc0c 	lsl.w	ip, r2, ip
 80158a8:	fa22 f404 	lsr.w	r4, r2, r4
 80158ac:	40b2      	lsls	r2, r6
 80158ae:	ea41 010c 	orr.w	r1, r1, ip
 80158b2:	ea23 0202 	bic.w	r2, r3, r2
 80158b6:	9b02      	ldr	r3, [sp, #8]
 80158b8:	4321      	orrs	r1, r4
 80158ba:	2800      	cmp	r0, #0
 80158bc:	ea23 0101 	bic.w	r1, r3, r1
 80158c0:	da16      	bge.n	80158f0 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x324>
 80158c2:	430a      	orrs	r2, r1
 80158c4:	d11a      	bne.n	80158fc <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x330>
 80158c6:	e9dd 1002 	ldrd	r1, r0, [sp, #8]
 80158ca:	f7ff fb7f 	bl	8014fcc <_ZN12_GLOBAL__N_13ryuL10pow5FactorEy>
 80158ce:	9b01      	ldr	r3, [sp, #4]
 80158d0:	1aec      	subs	r4, r5, r3
 80158d2:	4284      	cmp	r4, r0
 80158d4:	bf8c      	ite	hi
 80158d6:	2401      	movhi	r4, #1
 80158d8:	2402      	movls	r4, #2
 80158da:	e78f      	b.n	80157fc <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x230>
 80158dc:	9b01      	ldr	r3, [sp, #4]
 80158de:	2100      	movs	r1, #0
 80158e0:	444c      	add	r4, r9
 80158e2:	460a      	mov	r2, r1
 80158e4:	1ae4      	subs	r4, r4, r3
 80158e6:	200a      	movs	r0, #10
 80158e8:	e7c5      	b.n	8015876 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x2aa>
 80158ea:	46a3      	mov	fp, r4
 80158ec:	4622      	mov	r2, r4
 80158ee:	e781      	b.n	80157f4 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x228>
 80158f0:	430a      	orrs	r2, r1
 80158f2:	bf0c      	ite	eq
 80158f4:	2401      	moveq	r4, #1
 80158f6:	2400      	movne	r4, #0
 80158f8:	3401      	adds	r4, #1
 80158fa:	e77f      	b.n	80157fc <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x230>
 80158fc:	2401      	movs	r4, #1
 80158fe:	e77d      	b.n	80157fc <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x230>
 8015900:	4602      	mov	r2, r0
 8015902:	4659      	mov	r1, fp
 8015904:	4650      	mov	r0, sl
 8015906:	f7ff fa9b 	bl	8014e40 <_ZN12_GLOBAL__N_13ryuL15append_c_digitsEmmPc>
 801590a:	e784      	b.n	8015816 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x24a>
 801590c:	9b04      	ldr	r3, [sp, #16]
 801590e:	b143      	cbz	r3, 8015922 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x356>
 8015910:	4602      	mov	r2, r0
 8015912:	4659      	mov	r1, fp
 8015914:	4650      	mov	r0, sl
 8015916:	44ba      	add	sl, r7
 8015918:	f7ff fa52 	bl	8014dc0 <_ZN12_GLOBAL__N_13ryuL15append_d_digitsEmmPc>
 801591c:	f10a 0a01 	add.w	sl, sl, #1
 8015920:	e77a      	b.n	8015818 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x24c>
 8015922:	f10b 0330 	add.w	r3, fp, #48	@ 0x30
 8015926:	f107 0a01 	add.w	sl, r7, #1
 801592a:	7003      	strb	r3, [r0, #0]
 801592c:	e774      	b.n	8015818 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x24c>
 801592e:	460a      	mov	r2, r1
 8015930:	1e51      	subs	r1, r2, #1
 8015932:	b172      	cbz	r2, 8015952 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x386>
 8015934:	f818 3001 	ldrb.w	r3, [r8, r1]
 8015938:	2b2d      	cmp	r3, #45	@ 0x2d
 801593a:	d00b      	beq.n	8015954 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x388>
 801593c:	2b2e      	cmp	r3, #46	@ 0x2e
 801593e:	d0f6      	beq.n	801592e <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x362>
 8015940:	2b39      	cmp	r3, #57	@ 0x39
 8015942:	d119      	bne.n	8015978 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x3ac>
 8015944:	2330      	movs	r3, #48	@ 0x30
 8015946:	f808 3001 	strb.w	r3, [r8, r1]
 801594a:	2401      	movs	r4, #1
 801594c:	e7ef      	b.n	801592e <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x362>
 801594e:	4652      	mov	r2, sl
 8015950:	e7ee      	b.n	8015930 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x364>
 8015952:	2200      	movs	r2, #0
 8015954:	2331      	movs	r3, #49	@ 0x31
 8015956:	f808 3002 	strb.w	r3, [r8, r2]
 801595a:	3501      	adds	r5, #1
 801595c:	e75f      	b.n	801581e <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x252>
 801595e:	bf00      	nop
 8015960:	08032e78 	.word	0x08032e78
 8015964:	0802bbb8 	.word	0x0802bbb8
 8015968:	0802bae8 	.word	0x0802bae8
 801596c:	0802bb2e 	.word	0x0802bb2e
 8015970:	08019530 	.word	0x08019530
 8015974:	08032ef8 	.word	0x08032ef8
 8015978:	2c02      	cmp	r4, #2
 801597a:	d102      	bne.n	8015982 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x3b6>
 801597c:	07da      	lsls	r2, r3, #31
 801597e:	f57f af4e 	bpl.w	801581e <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x252>
 8015982:	3301      	adds	r3, #1
 8015984:	f808 3001 	strb.w	r3, [r8, r1]
 8015988:	e749      	b.n	801581e <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x252>
 801598a:	f831 3015 	ldrh.w	r3, [r1, r5, lsl #1]
 801598e:	f828 3002 	strh.w	r3, [r8, r2]
 8015992:	f10a 0004 	add.w	r0, sl, #4
 8015996:	e765      	b.n	8015864 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x298>
 8015998:	f1b9 0f00 	cmp.w	r9, #0
 801599c:	f47f af00 	bne.w	80157a0 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x1d4>
 80159a0:	46cb      	mov	fp, r9
 80159a2:	465c      	mov	r4, fp
 80159a4:	e6f8      	b.n	8015798 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x1cc>
 80159a6:	2800      	cmp	r0, #0
 80159a8:	db8d      	blt.n	80158c6 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x2fa>
 80159aa:	2401      	movs	r4, #1
 80159ac:	e7a4      	b.n	80158f8 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x32c>
 80159ae:	2800      	cmp	r0, #0
 80159b0:	dba4      	blt.n	80158fc <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x330>
 80159b2:	2400      	movs	r4, #0
 80159b4:	e7a0      	b.n	80158f8 <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi+0x32c>
 80159b6:	bf00      	nop

080159b8 <_ZNKSt17basic_string_viewIcSt11char_traitsIcEE16find_last_not_ofEcj>:
 80159b8:	b510      	push	{r4, lr}
 80159ba:	4604      	mov	r4, r0
 80159bc:	6800      	ldr	r0, [r0, #0]
 80159be:	b150      	cbz	r0, 80159d6 <_ZNKSt17basic_string_viewIcSt11char_traitsIcEE16find_last_not_ofEcj+0x1e>
 80159c0:	3801      	subs	r0, #1
 80159c2:	4290      	cmp	r0, r2
 80159c4:	6863      	ldr	r3, [r4, #4]
 80159c6:	bf28      	it	cs
 80159c8:	4610      	movcs	r0, r2
 80159ca:	5c1a      	ldrb	r2, [r3, r0]
 80159cc:	428a      	cmp	r2, r1
 80159ce:	d101      	bne.n	80159d4 <_ZNKSt17basic_string_viewIcSt11char_traitsIcEE16find_last_not_ofEcj+0x1c>
 80159d0:	3801      	subs	r0, #1
 80159d2:	d2fa      	bcs.n	80159ca <_ZNKSt17basic_string_viewIcSt11char_traitsIcEE16find_last_not_ofEcj+0x12>
 80159d4:	bd10      	pop	{r4, pc}
 80159d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80159da:	e7fb      	b.n	80159d4 <_ZNKSt17basic_string_viewIcSt11char_traitsIcEE16find_last_not_ofEcj+0x1c>

080159dc <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE>:
 80159dc:	b082      	sub	sp, #8
 80159de:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159e2:	ed2d 8b02 	vpush	{d8}
 80159e6:	b089      	sub	sp, #36	@ 0x24
 80159e8:	4681      	mov	r9, r0
 80159ea:	f89d 5058 	ldrb.w	r5, [sp, #88]	@ 0x58
 80159ee:	9315      	str	r3, [sp, #84]	@ 0x54
 80159f0:	4688      	mov	r8, r1
 80159f2:	4692      	mov	sl, r2
 80159f4:	eeb0 8a40 	vmov.f32	s16, s0
 80159f8:	461f      	mov	r7, r3
 80159fa:	b18d      	cbz	r5, 8015a20 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x44>
 80159fc:	2b00      	cmp	r3, #0
 80159fe:	da10      	bge.n	8015a22 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x46>
 8015a00:	2300      	movs	r3, #0
 8015a02:	f88d 3018 	strb.w	r3, [sp, #24]
 8015a06:	9b06      	ldr	r3, [sp, #24]
 8015a08:	9300      	str	r3, [sp, #0]
 8015a0a:	9b05      	ldr	r3, [sp, #20]
 8015a0c:	f7ff ffe6 	bl	80159dc <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE>
 8015a10:	4648      	mov	r0, r9
 8015a12:	b009      	add	sp, #36	@ 0x24
 8015a14:	ecbd 8b02 	vpop	{d8}
 8015a18:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a1c:	b002      	add	sp, #8
 8015a1e:	4770      	bx	lr
 8015a20:	462b      	mov	r3, r5
 8015a22:	f10d 0b14 	add.w	fp, sp, #20
 8015a26:	9300      	str	r3, [sp, #0]
 8015a28:	eeb0 0a48 	vmov.f32	s0, s16
 8015a2c:	2304      	movs	r3, #4
 8015a2e:	4652      	mov	r2, sl
 8015a30:	4641      	mov	r1, r8
 8015a32:	4658      	mov	r0, fp
 8015a34:	f7ff fd32 	bl	801549c <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati>
 8015a38:	f89d 301c 	ldrb.w	r3, [sp, #28]
 8015a3c:	b123      	cbz	r3, 8015a48 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x6c>
 8015a3e:	e89b 0003 	ldmia.w	fp, {r0, r1}
 8015a42:	e889 0003 	stmia.w	r9, {r0, r1}
 8015a46:	e7e3      	b.n	8015a10 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x34>
 8015a48:	ee18 1a10 	vmov	r1, s16
 8015a4c:	f3c1 50c7 	ubfx	r0, r1, #23, #8
 8015a50:	0fca      	lsrs	r2, r1, #31
 8015a52:	2800      	cmp	r0, #0
 8015a54:	d044      	beq.n	8015ae0 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x104>
 8015a56:	f1a0 037f 	sub.w	r3, r0, #127	@ 0x7f
 8015a5a:	4c58      	ldr	r4, [pc, #352]	@ (8015bbc <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x1e0>)
 8015a5c:	ea04 0441 	and.w	r4, r4, r1, lsl #1
 8015a60:	2800      	cmp	r0, #0
 8015a62:	d040      	beq.n	8015ae6 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x10a>
 8015a64:	f044 7480 	orr.w	r4, r4, #16777216	@ 0x1000000
 8015a68:	fa94 f1a4 	rbit	r1, r4
 8015a6c:	fab1 f181 	clz	r1, r1
 8015a70:	1089      	asrs	r1, r1, #2
 8015a72:	f1c1 0106 	rsb	r1, r1, #6
 8015a76:	2d00      	cmp	r5, #0
 8015a78:	d039      	beq.n	8015aee <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x112>
 8015a7a:	42b9      	cmp	r1, r7
 8015a7c:	dd38      	ble.n	8015af0 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x114>
 8015a7e:	0061      	lsls	r1, r4, #1
 8015a80:	1e4e      	subs	r6, r1, #1
 8015a82:	4326      	orrs	r6, r4
 8015a84:	400e      	ands	r6, r1
 8015a86:	f1c7 0106 	rsb	r1, r7, #6
 8015a8a:	0089      	lsls	r1, r1, #2
 8015a8c:	40ce      	lsrs	r6, r1
 8015a8e:	40cc      	lsrs	r4, r1
 8015a90:	f016 0601 	ands.w	r6, r6, #1
 8015a94:	fa04 f401 	lsl.w	r4, r4, r1
 8015a98:	d004      	beq.n	8015aa4 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0xc8>
 8015a9a:	2001      	movs	r0, #1
 8015a9c:	fa00 f101 	lsl.w	r1, r0, r1
 8015aa0:	440c      	add	r4, r1
 8015aa2:	2600      	movs	r6, #0
 8015aa4:	19bd      	adds	r5, r7, r6
 8015aa6:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 8015aaa:	2d00      	cmp	r5, #0
 8015aac:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8015ab0:	bfd4      	ite	le
 8015ab2:	1c51      	addle	r1, r2, #1
 8015ab4:	1c91      	addgt	r1, r2, #2
 8015ab6:	2863      	cmp	r0, #99	@ 0x63
 8015ab8:	4439      	add	r1, r7
 8015aba:	dc1c      	bgt.n	8015af6 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x11a>
 8015abc:	280a      	cmp	r0, #10
 8015abe:	bfb4      	ite	lt
 8015ac0:	2003      	movlt	r0, #3
 8015ac2:	2004      	movge	r0, #4
 8015ac4:	4401      	add	r1, r0
 8015ac6:	ebaa 0008 	sub.w	r0, sl, r8
 8015aca:	4288      	cmp	r0, r1
 8015acc:	db02      	blt.n	8015ad4 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0xf8>
 8015ace:	1a40      	subs	r0, r0, r1
 8015ad0:	42b0      	cmp	r0, r6
 8015ad2:	da12      	bge.n	8015afa <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x11e>
 8015ad4:	238b      	movs	r3, #139	@ 0x8b
 8015ad6:	f8c9 a000 	str.w	sl, [r9]
 8015ada:	f8c9 3004 	str.w	r3, [r9, #4]
 8015ade:	e797      	b.n	8015a10 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x34>
 8015ae0:	f06f 037d 	mvn.w	r3, #125	@ 0x7d
 8015ae4:	e7b9      	b.n	8015a5a <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x7e>
 8015ae6:	2c00      	cmp	r4, #0
 8015ae8:	d1be      	bne.n	8015a68 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x8c>
 8015aea:	2120      	movs	r1, #32
 8015aec:	e7c0      	b.n	8015a70 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x94>
 8015aee:	460f      	mov	r7, r1
 8015af0:	1a7e      	subs	r6, r7, r1
 8015af2:	460f      	mov	r7, r1
 8015af4:	e7d6      	b.n	8015aa4 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0xc8>
 8015af6:	2005      	movs	r0, #5
 8015af8:	e7e4      	b.n	8015ac4 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0xe8>
 8015afa:	b112      	cbz	r2, 8015b02 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x126>
 8015afc:	222d      	movs	r2, #45	@ 0x2d
 8015afe:	f808 2b01 	strb.w	r2, [r8], #1
 8015b02:	0e22      	lsrs	r2, r4, #24
 8015b04:	3230      	adds	r2, #48	@ 0x30
 8015b06:	2d00      	cmp	r5, #0
 8015b08:	f888 2000 	strb.w	r2, [r8]
 8015b0c:	dc16      	bgt.n	8015b3c <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x160>
 8015b0e:	f108 0501 	add.w	r5, r8, #1
 8015b12:	b13e      	cbz	r6, 8015b24 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x148>
 8015b14:	4628      	mov	r0, r5
 8015b16:	4632      	mov	r2, r6
 8015b18:	2130      	movs	r1, #48	@ 0x30
 8015b1a:	9303      	str	r3, [sp, #12]
 8015b1c:	f001 f8e1 	bl	8016ce2 <memset>
 8015b20:	9b03      	ldr	r3, [sp, #12]
 8015b22:	4435      	add	r5, r6
 8015b24:	2270      	movs	r2, #112	@ 0x70
 8015b26:	2b00      	cmp	r3, #0
 8015b28:	702a      	strb	r2, [r5, #0]
 8015b2a:	da32      	bge.n	8015b92 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x1b6>
 8015b2c:	1c6a      	adds	r2, r5, #1
 8015b2e:	4592      	cmp	sl, r2
 8015b30:	d13a      	bne.n	8015ba8 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x1cc>
 8015b32:	f8cd a014 	str.w	sl, [sp, #20]
 8015b36:	238b      	movs	r3, #139	@ 0x8b
 8015b38:	9306      	str	r3, [sp, #24]
 8015b3a:	e780      	b.n	8015a3e <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x62>
 8015b3c:	222e      	movs	r2, #46	@ 0x2e
 8015b3e:	2f00      	cmp	r7, #0
 8015b40:	f108 0502 	add.w	r5, r8, #2
 8015b44:	f888 2001 	strb.w	r2, [r8, #1]
 8015b48:	dde3      	ble.n	8015b12 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x136>
 8015b4a:	f8df c074 	ldr.w	ip, [pc, #116]	@ 8015bc0 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x1e4>
 8015b4e:	f024 7440 	bic.w	r4, r4, #50331648	@ 0x3000000
 8015b52:	2100      	movs	r1, #0
 8015b54:	f06f 0003 	mvn.w	r0, #3
 8015b58:	f04f 0e0f 	mov.w	lr, #15
 8015b5c:	b954      	cbnz	r4, 8015b74 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x198>
 8015b5e:	1a7f      	subs	r7, r7, r1
 8015b60:	d0d7      	beq.n	8015b12 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x136>
 8015b62:	4628      	mov	r0, r5
 8015b64:	463a      	mov	r2, r7
 8015b66:	2130      	movs	r1, #48	@ 0x30
 8015b68:	9303      	str	r3, [sp, #12]
 8015b6a:	443d      	add	r5, r7
 8015b6c:	f001 f8b9 	bl	8016ce2 <memset>
 8015b70:	9b03      	ldr	r3, [sp, #12]
 8015b72:	e7ce      	b.n	8015b12 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x136>
 8015b74:	fb00 f201 	mul.w	r2, r0, r1
 8015b78:	3214      	adds	r2, #20
 8015b7a:	fa24 f802 	lsr.w	r8, r4, r2
 8015b7e:	fa0e f202 	lsl.w	r2, lr, r2
 8015b82:	f81c 8008 	ldrb.w	r8, [ip, r8]
 8015b86:	f805 8b01 	strb.w	r8, [r5], #1
 8015b8a:	3101      	adds	r1, #1
 8015b8c:	ea24 0402 	bic.w	r4, r4, r2
 8015b90:	e7e4      	b.n	8015b5c <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x180>
 8015b92:	1ca9      	adds	r1, r5, #2
 8015b94:	222b      	movs	r2, #43	@ 0x2b
 8015b96:	458a      	cmp	sl, r1
 8015b98:	706a      	strb	r2, [r5, #1]
 8015b9a:	d0ca      	beq.n	8015b32 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x156>
 8015b9c:	b943      	cbnz	r3, 8015bb0 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x1d4>
 8015b9e:	2230      	movs	r2, #48	@ 0x30
 8015ba0:	70aa      	strb	r2, [r5, #2]
 8015ba2:	3503      	adds	r5, #3
 8015ba4:	9505      	str	r5, [sp, #20]
 8015ba6:	e7c7      	b.n	8015b38 <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x15c>
 8015ba8:	222d      	movs	r2, #45	@ 0x2d
 8015baa:	1ca9      	adds	r1, r5, #2
 8015bac:	706a      	strb	r2, [r5, #1]
 8015bae:	425b      	negs	r3, r3
 8015bb0:	4652      	mov	r2, sl
 8015bb2:	4658      	mov	r0, fp
 8015bb4:	f7ec fd72 	bl	800269c <_ZNSt8__detail13__to_chars_10IjEENSt9enable_ifIXsrSt5__or_IJS2_IJSt7is_sameINSt9remove_cvIT_E4typeEaES3_IS7_sES3_IS7_iES3_IS7_lES3_IS7_xEEES2_IJS3_IS7_hES3_IS7_tES3_IS7_jES3_IS7_mES3_IS7_yEEES3_IcS7_EEE5valueESt15to_chars_resultE4typeEPcSP_S5_>
 8015bb8:	e741      	b.n	8015a3e <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE+0x62>
 8015bba:	bf00      	nop
 8015bbc:	00fffffe 	.word	0x00fffffe
 8015bc0:	0801951d 	.word	0x0801951d

08015bc4 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati>:
 8015bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015bc8:	b08b      	sub	sp, #44	@ 0x2c
 8015bca:	af02      	add	r7, sp, #8
 8015bcc:	2b04      	cmp	r3, #4
 8015bce:	ee10 aa10 	vmov	sl, s0
 8015bd2:	6cbd      	ldr	r5, [r7, #72]	@ 0x48
 8015bd4:	60fa      	str	r2, [r7, #12]
 8015bd6:	4680      	mov	r8, r0
 8015bd8:	4689      	mov	r9, r1
 8015bda:	469b      	mov	fp, r3
 8015bdc:	d10c      	bne.n	8015bf8 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x34>
 8015bde:	2301      	movs	r3, #1
 8015be0:	763b      	strb	r3, [r7, #24]
 8015be2:	69bb      	ldr	r3, [r7, #24]
 8015be4:	617d      	str	r5, [r7, #20]
 8015be6:	9300      	str	r3, [sp, #0]
 8015be8:	697b      	ldr	r3, [r7, #20]
 8015bea:	f7ff fef7 	bl	80159dc <_ZSt23__floating_to_chars_hexIfESt15to_chars_resultPcS1_T_St8optionalIiE>
 8015bee:	4640      	mov	r0, r8
 8015bf0:	3724      	adds	r7, #36	@ 0x24
 8015bf2:	46bd      	mov	sp, r7
 8015bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015bf8:	2d00      	cmp	r5, #0
 8015bfa:	da04      	bge.n	8015c06 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x42>
 8015bfc:	2406      	movs	r4, #6
 8015bfe:	9400      	str	r4, [sp, #0]
 8015c00:	f7ff ffe0 	bl	8015bc4 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati>
 8015c04:	e7f3      	b.n	8015bee <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x2a>
 8015c06:	9500      	str	r5, [sp, #0]
 8015c08:	f107 0014 	add.w	r0, r7, #20
 8015c0c:	f7ff fc46 	bl	801549c <_ZSt22__handle_special_valueIfESt8optionalISt15to_chars_resultEPcS3_T_St12chars_formati>
 8015c10:	7f3b      	ldrb	r3, [r7, #28]
 8015c12:	b133      	cbz	r3, 8015c22 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x5e>
 8015c14:	f107 0314 	add.w	r3, r7, #20
 8015c18:	e893 0003 	ldmia.w	r3, {r0, r1}
 8015c1c:	e888 0003 	stmia.w	r8, {r0, r1}
 8015c20:	e7e5      	b.n	8015bee <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x2a>
 8015c22:	4654      	mov	r4, sl
 8015c24:	f3ca 53c7 	ubfx	r3, sl, #23, #8
 8015c28:	0fe4      	lsrs	r4, r4, #31
 8015c2a:	b3b3      	cbz	r3, 8015c9a <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0xd6>
 8015c2c:	3b7f      	subs	r3, #127	@ 0x7f
 8015c2e:	f240 122d 	movw	r2, #301	@ 0x12d
 8015c32:	2b00      	cmp	r3, #0
 8015c34:	fb03 f202 	mul.w	r2, r3, r2
 8015c38:	db31      	blt.n	8015c9e <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0xda>
 8015c3a:	f202 32e7 	addw	r2, r2, #999	@ 0x3e7
 8015c3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8015c42:	fbb2 f2f3 	udiv	r2, r2, r3
 8015c46:	1c50      	adds	r0, r2, #1
 8015c48:	2818      	cmp	r0, #24
 8015c4a:	bfb8      	it	lt
 8015c4c:	2018      	movlt	r0, #24
 8015c4e:	2118      	movs	r1, #24
 8015c50:	68fb      	ldr	r3, [r7, #12]
 8015c52:	f1bb 0f01 	cmp.w	fp, #1
 8015c56:	eba3 0309 	sub.w	r3, r3, r9
 8015c5a:	d14f      	bne.n	8015cfc <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x138>
 8015c5c:	42a8      	cmp	r0, r5
 8015c5e:	bfa8      	it	ge
 8015c60:	4628      	movge	r0, r5
 8015c62:	4606      	mov	r6, r0
 8015c64:	bb70      	cbnz	r0, 8015cc4 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x100>
 8015c66:	3401      	adds	r4, #1
 8015c68:	3404      	adds	r4, #4
 8015c6a:	42a3      	cmp	r3, r4
 8015c6c:	db2d      	blt.n	8015cca <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x106>
 8015c6e:	1bad      	subs	r5, r5, r6
 8015c70:	1b1c      	subs	r4, r3, r4
 8015c72:	42ac      	cmp	r4, r5
 8015c74:	db29      	blt.n	8015cca <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x106>
 8015c76:	4650      	mov	r0, sl
 8015c78:	f7ea fc8e 	bl	8000598 <__aeabi_f2d>
 8015c7c:	2200      	movs	r2, #0
 8015c7e:	ec41 0b10 	vmov	d0, r0, r1
 8015c82:	4649      	mov	r1, r9
 8015c84:	4630      	mov	r0, r6
 8015c86:	f7ff fca1 	bl	80155cc <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi>
 8015c8a:	2d00      	cmp	r5, #0
 8015c8c:	eb09 0400 	add.w	r4, r9, r0
 8015c90:	dc22      	bgt.n	8015cd8 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x114>
 8015c92:	f8c8 4000 	str.w	r4, [r8]
 8015c96:	2300      	movs	r3, #0
 8015c98:	e01b      	b.n	8015cd2 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x10e>
 8015c9a:	f06f 037d 	mvn.w	r3, #125	@ 0x7d
 8015c9e:	f240 122d 	movw	r2, #301	@ 0x12d
 8015ca2:	435a      	muls	r2, r3
 8015ca4:	eba3 00c3 	sub.w	r0, r3, r3, lsl #3
 8015ca8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8015cac:	f2a2 32e7 	subw	r2, r2, #999	@ 0x3e7
 8015cb0:	3809      	subs	r0, #9
 8015cb2:	fb92 f2f1 	sdiv	r2, r2, r1
 8015cb6:	210a      	movs	r1, #10
 8015cb8:	fb90 f0f1 	sdiv	r0, r0, r1
 8015cbc:	f1c3 0118 	rsb	r1, r3, #24
 8015cc0:	301a      	adds	r0, #26
 8015cc2:	e7c5      	b.n	8015c50 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x8c>
 8015cc4:	3402      	adds	r4, #2
 8015cc6:	4404      	add	r4, r0
 8015cc8:	e7ce      	b.n	8015c68 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0xa4>
 8015cca:	68fb      	ldr	r3, [r7, #12]
 8015ccc:	f8c8 3000 	str.w	r3, [r8]
 8015cd0:	238b      	movs	r3, #139	@ 0x8b
 8015cd2:	f8c8 3004 	str.w	r3, [r8, #4]
 8015cd6:	e78a      	b.n	8015bee <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x2a>
 8015cd8:	f814 3c05 	ldrb.w	r3, [r4, #-5]
 8015cdc:	2b65      	cmp	r3, #101	@ 0x65
 8015cde:	bf0c      	ite	eq
 8015ce0:	1f66      	subeq	r6, r4, #5
 8015ce2:	1f26      	subne	r6, r4, #4
 8015ce4:	1ba2      	subs	r2, r4, r6
 8015ce6:	4631      	mov	r1, r6
 8015ce8:	1970      	adds	r0, r6, r5
 8015cea:	f000 ffe0 	bl	8016cae <memmove>
 8015cee:	462a      	mov	r2, r5
 8015cf0:	2130      	movs	r1, #48	@ 0x30
 8015cf2:	4630      	mov	r0, r6
 8015cf4:	f000 fff5 	bl	8016ce2 <memset>
 8015cf8:	442c      	add	r4, r5
 8015cfa:	e7ca      	b.n	8015c92 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0xce>
 8015cfc:	f1bb 0f02 	cmp.w	fp, #2
 8015d00:	d151      	bne.n	8015da6 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x1e2>
 8015d02:	42a9      	cmp	r1, r5
 8015d04:	bfa8      	it	ge
 8015d06:	4629      	movge	r1, r5
 8015d08:	2a00      	cmp	r2, #0
 8015d0a:	bfa8      	it	ge
 8015d0c:	1912      	addge	r2, r2, r4
 8015d0e:	460e      	mov	r6, r1
 8015d10:	eba5 0501 	sub.w	r5, r5, r1
 8015d14:	bfac      	ite	ge
 8015d16:	3201      	addge	r2, #1
 8015d18:	1c62      	addlt	r2, r4, #1
 8015d1a:	b109      	cbz	r1, 8015d20 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x15c>
 8015d1c:	3101      	adds	r1, #1
 8015d1e:	440a      	add	r2, r1
 8015d20:	4293      	cmp	r3, r2
 8015d22:	db18      	blt.n	8015d56 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x192>
 8015d24:	1a99      	subs	r1, r3, r2
 8015d26:	42a9      	cmp	r1, r5
 8015d28:	db15      	blt.n	8015d56 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x192>
 8015d2a:	4650      	mov	r0, sl
 8015d2c:	f7ea fc34 	bl	8000598 <__aeabi_f2d>
 8015d30:	ec41 0b10 	vmov	d0, r0, r1
 8015d34:	4630      	mov	r0, r6
 8015d36:	4649      	mov	r1, r9
 8015d38:	f7ff fa04 	bl	8015144 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc>
 8015d3c:	4606      	mov	r6, r0
 8015d3e:	2d00      	cmp	r5, #0
 8015d40:	444e      	add	r6, r9
 8015d42:	dd05      	ble.n	8015d50 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x18c>
 8015d44:	4630      	mov	r0, r6
 8015d46:	462a      	mov	r2, r5
 8015d48:	2130      	movs	r1, #48	@ 0x30
 8015d4a:	f000 ffca 	bl	8016ce2 <memset>
 8015d4e:	442e      	add	r6, r5
 8015d50:	f8c8 6000 	str.w	r6, [r8]
 8015d54:	e79f      	b.n	8015c96 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0xd2>
 8015d56:	3207      	adds	r2, #7
 8015d58:	f022 0207 	bic.w	r2, r2, #7
 8015d5c:	466c      	mov	r4, sp
 8015d5e:	4650      	mov	r0, sl
 8015d60:	ebad 0d02 	sub.w	sp, sp, r2
 8015d64:	60bb      	str	r3, [r7, #8]
 8015d66:	f7ea fc17 	bl	8000598 <__aeabi_f2d>
 8015d6a:	f10d 0b08 	add.w	fp, sp, #8
 8015d6e:	ec41 0b10 	vmov	d0, r0, r1
 8015d72:	4630      	mov	r0, r6
 8015d74:	4659      	mov	r1, fp
 8015d76:	f7ff f9e5 	bl	8015144 <_ZN12_GLOBAL__N_13ryu18d2fixed_buffered_nEdmPc>
 8015d7a:	68bb      	ldr	r3, [r7, #8]
 8015d7c:	4283      	cmp	r3, r0
 8015d7e:	4606      	mov	r6, r0
 8015d80:	db02      	blt.n	8015d88 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x1c4>
 8015d82:	1a1b      	subs	r3, r3, r0
 8015d84:	42ab      	cmp	r3, r5
 8015d86:	da07      	bge.n	8015d98 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x1d4>
 8015d88:	68fb      	ldr	r3, [r7, #12]
 8015d8a:	f8c8 3000 	str.w	r3, [r8]
 8015d8e:	238b      	movs	r3, #139	@ 0x8b
 8015d90:	f8c8 3004 	str.w	r3, [r8, #4]
 8015d94:	46a5      	mov	sp, r4
 8015d96:	e72a      	b.n	8015bee <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x2a>
 8015d98:	4602      	mov	r2, r0
 8015d9a:	4659      	mov	r1, fp
 8015d9c:	4648      	mov	r0, r9
 8015d9e:	f001 f8ba 	bl	8016f16 <memcpy>
 8015da2:	46a5      	mov	sp, r4
 8015da4:	e7cb      	b.n	8015d3e <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x17a>
 8015da6:	3001      	adds	r0, #1
 8015da8:	4285      	cmp	r5, r0
 8015daa:	bfa8      	it	ge
 8015dac:	4605      	movge	r5, r0
 8015dae:	f105 0313 	add.w	r3, r5, #19
 8015db2:	f023 0307 	bic.w	r3, r3, #7
 8015db6:	2d00      	cmp	r5, #0
 8015db8:	f8c7 d008 	str.w	sp, [r7, #8]
 8015dbc:	4650      	mov	r0, sl
 8015dbe:	ebad 0d03 	sub.w	sp, sp, r3
 8015dc2:	bf08      	it	eq
 8015dc4:	2501      	moveq	r5, #1
 8015dc6:	f7ea fbe7 	bl	8000598 <__aeabi_f2d>
 8015dca:	f10d 0b0c 	add.w	fp, sp, #12
 8015dce:	1e6e      	subs	r6, r5, #1
 8015dd0:	ec41 0b10 	vmov	d0, r0, r1
 8015dd4:	f107 0210 	add.w	r2, r7, #16
 8015dd8:	4659      	mov	r1, fp
 8015dda:	4630      	mov	r0, r6
 8015ddc:	f7ff fbf6 	bl	80155cc <_ZN12_GLOBAL__N_13ryu16d2exp_buffered_nEdmPcPi>
 8015de0:	693a      	ldr	r2, [r7, #16]
 8015de2:	1d11      	adds	r1, r2, #4
 8015de4:	4682      	mov	sl, r0
 8015de6:	db5f      	blt.n	8015ea8 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x2e4>
 8015de8:	42aa      	cmp	r2, r5
 8015dea:	da5d      	bge.n	8015ea8 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x2e4>
 8015dec:	2a00      	cmp	r2, #0
 8015dee:	da36      	bge.n	8015e5e <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x29a>
 8015df0:	eb0b 0304 	add.w	r3, fp, r4
 8015df4:	f81b 2004 	ldrb.w	r2, [fp, r4]
 8015df8:	705a      	strb	r2, [r3, #1]
 8015dfa:	693b      	ldr	r3, [r7, #16]
 8015dfc:	449b      	add	fp, r3
 8015dfe:	4658      	mov	r0, fp
 8015e00:	b114      	cbz	r4, 8015e08 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x244>
 8015e02:	232d      	movs	r3, #45	@ 0x2d
 8015e04:	f800 3b01 	strb.w	r3, [r0], #1
 8015e08:	232e      	movs	r3, #46	@ 0x2e
 8015e0a:	2130      	movs	r1, #48	@ 0x30
 8015e0c:	7043      	strb	r3, [r0, #1]
 8015e0e:	7001      	strb	r1, [r0, #0]
 8015e10:	693a      	ldr	r2, [r7, #16]
 8015e12:	3002      	adds	r0, #2
 8015e14:	43d2      	mvns	r2, r2
 8015e16:	f000 ff64 	bl	8016ce2 <memset>
 8015e1a:	693b      	ldr	r3, [r7, #16]
 8015e1c:	f1aa 0a04 	sub.w	sl, sl, #4
 8015e20:	2d01      	cmp	r5, #1
 8015e22:	ebaa 0a03 	sub.w	sl, sl, r3
 8015e26:	d101      	bne.n	8015e2c <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x268>
 8015e28:	f10a 0a01 	add.w	sl, sl, #1
 8015e2c:	693b      	ldr	r3, [r7, #16]
 8015e2e:	3301      	adds	r3, #1
 8015e30:	1aed      	subs	r5, r5, r3
 8015e32:	2d00      	cmp	r5, #0
 8015e34:	dc2d      	bgt.n	8015e92 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x2ce>
 8015e36:	68fb      	ldr	r3, [r7, #12]
 8015e38:	eba3 0309 	sub.w	r3, r3, r9
 8015e3c:	4553      	cmp	r3, sl
 8015e3e:	db31      	blt.n	8015ea4 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x2e0>
 8015e40:	4652      	mov	r2, sl
 8015e42:	4659      	mov	r1, fp
 8015e44:	4648      	mov	r0, r9
 8015e46:	f001 f866 	bl	8016f16 <memcpy>
 8015e4a:	eb09 030a 	add.w	r3, r9, sl
 8015e4e:	60fb      	str	r3, [r7, #12]
 8015e50:	2300      	movs	r3, #0
 8015e52:	68fa      	ldr	r2, [r7, #12]
 8015e54:	e9c8 2300 	strd	r2, r3, [r8]
 8015e58:	f8d7 d008 	ldr.w	sp, [r7, #8]
 8015e5c:	e6c7      	b.n	8015bee <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x2a>
 8015e5e:	2d01      	cmp	r5, #1
 8015e60:	d102      	bne.n	8015e68 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x2a4>
 8015e62:	f1a0 0a04 	sub.w	sl, r0, #4
 8015e66:	e7e1      	b.n	8015e2c <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x268>
 8015e68:	3401      	adds	r4, #1
 8015e6a:	445c      	add	r4, fp
 8015e6c:	1c61      	adds	r1, r4, #1
 8015e6e:	4620      	mov	r0, r4
 8015e70:	f000 ff1d 	bl	8016cae <memmove>
 8015e74:	693b      	ldr	r3, [r7, #16]
 8015e76:	222e      	movs	r2, #46	@ 0x2e
 8015e78:	54e2      	strb	r2, [r4, r3]
 8015e7a:	693b      	ldr	r3, [r7, #16]
 8015e7c:	2b63      	cmp	r3, #99	@ 0x63
 8015e7e:	bfcc      	ite	gt
 8015e80:	f1aa 0a05 	subgt.w	sl, sl, #5
 8015e84:	f1aa 0a04 	suble.w	sl, sl, #4
 8015e88:	429e      	cmp	r6, r3
 8015e8a:	bf08      	it	eq
 8015e8c:	f10a 3aff 	addeq.w	sl, sl, #4294967295	@ 0xffffffff
 8015e90:	e7cc      	b.n	8015e2c <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x268>
 8015e92:	ebaa 0505 	sub.w	r5, sl, r5
 8015e96:	3d01      	subs	r5, #1
 8015e98:	445d      	add	r5, fp
 8015e9a:	2602      	movs	r6, #2
 8015e9c:	e009      	b.n	8015eb2 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x2ee>
 8015e9e:	eb0b 040a 	add.w	r4, fp, sl
 8015ea2:	e015      	b.n	8015ed0 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x30c>
 8015ea4:	238b      	movs	r3, #139	@ 0x8b
 8015ea6:	e7d4      	b.n	8015e52 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x28e>
 8015ea8:	2e00      	cmp	r6, #0
 8015eaa:	d0c4      	beq.n	8015e36 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x272>
 8015eac:	1c65      	adds	r5, r4, #1
 8015eae:	445d      	add	r5, fp
 8015eb0:	2601      	movs	r6, #1
 8015eb2:	2e01      	cmp	r6, #1
 8015eb4:	f105 0301 	add.w	r3, r5, #1
 8015eb8:	d1f1      	bne.n	8015e9e <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x2da>
 8015eba:	f1aa 0205 	sub.w	r2, sl, #5
 8015ebe:	eb0b 0402 	add.w	r4, fp, r2
 8015ec2:	f81b 2002 	ldrb.w	r2, [fp, r2]
 8015ec6:	2a65      	cmp	r2, #101	@ 0x65
 8015ec8:	d002      	beq.n	8015ed0 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x30c>
 8015eca:	f1aa 0404 	sub.w	r4, sl, #4
 8015ece:	445c      	add	r4, fp
 8015ed0:	1ae2      	subs	r2, r4, r3
 8015ed2:	e9c7 2305 	strd	r2, r3, [r7, #20]
 8015ed6:	2130      	movs	r1, #48	@ 0x30
 8015ed8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015edc:	f107 0014 	add.w	r0, r7, #20
 8015ee0:	607b      	str	r3, [r7, #4]
 8015ee2:	f7ff fd69 	bl	80159b8 <_ZNKSt17basic_string_viewIcSt11char_traitsIcEE16find_last_not_ofEcj>
 8015ee6:	1c43      	adds	r3, r0, #1
 8015ee8:	bf1e      	ittt	ne
 8015eea:	687b      	ldrne	r3, [r7, #4]
 8015eec:	3001      	addne	r0, #1
 8015eee:	181d      	addne	r5, r3, r0
 8015ef0:	2e01      	cmp	r6, #1
 8015ef2:	d106      	bne.n	8015f02 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x33e>
 8015ef4:	eb0b 020a 	add.w	r2, fp, sl
 8015ef8:	1b12      	subs	r2, r2, r4
 8015efa:	4621      	mov	r1, r4
 8015efc:	4628      	mov	r0, r5
 8015efe:	f000 fed6 	bl	8016cae <memmove>
 8015f02:	1b64      	subs	r4, r4, r5
 8015f04:	ebaa 0a04 	sub.w	sl, sl, r4
 8015f08:	e795      	b.n	8015e36 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati+0x272>

08015f0a <_ZSt8to_charsPcS_fSt12chars_formati>:
 8015f0a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015f0c:	9d06      	ldr	r5, [sp, #24]
 8015f0e:	9500      	str	r5, [sp, #0]
 8015f10:	4604      	mov	r4, r0
 8015f12:	f7ff fe57 	bl	8015bc4 <_ZSt29__floating_to_chars_precisionIfESt15to_chars_resultPcS1_T_St12chars_formati>
 8015f16:	4620      	mov	r0, r4
 8015f18:	b003      	add	sp, #12
 8015f1a:	bd30      	pop	{r4, r5, pc}

08015f1c <expf>:
 8015f1c:	b508      	push	{r3, lr}
 8015f1e:	ed2d 8b02 	vpush	{d8}
 8015f22:	eef0 8a40 	vmov.f32	s17, s0
 8015f26:	f000 f839 	bl	8015f9c <__ieee754_expf>
 8015f2a:	eeb0 8a40 	vmov.f32	s16, s0
 8015f2e:	eeb0 0a68 	vmov.f32	s0, s17
 8015f32:	f000 f829 	bl	8015f88 <finitef>
 8015f36:	b160      	cbz	r0, 8015f52 <expf+0x36>
 8015f38:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8015f78 <expf+0x5c>
 8015f3c:	eef4 8ae7 	vcmpe.f32	s17, s15
 8015f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f44:	dd0a      	ble.n	8015f5c <expf+0x40>
 8015f46:	f000 ffb9 	bl	8016ebc <__errno>
 8015f4a:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8015f7c <expf+0x60>
 8015f4e:	2322      	movs	r3, #34	@ 0x22
 8015f50:	6003      	str	r3, [r0, #0]
 8015f52:	eeb0 0a48 	vmov.f32	s0, s16
 8015f56:	ecbd 8b02 	vpop	{d8}
 8015f5a:	bd08      	pop	{r3, pc}
 8015f5c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8015f80 <expf+0x64>
 8015f60:	eef4 8ae7 	vcmpe.f32	s17, s15
 8015f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f68:	d5f3      	bpl.n	8015f52 <expf+0x36>
 8015f6a:	f000 ffa7 	bl	8016ebc <__errno>
 8015f6e:	2322      	movs	r3, #34	@ 0x22
 8015f70:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8015f84 <expf+0x68>
 8015f74:	6003      	str	r3, [r0, #0]
 8015f76:	e7ec      	b.n	8015f52 <expf+0x36>
 8015f78:	42b17217 	.word	0x42b17217
 8015f7c:	7f800000 	.word	0x7f800000
 8015f80:	c2cff1b5 	.word	0xc2cff1b5
 8015f84:	00000000 	.word	0x00000000

08015f88 <finitef>:
 8015f88:	ee10 3a10 	vmov	r3, s0
 8015f8c:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8015f90:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8015f94:	bfac      	ite	ge
 8015f96:	2000      	movge	r0, #0
 8015f98:	2001      	movlt	r0, #1
 8015f9a:	4770      	bx	lr

08015f9c <__ieee754_expf>:
 8015f9c:	ee10 2a10 	vmov	r2, s0
 8015fa0:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 8015fa4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8015fa8:	d902      	bls.n	8015fb0 <__ieee754_expf+0x14>
 8015faa:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015fae:	4770      	bx	lr
 8015fb0:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8015fb4:	d106      	bne.n	8015fc4 <__ieee754_expf+0x28>
 8015fb6:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 80160f0 <__ieee754_expf+0x154>
 8015fba:	2900      	cmp	r1, #0
 8015fbc:	bf18      	it	ne
 8015fbe:	eeb0 0a67 	vmovne.f32	s0, s15
 8015fc2:	4770      	bx	lr
 8015fc4:	484b      	ldr	r0, [pc, #300]	@ (80160f4 <__ieee754_expf+0x158>)
 8015fc6:	4282      	cmp	r2, r0
 8015fc8:	dd02      	ble.n	8015fd0 <__ieee754_expf+0x34>
 8015fca:	2000      	movs	r0, #0
 8015fcc:	f000 b8d4 	b.w	8016178 <__math_oflowf>
 8015fd0:	2a00      	cmp	r2, #0
 8015fd2:	da05      	bge.n	8015fe0 <__ieee754_expf+0x44>
 8015fd4:	4a48      	ldr	r2, [pc, #288]	@ (80160f8 <__ieee754_expf+0x15c>)
 8015fd6:	4293      	cmp	r3, r2
 8015fd8:	d902      	bls.n	8015fe0 <__ieee754_expf+0x44>
 8015fda:	2000      	movs	r0, #0
 8015fdc:	f000 b8c6 	b.w	801616c <__math_uflowf>
 8015fe0:	4a46      	ldr	r2, [pc, #280]	@ (80160fc <__ieee754_expf+0x160>)
 8015fe2:	4293      	cmp	r3, r2
 8015fe4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8015fe8:	d952      	bls.n	8016090 <__ieee754_expf+0xf4>
 8015fea:	4a45      	ldr	r2, [pc, #276]	@ (8016100 <__ieee754_expf+0x164>)
 8015fec:	4293      	cmp	r3, r2
 8015fee:	ea4f 0281 	mov.w	r2, r1, lsl #2
 8015ff2:	d834      	bhi.n	801605e <__ieee754_expf+0xc2>
 8015ff4:	4b43      	ldr	r3, [pc, #268]	@ (8016104 <__ieee754_expf+0x168>)
 8015ff6:	4413      	add	r3, r2
 8015ff8:	ed93 7a00 	vldr	s14, [r3]
 8015ffc:	4b42      	ldr	r3, [pc, #264]	@ (8016108 <__ieee754_expf+0x16c>)
 8015ffe:	4413      	add	r3, r2
 8016000:	ee30 7a47 	vsub.f32	s14, s0, s14
 8016004:	f1c1 0201 	rsb	r2, r1, #1
 8016008:	edd3 7a00 	vldr	s15, [r3]
 801600c:	1a52      	subs	r2, r2, r1
 801600e:	ee37 0a67 	vsub.f32	s0, s14, s15
 8016012:	ee20 6a00 	vmul.f32	s12, s0, s0
 8016016:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 801610c <__ieee754_expf+0x170>
 801601a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8016110 <__ieee754_expf+0x174>
 801601e:	eee6 6a05 	vfma.f32	s13, s12, s10
 8016022:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8016114 <__ieee754_expf+0x178>
 8016026:	eea6 5a86 	vfma.f32	s10, s13, s12
 801602a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8016118 <__ieee754_expf+0x17c>
 801602e:	eee5 6a06 	vfma.f32	s13, s10, s12
 8016032:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 801611c <__ieee754_expf+0x180>
 8016036:	eea6 5a86 	vfma.f32	s10, s13, s12
 801603a:	eef0 6a40 	vmov.f32	s13, s0
 801603e:	eee5 6a46 	vfms.f32	s13, s10, s12
 8016042:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8016046:	ee20 5a26 	vmul.f32	s10, s0, s13
 801604a:	bb92      	cbnz	r2, 80160b2 <__ieee754_expf+0x116>
 801604c:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8016050:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8016054:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8016058:	ee35 0ac0 	vsub.f32	s0, s11, s0
 801605c:	4770      	bx	lr
 801605e:	4b30      	ldr	r3, [pc, #192]	@ (8016120 <__ieee754_expf+0x184>)
 8016060:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8016124 <__ieee754_expf+0x188>
 8016064:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8016128 <__ieee754_expf+0x18c>
 8016068:	4413      	add	r3, r2
 801606a:	edd3 7a00 	vldr	s15, [r3]
 801606e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8016072:	eeb0 7a40 	vmov.f32	s14, s0
 8016076:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801607a:	ee17 2a90 	vmov	r2, s15
 801607e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016082:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8016086:	eddf 6a29 	vldr	s13, [pc, #164]	@ 801612c <__ieee754_expf+0x190>
 801608a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801608e:	e7be      	b.n	801600e <__ieee754_expf+0x72>
 8016090:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 8016094:	d20b      	bcs.n	80160ae <__ieee754_expf+0x112>
 8016096:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8016130 <__ieee754_expf+0x194>
 801609a:	ee70 6a26 	vadd.f32	s13, s0, s13
 801609e:	eef4 6ae5 	vcmpe.f32	s13, s11
 80160a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80160a6:	dd02      	ble.n	80160ae <__ieee754_expf+0x112>
 80160a8:	ee30 0a25 	vadd.f32	s0, s0, s11
 80160ac:	4770      	bx	lr
 80160ae:	2200      	movs	r2, #0
 80160b0:	e7af      	b.n	8016012 <__ieee754_expf+0x76>
 80160b2:	ee36 6a66 	vsub.f32	s12, s12, s13
 80160b6:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 80160ba:	eec5 6a06 	vdiv.f32	s13, s10, s12
 80160be:	bfb8      	it	lt
 80160c0:	3264      	addlt	r2, #100	@ 0x64
 80160c2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80160c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80160ca:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80160ce:	ee17 3a90 	vmov	r3, s15
 80160d2:	bfab      	itete	ge
 80160d4:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 80160d8:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 80160dc:	ee00 3a10 	vmovge	s0, r3
 80160e0:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 8016134 <__ieee754_expf+0x198>
 80160e4:	bfbc      	itt	lt
 80160e6:	ee00 3a10 	vmovlt	s0, r3
 80160ea:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80160ee:	4770      	bx	lr
 80160f0:	00000000 	.word	0x00000000
 80160f4:	42b17217 	.word	0x42b17217
 80160f8:	42cff1b5 	.word	0x42cff1b5
 80160fc:	3eb17218 	.word	0x3eb17218
 8016100:	3f851591 	.word	0x3f851591
 8016104:	08032fc8 	.word	0x08032fc8
 8016108:	08032fc0 	.word	0x08032fc0
 801610c:	3331bb4c 	.word	0x3331bb4c
 8016110:	b5ddea0e 	.word	0xb5ddea0e
 8016114:	388ab355 	.word	0x388ab355
 8016118:	bb360b61 	.word	0xbb360b61
 801611c:	3e2aaaab 	.word	0x3e2aaaab
 8016120:	08032fd0 	.word	0x08032fd0
 8016124:	3fb8aa3b 	.word	0x3fb8aa3b
 8016128:	3f317180 	.word	0x3f317180
 801612c:	3717f7d1 	.word	0x3717f7d1
 8016130:	7149f2ca 	.word	0x7149f2ca
 8016134:	0d800000 	.word	0x0d800000

08016138 <with_errnof>:
 8016138:	b510      	push	{r4, lr}
 801613a:	ed2d 8b02 	vpush	{d8}
 801613e:	eeb0 8a40 	vmov.f32	s16, s0
 8016142:	4604      	mov	r4, r0
 8016144:	f000 feba 	bl	8016ebc <__errno>
 8016148:	eeb0 0a48 	vmov.f32	s0, s16
 801614c:	ecbd 8b02 	vpop	{d8}
 8016150:	6004      	str	r4, [r0, #0]
 8016152:	bd10      	pop	{r4, pc}

08016154 <xflowf>:
 8016154:	b130      	cbz	r0, 8016164 <xflowf+0x10>
 8016156:	eef1 7a40 	vneg.f32	s15, s0
 801615a:	ee27 0a80 	vmul.f32	s0, s15, s0
 801615e:	2022      	movs	r0, #34	@ 0x22
 8016160:	f7ff bfea 	b.w	8016138 <with_errnof>
 8016164:	eef0 7a40 	vmov.f32	s15, s0
 8016168:	e7f7      	b.n	801615a <xflowf+0x6>
	...

0801616c <__math_uflowf>:
 801616c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8016174 <__math_uflowf+0x8>
 8016170:	f7ff bff0 	b.w	8016154 <xflowf>
 8016174:	10000000 	.word	0x10000000

08016178 <__math_oflowf>:
 8016178:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8016180 <__math_oflowf+0x8>
 801617c:	f7ff bfea 	b.w	8016154 <xflowf>
 8016180:	70000000 	.word	0x70000000

08016184 <abort>:
 8016184:	b508      	push	{r3, lr}
 8016186:	2006      	movs	r0, #6
 8016188:	f000 fddc 	bl	8016d44 <raise>
 801618c:	2001      	movs	r0, #1
 801618e:	f7f0 f8d5 	bl	800633c <_exit>
	...

08016194 <__assert_func>:
 8016194:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016196:	4614      	mov	r4, r2
 8016198:	461a      	mov	r2, r3
 801619a:	4b09      	ldr	r3, [pc, #36]	@ (80161c0 <__assert_func+0x2c>)
 801619c:	681b      	ldr	r3, [r3, #0]
 801619e:	4605      	mov	r5, r0
 80161a0:	68d8      	ldr	r0, [r3, #12]
 80161a2:	b954      	cbnz	r4, 80161ba <__assert_func+0x26>
 80161a4:	4b07      	ldr	r3, [pc, #28]	@ (80161c4 <__assert_func+0x30>)
 80161a6:	461c      	mov	r4, r3
 80161a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80161ac:	9100      	str	r1, [sp, #0]
 80161ae:	462b      	mov	r3, r5
 80161b0:	4905      	ldr	r1, [pc, #20]	@ (80161c8 <__assert_func+0x34>)
 80161b2:	f000 fd09 	bl	8016bc8 <fiprintf>
 80161b6:	f7ff ffe5 	bl	8016184 <abort>
 80161ba:	4b04      	ldr	r3, [pc, #16]	@ (80161cc <__assert_func+0x38>)
 80161bc:	e7f4      	b.n	80161a8 <__assert_func+0x14>
 80161be:	bf00      	nop
 80161c0:	200003b4 	.word	0x200003b4
 80161c4:	08033013 	.word	0x08033013
 80161c8:	08032fe5 	.word	0x08032fe5
 80161cc:	08032fd8 	.word	0x08032fd8

080161d0 <__cvt>:
 80161d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80161d4:	ec57 6b10 	vmov	r6, r7, d0
 80161d8:	2f00      	cmp	r7, #0
 80161da:	460c      	mov	r4, r1
 80161dc:	4619      	mov	r1, r3
 80161de:	463b      	mov	r3, r7
 80161e0:	bfbb      	ittet	lt
 80161e2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80161e6:	461f      	movlt	r7, r3
 80161e8:	2300      	movge	r3, #0
 80161ea:	232d      	movlt	r3, #45	@ 0x2d
 80161ec:	700b      	strb	r3, [r1, #0]
 80161ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80161f0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80161f4:	4691      	mov	r9, r2
 80161f6:	f023 0820 	bic.w	r8, r3, #32
 80161fa:	bfbc      	itt	lt
 80161fc:	4632      	movlt	r2, r6
 80161fe:	4616      	movlt	r6, r2
 8016200:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8016204:	d005      	beq.n	8016212 <__cvt+0x42>
 8016206:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801620a:	d100      	bne.n	801620e <__cvt+0x3e>
 801620c:	3401      	adds	r4, #1
 801620e:	2102      	movs	r1, #2
 8016210:	e000      	b.n	8016214 <__cvt+0x44>
 8016212:	2103      	movs	r1, #3
 8016214:	ab03      	add	r3, sp, #12
 8016216:	9301      	str	r3, [sp, #4]
 8016218:	ab02      	add	r3, sp, #8
 801621a:	9300      	str	r3, [sp, #0]
 801621c:	ec47 6b10 	vmov	d0, r6, r7
 8016220:	4653      	mov	r3, sl
 8016222:	4622      	mov	r2, r4
 8016224:	f000 ff10 	bl	8017048 <_dtoa_r>
 8016228:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801622c:	4605      	mov	r5, r0
 801622e:	d119      	bne.n	8016264 <__cvt+0x94>
 8016230:	f019 0f01 	tst.w	r9, #1
 8016234:	d00e      	beq.n	8016254 <__cvt+0x84>
 8016236:	eb00 0904 	add.w	r9, r0, r4
 801623a:	2200      	movs	r2, #0
 801623c:	2300      	movs	r3, #0
 801623e:	4630      	mov	r0, r6
 8016240:	4639      	mov	r1, r7
 8016242:	f7ea fc69 	bl	8000b18 <__aeabi_dcmpeq>
 8016246:	b108      	cbz	r0, 801624c <__cvt+0x7c>
 8016248:	f8cd 900c 	str.w	r9, [sp, #12]
 801624c:	2230      	movs	r2, #48	@ 0x30
 801624e:	9b03      	ldr	r3, [sp, #12]
 8016250:	454b      	cmp	r3, r9
 8016252:	d31e      	bcc.n	8016292 <__cvt+0xc2>
 8016254:	9b03      	ldr	r3, [sp, #12]
 8016256:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016258:	1b5b      	subs	r3, r3, r5
 801625a:	4628      	mov	r0, r5
 801625c:	6013      	str	r3, [r2, #0]
 801625e:	b004      	add	sp, #16
 8016260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016264:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8016268:	eb00 0904 	add.w	r9, r0, r4
 801626c:	d1e5      	bne.n	801623a <__cvt+0x6a>
 801626e:	7803      	ldrb	r3, [r0, #0]
 8016270:	2b30      	cmp	r3, #48	@ 0x30
 8016272:	d10a      	bne.n	801628a <__cvt+0xba>
 8016274:	2200      	movs	r2, #0
 8016276:	2300      	movs	r3, #0
 8016278:	4630      	mov	r0, r6
 801627a:	4639      	mov	r1, r7
 801627c:	f7ea fc4c 	bl	8000b18 <__aeabi_dcmpeq>
 8016280:	b918      	cbnz	r0, 801628a <__cvt+0xba>
 8016282:	f1c4 0401 	rsb	r4, r4, #1
 8016286:	f8ca 4000 	str.w	r4, [sl]
 801628a:	f8da 3000 	ldr.w	r3, [sl]
 801628e:	4499      	add	r9, r3
 8016290:	e7d3      	b.n	801623a <__cvt+0x6a>
 8016292:	1c59      	adds	r1, r3, #1
 8016294:	9103      	str	r1, [sp, #12]
 8016296:	701a      	strb	r2, [r3, #0]
 8016298:	e7d9      	b.n	801624e <__cvt+0x7e>

0801629a <__exponent>:
 801629a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801629c:	2900      	cmp	r1, #0
 801629e:	bfba      	itte	lt
 80162a0:	4249      	neglt	r1, r1
 80162a2:	232d      	movlt	r3, #45	@ 0x2d
 80162a4:	232b      	movge	r3, #43	@ 0x2b
 80162a6:	2909      	cmp	r1, #9
 80162a8:	7002      	strb	r2, [r0, #0]
 80162aa:	7043      	strb	r3, [r0, #1]
 80162ac:	dd29      	ble.n	8016302 <__exponent+0x68>
 80162ae:	f10d 0307 	add.w	r3, sp, #7
 80162b2:	461d      	mov	r5, r3
 80162b4:	270a      	movs	r7, #10
 80162b6:	461a      	mov	r2, r3
 80162b8:	fbb1 f6f7 	udiv	r6, r1, r7
 80162bc:	fb07 1416 	mls	r4, r7, r6, r1
 80162c0:	3430      	adds	r4, #48	@ 0x30
 80162c2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80162c6:	460c      	mov	r4, r1
 80162c8:	2c63      	cmp	r4, #99	@ 0x63
 80162ca:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80162ce:	4631      	mov	r1, r6
 80162d0:	dcf1      	bgt.n	80162b6 <__exponent+0x1c>
 80162d2:	3130      	adds	r1, #48	@ 0x30
 80162d4:	1e94      	subs	r4, r2, #2
 80162d6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80162da:	1c41      	adds	r1, r0, #1
 80162dc:	4623      	mov	r3, r4
 80162de:	42ab      	cmp	r3, r5
 80162e0:	d30a      	bcc.n	80162f8 <__exponent+0x5e>
 80162e2:	f10d 0309 	add.w	r3, sp, #9
 80162e6:	1a9b      	subs	r3, r3, r2
 80162e8:	42ac      	cmp	r4, r5
 80162ea:	bf88      	it	hi
 80162ec:	2300      	movhi	r3, #0
 80162ee:	3302      	adds	r3, #2
 80162f0:	4403      	add	r3, r0
 80162f2:	1a18      	subs	r0, r3, r0
 80162f4:	b003      	add	sp, #12
 80162f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80162f8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80162fc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8016300:	e7ed      	b.n	80162de <__exponent+0x44>
 8016302:	2330      	movs	r3, #48	@ 0x30
 8016304:	3130      	adds	r1, #48	@ 0x30
 8016306:	7083      	strb	r3, [r0, #2]
 8016308:	70c1      	strb	r1, [r0, #3]
 801630a:	1d03      	adds	r3, r0, #4
 801630c:	e7f1      	b.n	80162f2 <__exponent+0x58>
	...

08016310 <_printf_float>:
 8016310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016314:	b08d      	sub	sp, #52	@ 0x34
 8016316:	460c      	mov	r4, r1
 8016318:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801631c:	4616      	mov	r6, r2
 801631e:	461f      	mov	r7, r3
 8016320:	4605      	mov	r5, r0
 8016322:	f000 fd17 	bl	8016d54 <_localeconv_r>
 8016326:	6803      	ldr	r3, [r0, #0]
 8016328:	9304      	str	r3, [sp, #16]
 801632a:	4618      	mov	r0, r3
 801632c:	f7e9 ffc8 	bl	80002c0 <strlen>
 8016330:	2300      	movs	r3, #0
 8016332:	930a      	str	r3, [sp, #40]	@ 0x28
 8016334:	f8d8 3000 	ldr.w	r3, [r8]
 8016338:	9005      	str	r0, [sp, #20]
 801633a:	3307      	adds	r3, #7
 801633c:	f023 0307 	bic.w	r3, r3, #7
 8016340:	f103 0208 	add.w	r2, r3, #8
 8016344:	f894 a018 	ldrb.w	sl, [r4, #24]
 8016348:	f8d4 b000 	ldr.w	fp, [r4]
 801634c:	f8c8 2000 	str.w	r2, [r8]
 8016350:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016354:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8016358:	9307      	str	r3, [sp, #28]
 801635a:	f8cd 8018 	str.w	r8, [sp, #24]
 801635e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8016362:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016366:	4b9c      	ldr	r3, [pc, #624]	@ (80165d8 <_printf_float+0x2c8>)
 8016368:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801636c:	f7ea fc06 	bl	8000b7c <__aeabi_dcmpun>
 8016370:	bb70      	cbnz	r0, 80163d0 <_printf_float+0xc0>
 8016372:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016376:	4b98      	ldr	r3, [pc, #608]	@ (80165d8 <_printf_float+0x2c8>)
 8016378:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801637c:	f7ea fbe0 	bl	8000b40 <__aeabi_dcmple>
 8016380:	bb30      	cbnz	r0, 80163d0 <_printf_float+0xc0>
 8016382:	2200      	movs	r2, #0
 8016384:	2300      	movs	r3, #0
 8016386:	4640      	mov	r0, r8
 8016388:	4649      	mov	r1, r9
 801638a:	f7ea fbcf 	bl	8000b2c <__aeabi_dcmplt>
 801638e:	b110      	cbz	r0, 8016396 <_printf_float+0x86>
 8016390:	232d      	movs	r3, #45	@ 0x2d
 8016392:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016396:	4a91      	ldr	r2, [pc, #580]	@ (80165dc <_printf_float+0x2cc>)
 8016398:	4b91      	ldr	r3, [pc, #580]	@ (80165e0 <_printf_float+0x2d0>)
 801639a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801639e:	bf94      	ite	ls
 80163a0:	4690      	movls	r8, r2
 80163a2:	4698      	movhi	r8, r3
 80163a4:	2303      	movs	r3, #3
 80163a6:	6123      	str	r3, [r4, #16]
 80163a8:	f02b 0304 	bic.w	r3, fp, #4
 80163ac:	6023      	str	r3, [r4, #0]
 80163ae:	f04f 0900 	mov.w	r9, #0
 80163b2:	9700      	str	r7, [sp, #0]
 80163b4:	4633      	mov	r3, r6
 80163b6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80163b8:	4621      	mov	r1, r4
 80163ba:	4628      	mov	r0, r5
 80163bc:	f000 f9d2 	bl	8016764 <_printf_common>
 80163c0:	3001      	adds	r0, #1
 80163c2:	f040 808d 	bne.w	80164e0 <_printf_float+0x1d0>
 80163c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80163ca:	b00d      	add	sp, #52	@ 0x34
 80163cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163d0:	4642      	mov	r2, r8
 80163d2:	464b      	mov	r3, r9
 80163d4:	4640      	mov	r0, r8
 80163d6:	4649      	mov	r1, r9
 80163d8:	f7ea fbd0 	bl	8000b7c <__aeabi_dcmpun>
 80163dc:	b140      	cbz	r0, 80163f0 <_printf_float+0xe0>
 80163de:	464b      	mov	r3, r9
 80163e0:	2b00      	cmp	r3, #0
 80163e2:	bfbc      	itt	lt
 80163e4:	232d      	movlt	r3, #45	@ 0x2d
 80163e6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80163ea:	4a7e      	ldr	r2, [pc, #504]	@ (80165e4 <_printf_float+0x2d4>)
 80163ec:	4b7e      	ldr	r3, [pc, #504]	@ (80165e8 <_printf_float+0x2d8>)
 80163ee:	e7d4      	b.n	801639a <_printf_float+0x8a>
 80163f0:	6863      	ldr	r3, [r4, #4]
 80163f2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80163f6:	9206      	str	r2, [sp, #24]
 80163f8:	1c5a      	adds	r2, r3, #1
 80163fa:	d13b      	bne.n	8016474 <_printf_float+0x164>
 80163fc:	2306      	movs	r3, #6
 80163fe:	6063      	str	r3, [r4, #4]
 8016400:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8016404:	2300      	movs	r3, #0
 8016406:	6022      	str	r2, [r4, #0]
 8016408:	9303      	str	r3, [sp, #12]
 801640a:	ab0a      	add	r3, sp, #40	@ 0x28
 801640c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8016410:	ab09      	add	r3, sp, #36	@ 0x24
 8016412:	9300      	str	r3, [sp, #0]
 8016414:	6861      	ldr	r1, [r4, #4]
 8016416:	ec49 8b10 	vmov	d0, r8, r9
 801641a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801641e:	4628      	mov	r0, r5
 8016420:	f7ff fed6 	bl	80161d0 <__cvt>
 8016424:	9b06      	ldr	r3, [sp, #24]
 8016426:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016428:	2b47      	cmp	r3, #71	@ 0x47
 801642a:	4680      	mov	r8, r0
 801642c:	d129      	bne.n	8016482 <_printf_float+0x172>
 801642e:	1cc8      	adds	r0, r1, #3
 8016430:	db02      	blt.n	8016438 <_printf_float+0x128>
 8016432:	6863      	ldr	r3, [r4, #4]
 8016434:	4299      	cmp	r1, r3
 8016436:	dd41      	ble.n	80164bc <_printf_float+0x1ac>
 8016438:	f1aa 0a02 	sub.w	sl, sl, #2
 801643c:	fa5f fa8a 	uxtb.w	sl, sl
 8016440:	3901      	subs	r1, #1
 8016442:	4652      	mov	r2, sl
 8016444:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8016448:	9109      	str	r1, [sp, #36]	@ 0x24
 801644a:	f7ff ff26 	bl	801629a <__exponent>
 801644e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016450:	1813      	adds	r3, r2, r0
 8016452:	2a01      	cmp	r2, #1
 8016454:	4681      	mov	r9, r0
 8016456:	6123      	str	r3, [r4, #16]
 8016458:	dc02      	bgt.n	8016460 <_printf_float+0x150>
 801645a:	6822      	ldr	r2, [r4, #0]
 801645c:	07d2      	lsls	r2, r2, #31
 801645e:	d501      	bpl.n	8016464 <_printf_float+0x154>
 8016460:	3301      	adds	r3, #1
 8016462:	6123      	str	r3, [r4, #16]
 8016464:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8016468:	2b00      	cmp	r3, #0
 801646a:	d0a2      	beq.n	80163b2 <_printf_float+0xa2>
 801646c:	232d      	movs	r3, #45	@ 0x2d
 801646e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016472:	e79e      	b.n	80163b2 <_printf_float+0xa2>
 8016474:	9a06      	ldr	r2, [sp, #24]
 8016476:	2a47      	cmp	r2, #71	@ 0x47
 8016478:	d1c2      	bne.n	8016400 <_printf_float+0xf0>
 801647a:	2b00      	cmp	r3, #0
 801647c:	d1c0      	bne.n	8016400 <_printf_float+0xf0>
 801647e:	2301      	movs	r3, #1
 8016480:	e7bd      	b.n	80163fe <_printf_float+0xee>
 8016482:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8016486:	d9db      	bls.n	8016440 <_printf_float+0x130>
 8016488:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801648c:	d118      	bne.n	80164c0 <_printf_float+0x1b0>
 801648e:	2900      	cmp	r1, #0
 8016490:	6863      	ldr	r3, [r4, #4]
 8016492:	dd0b      	ble.n	80164ac <_printf_float+0x19c>
 8016494:	6121      	str	r1, [r4, #16]
 8016496:	b913      	cbnz	r3, 801649e <_printf_float+0x18e>
 8016498:	6822      	ldr	r2, [r4, #0]
 801649a:	07d0      	lsls	r0, r2, #31
 801649c:	d502      	bpl.n	80164a4 <_printf_float+0x194>
 801649e:	3301      	adds	r3, #1
 80164a0:	440b      	add	r3, r1
 80164a2:	6123      	str	r3, [r4, #16]
 80164a4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80164a6:	f04f 0900 	mov.w	r9, #0
 80164aa:	e7db      	b.n	8016464 <_printf_float+0x154>
 80164ac:	b913      	cbnz	r3, 80164b4 <_printf_float+0x1a4>
 80164ae:	6822      	ldr	r2, [r4, #0]
 80164b0:	07d2      	lsls	r2, r2, #31
 80164b2:	d501      	bpl.n	80164b8 <_printf_float+0x1a8>
 80164b4:	3302      	adds	r3, #2
 80164b6:	e7f4      	b.n	80164a2 <_printf_float+0x192>
 80164b8:	2301      	movs	r3, #1
 80164ba:	e7f2      	b.n	80164a2 <_printf_float+0x192>
 80164bc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80164c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80164c2:	4299      	cmp	r1, r3
 80164c4:	db05      	blt.n	80164d2 <_printf_float+0x1c2>
 80164c6:	6823      	ldr	r3, [r4, #0]
 80164c8:	6121      	str	r1, [r4, #16]
 80164ca:	07d8      	lsls	r0, r3, #31
 80164cc:	d5ea      	bpl.n	80164a4 <_printf_float+0x194>
 80164ce:	1c4b      	adds	r3, r1, #1
 80164d0:	e7e7      	b.n	80164a2 <_printf_float+0x192>
 80164d2:	2900      	cmp	r1, #0
 80164d4:	bfd4      	ite	le
 80164d6:	f1c1 0202 	rsble	r2, r1, #2
 80164da:	2201      	movgt	r2, #1
 80164dc:	4413      	add	r3, r2
 80164de:	e7e0      	b.n	80164a2 <_printf_float+0x192>
 80164e0:	6823      	ldr	r3, [r4, #0]
 80164e2:	055a      	lsls	r2, r3, #21
 80164e4:	d407      	bmi.n	80164f6 <_printf_float+0x1e6>
 80164e6:	6923      	ldr	r3, [r4, #16]
 80164e8:	4642      	mov	r2, r8
 80164ea:	4631      	mov	r1, r6
 80164ec:	4628      	mov	r0, r5
 80164ee:	47b8      	blx	r7
 80164f0:	3001      	adds	r0, #1
 80164f2:	d12b      	bne.n	801654c <_printf_float+0x23c>
 80164f4:	e767      	b.n	80163c6 <_printf_float+0xb6>
 80164f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80164fa:	f240 80dd 	bls.w	80166b8 <_printf_float+0x3a8>
 80164fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8016502:	2200      	movs	r2, #0
 8016504:	2300      	movs	r3, #0
 8016506:	f7ea fb07 	bl	8000b18 <__aeabi_dcmpeq>
 801650a:	2800      	cmp	r0, #0
 801650c:	d033      	beq.n	8016576 <_printf_float+0x266>
 801650e:	4a37      	ldr	r2, [pc, #220]	@ (80165ec <_printf_float+0x2dc>)
 8016510:	2301      	movs	r3, #1
 8016512:	4631      	mov	r1, r6
 8016514:	4628      	mov	r0, r5
 8016516:	47b8      	blx	r7
 8016518:	3001      	adds	r0, #1
 801651a:	f43f af54 	beq.w	80163c6 <_printf_float+0xb6>
 801651e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8016522:	4543      	cmp	r3, r8
 8016524:	db02      	blt.n	801652c <_printf_float+0x21c>
 8016526:	6823      	ldr	r3, [r4, #0]
 8016528:	07d8      	lsls	r0, r3, #31
 801652a:	d50f      	bpl.n	801654c <_printf_float+0x23c>
 801652c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016530:	4631      	mov	r1, r6
 8016532:	4628      	mov	r0, r5
 8016534:	47b8      	blx	r7
 8016536:	3001      	adds	r0, #1
 8016538:	f43f af45 	beq.w	80163c6 <_printf_float+0xb6>
 801653c:	f04f 0900 	mov.w	r9, #0
 8016540:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8016544:	f104 0a1a 	add.w	sl, r4, #26
 8016548:	45c8      	cmp	r8, r9
 801654a:	dc09      	bgt.n	8016560 <_printf_float+0x250>
 801654c:	6823      	ldr	r3, [r4, #0]
 801654e:	079b      	lsls	r3, r3, #30
 8016550:	f100 8103 	bmi.w	801675a <_printf_float+0x44a>
 8016554:	68e0      	ldr	r0, [r4, #12]
 8016556:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016558:	4298      	cmp	r0, r3
 801655a:	bfb8      	it	lt
 801655c:	4618      	movlt	r0, r3
 801655e:	e734      	b.n	80163ca <_printf_float+0xba>
 8016560:	2301      	movs	r3, #1
 8016562:	4652      	mov	r2, sl
 8016564:	4631      	mov	r1, r6
 8016566:	4628      	mov	r0, r5
 8016568:	47b8      	blx	r7
 801656a:	3001      	adds	r0, #1
 801656c:	f43f af2b 	beq.w	80163c6 <_printf_float+0xb6>
 8016570:	f109 0901 	add.w	r9, r9, #1
 8016574:	e7e8      	b.n	8016548 <_printf_float+0x238>
 8016576:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016578:	2b00      	cmp	r3, #0
 801657a:	dc39      	bgt.n	80165f0 <_printf_float+0x2e0>
 801657c:	4a1b      	ldr	r2, [pc, #108]	@ (80165ec <_printf_float+0x2dc>)
 801657e:	2301      	movs	r3, #1
 8016580:	4631      	mov	r1, r6
 8016582:	4628      	mov	r0, r5
 8016584:	47b8      	blx	r7
 8016586:	3001      	adds	r0, #1
 8016588:	f43f af1d 	beq.w	80163c6 <_printf_float+0xb6>
 801658c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8016590:	ea59 0303 	orrs.w	r3, r9, r3
 8016594:	d102      	bne.n	801659c <_printf_float+0x28c>
 8016596:	6823      	ldr	r3, [r4, #0]
 8016598:	07d9      	lsls	r1, r3, #31
 801659a:	d5d7      	bpl.n	801654c <_printf_float+0x23c>
 801659c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80165a0:	4631      	mov	r1, r6
 80165a2:	4628      	mov	r0, r5
 80165a4:	47b8      	blx	r7
 80165a6:	3001      	adds	r0, #1
 80165a8:	f43f af0d 	beq.w	80163c6 <_printf_float+0xb6>
 80165ac:	f04f 0a00 	mov.w	sl, #0
 80165b0:	f104 0b1a 	add.w	fp, r4, #26
 80165b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80165b6:	425b      	negs	r3, r3
 80165b8:	4553      	cmp	r3, sl
 80165ba:	dc01      	bgt.n	80165c0 <_printf_float+0x2b0>
 80165bc:	464b      	mov	r3, r9
 80165be:	e793      	b.n	80164e8 <_printf_float+0x1d8>
 80165c0:	2301      	movs	r3, #1
 80165c2:	465a      	mov	r2, fp
 80165c4:	4631      	mov	r1, r6
 80165c6:	4628      	mov	r0, r5
 80165c8:	47b8      	blx	r7
 80165ca:	3001      	adds	r0, #1
 80165cc:	f43f aefb 	beq.w	80163c6 <_printf_float+0xb6>
 80165d0:	f10a 0a01 	add.w	sl, sl, #1
 80165d4:	e7ee      	b.n	80165b4 <_printf_float+0x2a4>
 80165d6:	bf00      	nop
 80165d8:	7fefffff 	.word	0x7fefffff
 80165dc:	08033014 	.word	0x08033014
 80165e0:	0801950b 	.word	0x0801950b
 80165e4:	08033018 	.word	0x08033018
 80165e8:	08019510 	.word	0x08019510
 80165ec:	08019235 	.word	0x08019235
 80165f0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80165f2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80165f6:	4553      	cmp	r3, sl
 80165f8:	bfa8      	it	ge
 80165fa:	4653      	movge	r3, sl
 80165fc:	2b00      	cmp	r3, #0
 80165fe:	4699      	mov	r9, r3
 8016600:	dc36      	bgt.n	8016670 <_printf_float+0x360>
 8016602:	f04f 0b00 	mov.w	fp, #0
 8016606:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801660a:	f104 021a 	add.w	r2, r4, #26
 801660e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8016610:	9306      	str	r3, [sp, #24]
 8016612:	eba3 0309 	sub.w	r3, r3, r9
 8016616:	455b      	cmp	r3, fp
 8016618:	dc31      	bgt.n	801667e <_printf_float+0x36e>
 801661a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801661c:	459a      	cmp	sl, r3
 801661e:	dc3a      	bgt.n	8016696 <_printf_float+0x386>
 8016620:	6823      	ldr	r3, [r4, #0]
 8016622:	07da      	lsls	r2, r3, #31
 8016624:	d437      	bmi.n	8016696 <_printf_float+0x386>
 8016626:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016628:	ebaa 0903 	sub.w	r9, sl, r3
 801662c:	9b06      	ldr	r3, [sp, #24]
 801662e:	ebaa 0303 	sub.w	r3, sl, r3
 8016632:	4599      	cmp	r9, r3
 8016634:	bfa8      	it	ge
 8016636:	4699      	movge	r9, r3
 8016638:	f1b9 0f00 	cmp.w	r9, #0
 801663c:	dc33      	bgt.n	80166a6 <_printf_float+0x396>
 801663e:	f04f 0800 	mov.w	r8, #0
 8016642:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8016646:	f104 0b1a 	add.w	fp, r4, #26
 801664a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801664c:	ebaa 0303 	sub.w	r3, sl, r3
 8016650:	eba3 0309 	sub.w	r3, r3, r9
 8016654:	4543      	cmp	r3, r8
 8016656:	f77f af79 	ble.w	801654c <_printf_float+0x23c>
 801665a:	2301      	movs	r3, #1
 801665c:	465a      	mov	r2, fp
 801665e:	4631      	mov	r1, r6
 8016660:	4628      	mov	r0, r5
 8016662:	47b8      	blx	r7
 8016664:	3001      	adds	r0, #1
 8016666:	f43f aeae 	beq.w	80163c6 <_printf_float+0xb6>
 801666a:	f108 0801 	add.w	r8, r8, #1
 801666e:	e7ec      	b.n	801664a <_printf_float+0x33a>
 8016670:	4642      	mov	r2, r8
 8016672:	4631      	mov	r1, r6
 8016674:	4628      	mov	r0, r5
 8016676:	47b8      	blx	r7
 8016678:	3001      	adds	r0, #1
 801667a:	d1c2      	bne.n	8016602 <_printf_float+0x2f2>
 801667c:	e6a3      	b.n	80163c6 <_printf_float+0xb6>
 801667e:	2301      	movs	r3, #1
 8016680:	4631      	mov	r1, r6
 8016682:	4628      	mov	r0, r5
 8016684:	9206      	str	r2, [sp, #24]
 8016686:	47b8      	blx	r7
 8016688:	3001      	adds	r0, #1
 801668a:	f43f ae9c 	beq.w	80163c6 <_printf_float+0xb6>
 801668e:	9a06      	ldr	r2, [sp, #24]
 8016690:	f10b 0b01 	add.w	fp, fp, #1
 8016694:	e7bb      	b.n	801660e <_printf_float+0x2fe>
 8016696:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801669a:	4631      	mov	r1, r6
 801669c:	4628      	mov	r0, r5
 801669e:	47b8      	blx	r7
 80166a0:	3001      	adds	r0, #1
 80166a2:	d1c0      	bne.n	8016626 <_printf_float+0x316>
 80166a4:	e68f      	b.n	80163c6 <_printf_float+0xb6>
 80166a6:	9a06      	ldr	r2, [sp, #24]
 80166a8:	464b      	mov	r3, r9
 80166aa:	4442      	add	r2, r8
 80166ac:	4631      	mov	r1, r6
 80166ae:	4628      	mov	r0, r5
 80166b0:	47b8      	blx	r7
 80166b2:	3001      	adds	r0, #1
 80166b4:	d1c3      	bne.n	801663e <_printf_float+0x32e>
 80166b6:	e686      	b.n	80163c6 <_printf_float+0xb6>
 80166b8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80166bc:	f1ba 0f01 	cmp.w	sl, #1
 80166c0:	dc01      	bgt.n	80166c6 <_printf_float+0x3b6>
 80166c2:	07db      	lsls	r3, r3, #31
 80166c4:	d536      	bpl.n	8016734 <_printf_float+0x424>
 80166c6:	2301      	movs	r3, #1
 80166c8:	4642      	mov	r2, r8
 80166ca:	4631      	mov	r1, r6
 80166cc:	4628      	mov	r0, r5
 80166ce:	47b8      	blx	r7
 80166d0:	3001      	adds	r0, #1
 80166d2:	f43f ae78 	beq.w	80163c6 <_printf_float+0xb6>
 80166d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80166da:	4631      	mov	r1, r6
 80166dc:	4628      	mov	r0, r5
 80166de:	47b8      	blx	r7
 80166e0:	3001      	adds	r0, #1
 80166e2:	f43f ae70 	beq.w	80163c6 <_printf_float+0xb6>
 80166e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80166ea:	2200      	movs	r2, #0
 80166ec:	2300      	movs	r3, #0
 80166ee:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80166f2:	f7ea fa11 	bl	8000b18 <__aeabi_dcmpeq>
 80166f6:	b9c0      	cbnz	r0, 801672a <_printf_float+0x41a>
 80166f8:	4653      	mov	r3, sl
 80166fa:	f108 0201 	add.w	r2, r8, #1
 80166fe:	4631      	mov	r1, r6
 8016700:	4628      	mov	r0, r5
 8016702:	47b8      	blx	r7
 8016704:	3001      	adds	r0, #1
 8016706:	d10c      	bne.n	8016722 <_printf_float+0x412>
 8016708:	e65d      	b.n	80163c6 <_printf_float+0xb6>
 801670a:	2301      	movs	r3, #1
 801670c:	465a      	mov	r2, fp
 801670e:	4631      	mov	r1, r6
 8016710:	4628      	mov	r0, r5
 8016712:	47b8      	blx	r7
 8016714:	3001      	adds	r0, #1
 8016716:	f43f ae56 	beq.w	80163c6 <_printf_float+0xb6>
 801671a:	f108 0801 	add.w	r8, r8, #1
 801671e:	45d0      	cmp	r8, sl
 8016720:	dbf3      	blt.n	801670a <_printf_float+0x3fa>
 8016722:	464b      	mov	r3, r9
 8016724:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8016728:	e6df      	b.n	80164ea <_printf_float+0x1da>
 801672a:	f04f 0800 	mov.w	r8, #0
 801672e:	f104 0b1a 	add.w	fp, r4, #26
 8016732:	e7f4      	b.n	801671e <_printf_float+0x40e>
 8016734:	2301      	movs	r3, #1
 8016736:	4642      	mov	r2, r8
 8016738:	e7e1      	b.n	80166fe <_printf_float+0x3ee>
 801673a:	2301      	movs	r3, #1
 801673c:	464a      	mov	r2, r9
 801673e:	4631      	mov	r1, r6
 8016740:	4628      	mov	r0, r5
 8016742:	47b8      	blx	r7
 8016744:	3001      	adds	r0, #1
 8016746:	f43f ae3e 	beq.w	80163c6 <_printf_float+0xb6>
 801674a:	f108 0801 	add.w	r8, r8, #1
 801674e:	68e3      	ldr	r3, [r4, #12]
 8016750:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016752:	1a5b      	subs	r3, r3, r1
 8016754:	4543      	cmp	r3, r8
 8016756:	dcf0      	bgt.n	801673a <_printf_float+0x42a>
 8016758:	e6fc      	b.n	8016554 <_printf_float+0x244>
 801675a:	f04f 0800 	mov.w	r8, #0
 801675e:	f104 0919 	add.w	r9, r4, #25
 8016762:	e7f4      	b.n	801674e <_printf_float+0x43e>

08016764 <_printf_common>:
 8016764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016768:	4616      	mov	r6, r2
 801676a:	4698      	mov	r8, r3
 801676c:	688a      	ldr	r2, [r1, #8]
 801676e:	690b      	ldr	r3, [r1, #16]
 8016770:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016774:	4293      	cmp	r3, r2
 8016776:	bfb8      	it	lt
 8016778:	4613      	movlt	r3, r2
 801677a:	6033      	str	r3, [r6, #0]
 801677c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016780:	4607      	mov	r7, r0
 8016782:	460c      	mov	r4, r1
 8016784:	b10a      	cbz	r2, 801678a <_printf_common+0x26>
 8016786:	3301      	adds	r3, #1
 8016788:	6033      	str	r3, [r6, #0]
 801678a:	6823      	ldr	r3, [r4, #0]
 801678c:	0699      	lsls	r1, r3, #26
 801678e:	bf42      	ittt	mi
 8016790:	6833      	ldrmi	r3, [r6, #0]
 8016792:	3302      	addmi	r3, #2
 8016794:	6033      	strmi	r3, [r6, #0]
 8016796:	6825      	ldr	r5, [r4, #0]
 8016798:	f015 0506 	ands.w	r5, r5, #6
 801679c:	d106      	bne.n	80167ac <_printf_common+0x48>
 801679e:	f104 0a19 	add.w	sl, r4, #25
 80167a2:	68e3      	ldr	r3, [r4, #12]
 80167a4:	6832      	ldr	r2, [r6, #0]
 80167a6:	1a9b      	subs	r3, r3, r2
 80167a8:	42ab      	cmp	r3, r5
 80167aa:	dc26      	bgt.n	80167fa <_printf_common+0x96>
 80167ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80167b0:	6822      	ldr	r2, [r4, #0]
 80167b2:	3b00      	subs	r3, #0
 80167b4:	bf18      	it	ne
 80167b6:	2301      	movne	r3, #1
 80167b8:	0692      	lsls	r2, r2, #26
 80167ba:	d42b      	bmi.n	8016814 <_printf_common+0xb0>
 80167bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80167c0:	4641      	mov	r1, r8
 80167c2:	4638      	mov	r0, r7
 80167c4:	47c8      	blx	r9
 80167c6:	3001      	adds	r0, #1
 80167c8:	d01e      	beq.n	8016808 <_printf_common+0xa4>
 80167ca:	6823      	ldr	r3, [r4, #0]
 80167cc:	6922      	ldr	r2, [r4, #16]
 80167ce:	f003 0306 	and.w	r3, r3, #6
 80167d2:	2b04      	cmp	r3, #4
 80167d4:	bf02      	ittt	eq
 80167d6:	68e5      	ldreq	r5, [r4, #12]
 80167d8:	6833      	ldreq	r3, [r6, #0]
 80167da:	1aed      	subeq	r5, r5, r3
 80167dc:	68a3      	ldr	r3, [r4, #8]
 80167de:	bf0c      	ite	eq
 80167e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80167e4:	2500      	movne	r5, #0
 80167e6:	4293      	cmp	r3, r2
 80167e8:	bfc4      	itt	gt
 80167ea:	1a9b      	subgt	r3, r3, r2
 80167ec:	18ed      	addgt	r5, r5, r3
 80167ee:	2600      	movs	r6, #0
 80167f0:	341a      	adds	r4, #26
 80167f2:	42b5      	cmp	r5, r6
 80167f4:	d11a      	bne.n	801682c <_printf_common+0xc8>
 80167f6:	2000      	movs	r0, #0
 80167f8:	e008      	b.n	801680c <_printf_common+0xa8>
 80167fa:	2301      	movs	r3, #1
 80167fc:	4652      	mov	r2, sl
 80167fe:	4641      	mov	r1, r8
 8016800:	4638      	mov	r0, r7
 8016802:	47c8      	blx	r9
 8016804:	3001      	adds	r0, #1
 8016806:	d103      	bne.n	8016810 <_printf_common+0xac>
 8016808:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801680c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016810:	3501      	adds	r5, #1
 8016812:	e7c6      	b.n	80167a2 <_printf_common+0x3e>
 8016814:	18e1      	adds	r1, r4, r3
 8016816:	1c5a      	adds	r2, r3, #1
 8016818:	2030      	movs	r0, #48	@ 0x30
 801681a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801681e:	4422      	add	r2, r4
 8016820:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8016824:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016828:	3302      	adds	r3, #2
 801682a:	e7c7      	b.n	80167bc <_printf_common+0x58>
 801682c:	2301      	movs	r3, #1
 801682e:	4622      	mov	r2, r4
 8016830:	4641      	mov	r1, r8
 8016832:	4638      	mov	r0, r7
 8016834:	47c8      	blx	r9
 8016836:	3001      	adds	r0, #1
 8016838:	d0e6      	beq.n	8016808 <_printf_common+0xa4>
 801683a:	3601      	adds	r6, #1
 801683c:	e7d9      	b.n	80167f2 <_printf_common+0x8e>
	...

08016840 <_printf_i>:
 8016840:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016844:	7e0f      	ldrb	r7, [r1, #24]
 8016846:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8016848:	2f78      	cmp	r7, #120	@ 0x78
 801684a:	4691      	mov	r9, r2
 801684c:	4680      	mov	r8, r0
 801684e:	460c      	mov	r4, r1
 8016850:	469a      	mov	sl, r3
 8016852:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8016856:	d807      	bhi.n	8016868 <_printf_i+0x28>
 8016858:	2f62      	cmp	r7, #98	@ 0x62
 801685a:	d80a      	bhi.n	8016872 <_printf_i+0x32>
 801685c:	2f00      	cmp	r7, #0
 801685e:	f000 80d2 	beq.w	8016a06 <_printf_i+0x1c6>
 8016862:	2f58      	cmp	r7, #88	@ 0x58
 8016864:	f000 80b9 	beq.w	80169da <_printf_i+0x19a>
 8016868:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801686c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8016870:	e03a      	b.n	80168e8 <_printf_i+0xa8>
 8016872:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8016876:	2b15      	cmp	r3, #21
 8016878:	d8f6      	bhi.n	8016868 <_printf_i+0x28>
 801687a:	a101      	add	r1, pc, #4	@ (adr r1, 8016880 <_printf_i+0x40>)
 801687c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016880:	080168d9 	.word	0x080168d9
 8016884:	080168ed 	.word	0x080168ed
 8016888:	08016869 	.word	0x08016869
 801688c:	08016869 	.word	0x08016869
 8016890:	08016869 	.word	0x08016869
 8016894:	08016869 	.word	0x08016869
 8016898:	080168ed 	.word	0x080168ed
 801689c:	08016869 	.word	0x08016869
 80168a0:	08016869 	.word	0x08016869
 80168a4:	08016869 	.word	0x08016869
 80168a8:	08016869 	.word	0x08016869
 80168ac:	080169ed 	.word	0x080169ed
 80168b0:	08016917 	.word	0x08016917
 80168b4:	080169a7 	.word	0x080169a7
 80168b8:	08016869 	.word	0x08016869
 80168bc:	08016869 	.word	0x08016869
 80168c0:	08016a0f 	.word	0x08016a0f
 80168c4:	08016869 	.word	0x08016869
 80168c8:	08016917 	.word	0x08016917
 80168cc:	08016869 	.word	0x08016869
 80168d0:	08016869 	.word	0x08016869
 80168d4:	080169af 	.word	0x080169af
 80168d8:	6833      	ldr	r3, [r6, #0]
 80168da:	1d1a      	adds	r2, r3, #4
 80168dc:	681b      	ldr	r3, [r3, #0]
 80168de:	6032      	str	r2, [r6, #0]
 80168e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80168e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80168e8:	2301      	movs	r3, #1
 80168ea:	e09d      	b.n	8016a28 <_printf_i+0x1e8>
 80168ec:	6833      	ldr	r3, [r6, #0]
 80168ee:	6820      	ldr	r0, [r4, #0]
 80168f0:	1d19      	adds	r1, r3, #4
 80168f2:	6031      	str	r1, [r6, #0]
 80168f4:	0606      	lsls	r6, r0, #24
 80168f6:	d501      	bpl.n	80168fc <_printf_i+0xbc>
 80168f8:	681d      	ldr	r5, [r3, #0]
 80168fa:	e003      	b.n	8016904 <_printf_i+0xc4>
 80168fc:	0645      	lsls	r5, r0, #25
 80168fe:	d5fb      	bpl.n	80168f8 <_printf_i+0xb8>
 8016900:	f9b3 5000 	ldrsh.w	r5, [r3]
 8016904:	2d00      	cmp	r5, #0
 8016906:	da03      	bge.n	8016910 <_printf_i+0xd0>
 8016908:	232d      	movs	r3, #45	@ 0x2d
 801690a:	426d      	negs	r5, r5
 801690c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016910:	4859      	ldr	r0, [pc, #356]	@ (8016a78 <_printf_i+0x238>)
 8016912:	230a      	movs	r3, #10
 8016914:	e011      	b.n	801693a <_printf_i+0xfa>
 8016916:	6821      	ldr	r1, [r4, #0]
 8016918:	6833      	ldr	r3, [r6, #0]
 801691a:	0608      	lsls	r0, r1, #24
 801691c:	f853 5b04 	ldr.w	r5, [r3], #4
 8016920:	d402      	bmi.n	8016928 <_printf_i+0xe8>
 8016922:	0649      	lsls	r1, r1, #25
 8016924:	bf48      	it	mi
 8016926:	b2ad      	uxthmi	r5, r5
 8016928:	2f6f      	cmp	r7, #111	@ 0x6f
 801692a:	4853      	ldr	r0, [pc, #332]	@ (8016a78 <_printf_i+0x238>)
 801692c:	6033      	str	r3, [r6, #0]
 801692e:	bf14      	ite	ne
 8016930:	230a      	movne	r3, #10
 8016932:	2308      	moveq	r3, #8
 8016934:	2100      	movs	r1, #0
 8016936:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801693a:	6866      	ldr	r6, [r4, #4]
 801693c:	60a6      	str	r6, [r4, #8]
 801693e:	2e00      	cmp	r6, #0
 8016940:	bfa2      	ittt	ge
 8016942:	6821      	ldrge	r1, [r4, #0]
 8016944:	f021 0104 	bicge.w	r1, r1, #4
 8016948:	6021      	strge	r1, [r4, #0]
 801694a:	b90d      	cbnz	r5, 8016950 <_printf_i+0x110>
 801694c:	2e00      	cmp	r6, #0
 801694e:	d04b      	beq.n	80169e8 <_printf_i+0x1a8>
 8016950:	4616      	mov	r6, r2
 8016952:	fbb5 f1f3 	udiv	r1, r5, r3
 8016956:	fb03 5711 	mls	r7, r3, r1, r5
 801695a:	5dc7      	ldrb	r7, [r0, r7]
 801695c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8016960:	462f      	mov	r7, r5
 8016962:	42bb      	cmp	r3, r7
 8016964:	460d      	mov	r5, r1
 8016966:	d9f4      	bls.n	8016952 <_printf_i+0x112>
 8016968:	2b08      	cmp	r3, #8
 801696a:	d10b      	bne.n	8016984 <_printf_i+0x144>
 801696c:	6823      	ldr	r3, [r4, #0]
 801696e:	07df      	lsls	r7, r3, #31
 8016970:	d508      	bpl.n	8016984 <_printf_i+0x144>
 8016972:	6923      	ldr	r3, [r4, #16]
 8016974:	6861      	ldr	r1, [r4, #4]
 8016976:	4299      	cmp	r1, r3
 8016978:	bfde      	ittt	le
 801697a:	2330      	movle	r3, #48	@ 0x30
 801697c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8016980:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8016984:	1b92      	subs	r2, r2, r6
 8016986:	6122      	str	r2, [r4, #16]
 8016988:	f8cd a000 	str.w	sl, [sp]
 801698c:	464b      	mov	r3, r9
 801698e:	aa03      	add	r2, sp, #12
 8016990:	4621      	mov	r1, r4
 8016992:	4640      	mov	r0, r8
 8016994:	f7ff fee6 	bl	8016764 <_printf_common>
 8016998:	3001      	adds	r0, #1
 801699a:	d14a      	bne.n	8016a32 <_printf_i+0x1f2>
 801699c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80169a0:	b004      	add	sp, #16
 80169a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80169a6:	6823      	ldr	r3, [r4, #0]
 80169a8:	f043 0320 	orr.w	r3, r3, #32
 80169ac:	6023      	str	r3, [r4, #0]
 80169ae:	4833      	ldr	r0, [pc, #204]	@ (8016a7c <_printf_i+0x23c>)
 80169b0:	2778      	movs	r7, #120	@ 0x78
 80169b2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80169b6:	6823      	ldr	r3, [r4, #0]
 80169b8:	6831      	ldr	r1, [r6, #0]
 80169ba:	061f      	lsls	r7, r3, #24
 80169bc:	f851 5b04 	ldr.w	r5, [r1], #4
 80169c0:	d402      	bmi.n	80169c8 <_printf_i+0x188>
 80169c2:	065f      	lsls	r7, r3, #25
 80169c4:	bf48      	it	mi
 80169c6:	b2ad      	uxthmi	r5, r5
 80169c8:	6031      	str	r1, [r6, #0]
 80169ca:	07d9      	lsls	r1, r3, #31
 80169cc:	bf44      	itt	mi
 80169ce:	f043 0320 	orrmi.w	r3, r3, #32
 80169d2:	6023      	strmi	r3, [r4, #0]
 80169d4:	b11d      	cbz	r5, 80169de <_printf_i+0x19e>
 80169d6:	2310      	movs	r3, #16
 80169d8:	e7ac      	b.n	8016934 <_printf_i+0xf4>
 80169da:	4827      	ldr	r0, [pc, #156]	@ (8016a78 <_printf_i+0x238>)
 80169dc:	e7e9      	b.n	80169b2 <_printf_i+0x172>
 80169de:	6823      	ldr	r3, [r4, #0]
 80169e0:	f023 0320 	bic.w	r3, r3, #32
 80169e4:	6023      	str	r3, [r4, #0]
 80169e6:	e7f6      	b.n	80169d6 <_printf_i+0x196>
 80169e8:	4616      	mov	r6, r2
 80169ea:	e7bd      	b.n	8016968 <_printf_i+0x128>
 80169ec:	6833      	ldr	r3, [r6, #0]
 80169ee:	6825      	ldr	r5, [r4, #0]
 80169f0:	6961      	ldr	r1, [r4, #20]
 80169f2:	1d18      	adds	r0, r3, #4
 80169f4:	6030      	str	r0, [r6, #0]
 80169f6:	062e      	lsls	r6, r5, #24
 80169f8:	681b      	ldr	r3, [r3, #0]
 80169fa:	d501      	bpl.n	8016a00 <_printf_i+0x1c0>
 80169fc:	6019      	str	r1, [r3, #0]
 80169fe:	e002      	b.n	8016a06 <_printf_i+0x1c6>
 8016a00:	0668      	lsls	r0, r5, #25
 8016a02:	d5fb      	bpl.n	80169fc <_printf_i+0x1bc>
 8016a04:	8019      	strh	r1, [r3, #0]
 8016a06:	2300      	movs	r3, #0
 8016a08:	6123      	str	r3, [r4, #16]
 8016a0a:	4616      	mov	r6, r2
 8016a0c:	e7bc      	b.n	8016988 <_printf_i+0x148>
 8016a0e:	6833      	ldr	r3, [r6, #0]
 8016a10:	1d1a      	adds	r2, r3, #4
 8016a12:	6032      	str	r2, [r6, #0]
 8016a14:	681e      	ldr	r6, [r3, #0]
 8016a16:	6862      	ldr	r2, [r4, #4]
 8016a18:	2100      	movs	r1, #0
 8016a1a:	4630      	mov	r0, r6
 8016a1c:	f7e9 fc00 	bl	8000220 <memchr>
 8016a20:	b108      	cbz	r0, 8016a26 <_printf_i+0x1e6>
 8016a22:	1b80      	subs	r0, r0, r6
 8016a24:	6060      	str	r0, [r4, #4]
 8016a26:	6863      	ldr	r3, [r4, #4]
 8016a28:	6123      	str	r3, [r4, #16]
 8016a2a:	2300      	movs	r3, #0
 8016a2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016a30:	e7aa      	b.n	8016988 <_printf_i+0x148>
 8016a32:	6923      	ldr	r3, [r4, #16]
 8016a34:	4632      	mov	r2, r6
 8016a36:	4649      	mov	r1, r9
 8016a38:	4640      	mov	r0, r8
 8016a3a:	47d0      	blx	sl
 8016a3c:	3001      	adds	r0, #1
 8016a3e:	d0ad      	beq.n	801699c <_printf_i+0x15c>
 8016a40:	6823      	ldr	r3, [r4, #0]
 8016a42:	079b      	lsls	r3, r3, #30
 8016a44:	d413      	bmi.n	8016a6e <_printf_i+0x22e>
 8016a46:	68e0      	ldr	r0, [r4, #12]
 8016a48:	9b03      	ldr	r3, [sp, #12]
 8016a4a:	4298      	cmp	r0, r3
 8016a4c:	bfb8      	it	lt
 8016a4e:	4618      	movlt	r0, r3
 8016a50:	e7a6      	b.n	80169a0 <_printf_i+0x160>
 8016a52:	2301      	movs	r3, #1
 8016a54:	4632      	mov	r2, r6
 8016a56:	4649      	mov	r1, r9
 8016a58:	4640      	mov	r0, r8
 8016a5a:	47d0      	blx	sl
 8016a5c:	3001      	adds	r0, #1
 8016a5e:	d09d      	beq.n	801699c <_printf_i+0x15c>
 8016a60:	3501      	adds	r5, #1
 8016a62:	68e3      	ldr	r3, [r4, #12]
 8016a64:	9903      	ldr	r1, [sp, #12]
 8016a66:	1a5b      	subs	r3, r3, r1
 8016a68:	42ab      	cmp	r3, r5
 8016a6a:	dcf2      	bgt.n	8016a52 <_printf_i+0x212>
 8016a6c:	e7eb      	b.n	8016a46 <_printf_i+0x206>
 8016a6e:	2500      	movs	r5, #0
 8016a70:	f104 0619 	add.w	r6, r4, #25
 8016a74:	e7f5      	b.n	8016a62 <_printf_i+0x222>
 8016a76:	bf00      	nop
 8016a78:	0803301c 	.word	0x0803301c
 8016a7c:	0801951d 	.word	0x0801951d

08016a80 <std>:
 8016a80:	2300      	movs	r3, #0
 8016a82:	b510      	push	{r4, lr}
 8016a84:	4604      	mov	r4, r0
 8016a86:	e9c0 3300 	strd	r3, r3, [r0]
 8016a8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016a8e:	6083      	str	r3, [r0, #8]
 8016a90:	8181      	strh	r1, [r0, #12]
 8016a92:	6643      	str	r3, [r0, #100]	@ 0x64
 8016a94:	81c2      	strh	r2, [r0, #14]
 8016a96:	6183      	str	r3, [r0, #24]
 8016a98:	4619      	mov	r1, r3
 8016a9a:	2208      	movs	r2, #8
 8016a9c:	305c      	adds	r0, #92	@ 0x5c
 8016a9e:	f000 f920 	bl	8016ce2 <memset>
 8016aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8016ad8 <std+0x58>)
 8016aa4:	6263      	str	r3, [r4, #36]	@ 0x24
 8016aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8016adc <std+0x5c>)
 8016aa8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8016aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8016ae0 <std+0x60>)
 8016aac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8016aae:	4b0d      	ldr	r3, [pc, #52]	@ (8016ae4 <std+0x64>)
 8016ab0:	6323      	str	r3, [r4, #48]	@ 0x30
 8016ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8016ae8 <std+0x68>)
 8016ab4:	6224      	str	r4, [r4, #32]
 8016ab6:	429c      	cmp	r4, r3
 8016ab8:	d006      	beq.n	8016ac8 <std+0x48>
 8016aba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8016abe:	4294      	cmp	r4, r2
 8016ac0:	d002      	beq.n	8016ac8 <std+0x48>
 8016ac2:	33d0      	adds	r3, #208	@ 0xd0
 8016ac4:	429c      	cmp	r4, r3
 8016ac6:	d105      	bne.n	8016ad4 <std+0x54>
 8016ac8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8016acc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016ad0:	f000 ba1e 	b.w	8016f10 <__retarget_lock_init_recursive>
 8016ad4:	bd10      	pop	{r4, pc}
 8016ad6:	bf00      	nop
 8016ad8:	08016c29 	.word	0x08016c29
 8016adc:	08016c4b 	.word	0x08016c4b
 8016ae0:	08016c83 	.word	0x08016c83
 8016ae4:	08016ca7 	.word	0x08016ca7
 8016ae8:	20008f44 	.word	0x20008f44

08016aec <stdio_exit_handler>:
 8016aec:	4a02      	ldr	r2, [pc, #8]	@ (8016af8 <stdio_exit_handler+0xc>)
 8016aee:	4903      	ldr	r1, [pc, #12]	@ (8016afc <stdio_exit_handler+0x10>)
 8016af0:	4803      	ldr	r0, [pc, #12]	@ (8016b00 <stdio_exit_handler+0x14>)
 8016af2:	f000 b87b 	b.w	8016bec <_fwalk_sglue>
 8016af6:	bf00      	nop
 8016af8:	200003a8 	.word	0x200003a8
 8016afc:	08018861 	.word	0x08018861
 8016b00:	200003b8 	.word	0x200003b8

08016b04 <cleanup_stdio>:
 8016b04:	6841      	ldr	r1, [r0, #4]
 8016b06:	4b0c      	ldr	r3, [pc, #48]	@ (8016b38 <cleanup_stdio+0x34>)
 8016b08:	4299      	cmp	r1, r3
 8016b0a:	b510      	push	{r4, lr}
 8016b0c:	4604      	mov	r4, r0
 8016b0e:	d001      	beq.n	8016b14 <cleanup_stdio+0x10>
 8016b10:	f001 fea6 	bl	8018860 <_fflush_r>
 8016b14:	68a1      	ldr	r1, [r4, #8]
 8016b16:	4b09      	ldr	r3, [pc, #36]	@ (8016b3c <cleanup_stdio+0x38>)
 8016b18:	4299      	cmp	r1, r3
 8016b1a:	d002      	beq.n	8016b22 <cleanup_stdio+0x1e>
 8016b1c:	4620      	mov	r0, r4
 8016b1e:	f001 fe9f 	bl	8018860 <_fflush_r>
 8016b22:	68e1      	ldr	r1, [r4, #12]
 8016b24:	4b06      	ldr	r3, [pc, #24]	@ (8016b40 <cleanup_stdio+0x3c>)
 8016b26:	4299      	cmp	r1, r3
 8016b28:	d004      	beq.n	8016b34 <cleanup_stdio+0x30>
 8016b2a:	4620      	mov	r0, r4
 8016b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016b30:	f001 be96 	b.w	8018860 <_fflush_r>
 8016b34:	bd10      	pop	{r4, pc}
 8016b36:	bf00      	nop
 8016b38:	20008f44 	.word	0x20008f44
 8016b3c:	20008fac 	.word	0x20008fac
 8016b40:	20009014 	.word	0x20009014

08016b44 <global_stdio_init.part.0>:
 8016b44:	b510      	push	{r4, lr}
 8016b46:	4b0b      	ldr	r3, [pc, #44]	@ (8016b74 <global_stdio_init.part.0+0x30>)
 8016b48:	4c0b      	ldr	r4, [pc, #44]	@ (8016b78 <global_stdio_init.part.0+0x34>)
 8016b4a:	4a0c      	ldr	r2, [pc, #48]	@ (8016b7c <global_stdio_init.part.0+0x38>)
 8016b4c:	601a      	str	r2, [r3, #0]
 8016b4e:	4620      	mov	r0, r4
 8016b50:	2200      	movs	r2, #0
 8016b52:	2104      	movs	r1, #4
 8016b54:	f7ff ff94 	bl	8016a80 <std>
 8016b58:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8016b5c:	2201      	movs	r2, #1
 8016b5e:	2109      	movs	r1, #9
 8016b60:	f7ff ff8e 	bl	8016a80 <std>
 8016b64:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8016b68:	2202      	movs	r2, #2
 8016b6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016b6e:	2112      	movs	r1, #18
 8016b70:	f7ff bf86 	b.w	8016a80 <std>
 8016b74:	2000907c 	.word	0x2000907c
 8016b78:	20008f44 	.word	0x20008f44
 8016b7c:	08016aed 	.word	0x08016aed

08016b80 <__sfp_lock_acquire>:
 8016b80:	4801      	ldr	r0, [pc, #4]	@ (8016b88 <__sfp_lock_acquire+0x8>)
 8016b82:	f000 b9c6 	b.w	8016f12 <__retarget_lock_acquire_recursive>
 8016b86:	bf00      	nop
 8016b88:	20009085 	.word	0x20009085

08016b8c <__sfp_lock_release>:
 8016b8c:	4801      	ldr	r0, [pc, #4]	@ (8016b94 <__sfp_lock_release+0x8>)
 8016b8e:	f000 b9c1 	b.w	8016f14 <__retarget_lock_release_recursive>
 8016b92:	bf00      	nop
 8016b94:	20009085 	.word	0x20009085

08016b98 <__sinit>:
 8016b98:	b510      	push	{r4, lr}
 8016b9a:	4604      	mov	r4, r0
 8016b9c:	f7ff fff0 	bl	8016b80 <__sfp_lock_acquire>
 8016ba0:	6a23      	ldr	r3, [r4, #32]
 8016ba2:	b11b      	cbz	r3, 8016bac <__sinit+0x14>
 8016ba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016ba8:	f7ff bff0 	b.w	8016b8c <__sfp_lock_release>
 8016bac:	4b04      	ldr	r3, [pc, #16]	@ (8016bc0 <__sinit+0x28>)
 8016bae:	6223      	str	r3, [r4, #32]
 8016bb0:	4b04      	ldr	r3, [pc, #16]	@ (8016bc4 <__sinit+0x2c>)
 8016bb2:	681b      	ldr	r3, [r3, #0]
 8016bb4:	2b00      	cmp	r3, #0
 8016bb6:	d1f5      	bne.n	8016ba4 <__sinit+0xc>
 8016bb8:	f7ff ffc4 	bl	8016b44 <global_stdio_init.part.0>
 8016bbc:	e7f2      	b.n	8016ba4 <__sinit+0xc>
 8016bbe:	bf00      	nop
 8016bc0:	08016b05 	.word	0x08016b05
 8016bc4:	2000907c 	.word	0x2000907c

08016bc8 <fiprintf>:
 8016bc8:	b40e      	push	{r1, r2, r3}
 8016bca:	b503      	push	{r0, r1, lr}
 8016bcc:	4601      	mov	r1, r0
 8016bce:	ab03      	add	r3, sp, #12
 8016bd0:	4805      	ldr	r0, [pc, #20]	@ (8016be8 <fiprintf+0x20>)
 8016bd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8016bd6:	6800      	ldr	r0, [r0, #0]
 8016bd8:	9301      	str	r3, [sp, #4]
 8016bda:	f001 fca5 	bl	8018528 <_vfiprintf_r>
 8016bde:	b002      	add	sp, #8
 8016be0:	f85d eb04 	ldr.w	lr, [sp], #4
 8016be4:	b003      	add	sp, #12
 8016be6:	4770      	bx	lr
 8016be8:	200003b4 	.word	0x200003b4

08016bec <_fwalk_sglue>:
 8016bec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016bf0:	4607      	mov	r7, r0
 8016bf2:	4688      	mov	r8, r1
 8016bf4:	4614      	mov	r4, r2
 8016bf6:	2600      	movs	r6, #0
 8016bf8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016bfc:	f1b9 0901 	subs.w	r9, r9, #1
 8016c00:	d505      	bpl.n	8016c0e <_fwalk_sglue+0x22>
 8016c02:	6824      	ldr	r4, [r4, #0]
 8016c04:	2c00      	cmp	r4, #0
 8016c06:	d1f7      	bne.n	8016bf8 <_fwalk_sglue+0xc>
 8016c08:	4630      	mov	r0, r6
 8016c0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016c0e:	89ab      	ldrh	r3, [r5, #12]
 8016c10:	2b01      	cmp	r3, #1
 8016c12:	d907      	bls.n	8016c24 <_fwalk_sglue+0x38>
 8016c14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016c18:	3301      	adds	r3, #1
 8016c1a:	d003      	beq.n	8016c24 <_fwalk_sglue+0x38>
 8016c1c:	4629      	mov	r1, r5
 8016c1e:	4638      	mov	r0, r7
 8016c20:	47c0      	blx	r8
 8016c22:	4306      	orrs	r6, r0
 8016c24:	3568      	adds	r5, #104	@ 0x68
 8016c26:	e7e9      	b.n	8016bfc <_fwalk_sglue+0x10>

08016c28 <__sread>:
 8016c28:	b510      	push	{r4, lr}
 8016c2a:	460c      	mov	r4, r1
 8016c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016c30:	f000 f90c 	bl	8016e4c <_read_r>
 8016c34:	2800      	cmp	r0, #0
 8016c36:	bfab      	itete	ge
 8016c38:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8016c3a:	89a3      	ldrhlt	r3, [r4, #12]
 8016c3c:	181b      	addge	r3, r3, r0
 8016c3e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8016c42:	bfac      	ite	ge
 8016c44:	6563      	strge	r3, [r4, #84]	@ 0x54
 8016c46:	81a3      	strhlt	r3, [r4, #12]
 8016c48:	bd10      	pop	{r4, pc}

08016c4a <__swrite>:
 8016c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016c4e:	461f      	mov	r7, r3
 8016c50:	898b      	ldrh	r3, [r1, #12]
 8016c52:	05db      	lsls	r3, r3, #23
 8016c54:	4605      	mov	r5, r0
 8016c56:	460c      	mov	r4, r1
 8016c58:	4616      	mov	r6, r2
 8016c5a:	d505      	bpl.n	8016c68 <__swrite+0x1e>
 8016c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016c60:	2302      	movs	r3, #2
 8016c62:	2200      	movs	r2, #0
 8016c64:	f000 f8e0 	bl	8016e28 <_lseek_r>
 8016c68:	89a3      	ldrh	r3, [r4, #12]
 8016c6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016c6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8016c72:	81a3      	strh	r3, [r4, #12]
 8016c74:	4632      	mov	r2, r6
 8016c76:	463b      	mov	r3, r7
 8016c78:	4628      	mov	r0, r5
 8016c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016c7e:	f000 b90b 	b.w	8016e98 <_write_r>

08016c82 <__sseek>:
 8016c82:	b510      	push	{r4, lr}
 8016c84:	460c      	mov	r4, r1
 8016c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016c8a:	f000 f8cd 	bl	8016e28 <_lseek_r>
 8016c8e:	1c43      	adds	r3, r0, #1
 8016c90:	89a3      	ldrh	r3, [r4, #12]
 8016c92:	bf15      	itete	ne
 8016c94:	6560      	strne	r0, [r4, #84]	@ 0x54
 8016c96:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8016c9a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8016c9e:	81a3      	strheq	r3, [r4, #12]
 8016ca0:	bf18      	it	ne
 8016ca2:	81a3      	strhne	r3, [r4, #12]
 8016ca4:	bd10      	pop	{r4, pc}

08016ca6 <__sclose>:
 8016ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016caa:	f000 b857 	b.w	8016d5c <_close_r>

08016cae <memmove>:
 8016cae:	4288      	cmp	r0, r1
 8016cb0:	b510      	push	{r4, lr}
 8016cb2:	eb01 0402 	add.w	r4, r1, r2
 8016cb6:	d902      	bls.n	8016cbe <memmove+0x10>
 8016cb8:	4284      	cmp	r4, r0
 8016cba:	4623      	mov	r3, r4
 8016cbc:	d807      	bhi.n	8016cce <memmove+0x20>
 8016cbe:	1e43      	subs	r3, r0, #1
 8016cc0:	42a1      	cmp	r1, r4
 8016cc2:	d008      	beq.n	8016cd6 <memmove+0x28>
 8016cc4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016cc8:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016ccc:	e7f8      	b.n	8016cc0 <memmove+0x12>
 8016cce:	4402      	add	r2, r0
 8016cd0:	4601      	mov	r1, r0
 8016cd2:	428a      	cmp	r2, r1
 8016cd4:	d100      	bne.n	8016cd8 <memmove+0x2a>
 8016cd6:	bd10      	pop	{r4, pc}
 8016cd8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016cdc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016ce0:	e7f7      	b.n	8016cd2 <memmove+0x24>

08016ce2 <memset>:
 8016ce2:	4402      	add	r2, r0
 8016ce4:	4603      	mov	r3, r0
 8016ce6:	4293      	cmp	r3, r2
 8016ce8:	d100      	bne.n	8016cec <memset+0xa>
 8016cea:	4770      	bx	lr
 8016cec:	f803 1b01 	strb.w	r1, [r3], #1
 8016cf0:	e7f9      	b.n	8016ce6 <memset+0x4>

08016cf2 <_raise_r>:
 8016cf2:	291f      	cmp	r1, #31
 8016cf4:	b538      	push	{r3, r4, r5, lr}
 8016cf6:	4605      	mov	r5, r0
 8016cf8:	460c      	mov	r4, r1
 8016cfa:	d904      	bls.n	8016d06 <_raise_r+0x14>
 8016cfc:	2316      	movs	r3, #22
 8016cfe:	6003      	str	r3, [r0, #0]
 8016d00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016d04:	bd38      	pop	{r3, r4, r5, pc}
 8016d06:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016d08:	b112      	cbz	r2, 8016d10 <_raise_r+0x1e>
 8016d0a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016d0e:	b94b      	cbnz	r3, 8016d24 <_raise_r+0x32>
 8016d10:	4628      	mov	r0, r5
 8016d12:	f000 f8bf 	bl	8016e94 <_getpid_r>
 8016d16:	4622      	mov	r2, r4
 8016d18:	4601      	mov	r1, r0
 8016d1a:	4628      	mov	r0, r5
 8016d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016d20:	f000 b8a6 	b.w	8016e70 <_kill_r>
 8016d24:	2b01      	cmp	r3, #1
 8016d26:	d00a      	beq.n	8016d3e <_raise_r+0x4c>
 8016d28:	1c59      	adds	r1, r3, #1
 8016d2a:	d103      	bne.n	8016d34 <_raise_r+0x42>
 8016d2c:	2316      	movs	r3, #22
 8016d2e:	6003      	str	r3, [r0, #0]
 8016d30:	2001      	movs	r0, #1
 8016d32:	e7e7      	b.n	8016d04 <_raise_r+0x12>
 8016d34:	2100      	movs	r1, #0
 8016d36:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016d3a:	4620      	mov	r0, r4
 8016d3c:	4798      	blx	r3
 8016d3e:	2000      	movs	r0, #0
 8016d40:	e7e0      	b.n	8016d04 <_raise_r+0x12>
	...

08016d44 <raise>:
 8016d44:	4b02      	ldr	r3, [pc, #8]	@ (8016d50 <raise+0xc>)
 8016d46:	4601      	mov	r1, r0
 8016d48:	6818      	ldr	r0, [r3, #0]
 8016d4a:	f7ff bfd2 	b.w	8016cf2 <_raise_r>
 8016d4e:	bf00      	nop
 8016d50:	200003b4 	.word	0x200003b4

08016d54 <_localeconv_r>:
 8016d54:	4800      	ldr	r0, [pc, #0]	@ (8016d58 <_localeconv_r+0x4>)
 8016d56:	4770      	bx	lr
 8016d58:	200004f4 	.word	0x200004f4

08016d5c <_close_r>:
 8016d5c:	b538      	push	{r3, r4, r5, lr}
 8016d5e:	4d06      	ldr	r5, [pc, #24]	@ (8016d78 <_close_r+0x1c>)
 8016d60:	2300      	movs	r3, #0
 8016d62:	4604      	mov	r4, r0
 8016d64:	4608      	mov	r0, r1
 8016d66:	602b      	str	r3, [r5, #0]
 8016d68:	f7ef fb2c 	bl	80063c4 <_close>
 8016d6c:	1c43      	adds	r3, r0, #1
 8016d6e:	d102      	bne.n	8016d76 <_close_r+0x1a>
 8016d70:	682b      	ldr	r3, [r5, #0]
 8016d72:	b103      	cbz	r3, 8016d76 <_close_r+0x1a>
 8016d74:	6023      	str	r3, [r4, #0]
 8016d76:	bd38      	pop	{r3, r4, r5, pc}
 8016d78:	20009080 	.word	0x20009080

08016d7c <_reclaim_reent>:
 8016d7c:	4b29      	ldr	r3, [pc, #164]	@ (8016e24 <_reclaim_reent+0xa8>)
 8016d7e:	681b      	ldr	r3, [r3, #0]
 8016d80:	4283      	cmp	r3, r0
 8016d82:	b570      	push	{r4, r5, r6, lr}
 8016d84:	4604      	mov	r4, r0
 8016d86:	d04b      	beq.n	8016e20 <_reclaim_reent+0xa4>
 8016d88:	69c3      	ldr	r3, [r0, #28]
 8016d8a:	b1ab      	cbz	r3, 8016db8 <_reclaim_reent+0x3c>
 8016d8c:	68db      	ldr	r3, [r3, #12]
 8016d8e:	b16b      	cbz	r3, 8016dac <_reclaim_reent+0x30>
 8016d90:	2500      	movs	r5, #0
 8016d92:	69e3      	ldr	r3, [r4, #28]
 8016d94:	68db      	ldr	r3, [r3, #12]
 8016d96:	5959      	ldr	r1, [r3, r5]
 8016d98:	2900      	cmp	r1, #0
 8016d9a:	d13b      	bne.n	8016e14 <_reclaim_reent+0x98>
 8016d9c:	3504      	adds	r5, #4
 8016d9e:	2d80      	cmp	r5, #128	@ 0x80
 8016da0:	d1f7      	bne.n	8016d92 <_reclaim_reent+0x16>
 8016da2:	69e3      	ldr	r3, [r4, #28]
 8016da4:	4620      	mov	r0, r4
 8016da6:	68d9      	ldr	r1, [r3, #12]
 8016da8:	f000 ff12 	bl	8017bd0 <_free_r>
 8016dac:	69e3      	ldr	r3, [r4, #28]
 8016dae:	6819      	ldr	r1, [r3, #0]
 8016db0:	b111      	cbz	r1, 8016db8 <_reclaim_reent+0x3c>
 8016db2:	4620      	mov	r0, r4
 8016db4:	f000 ff0c 	bl	8017bd0 <_free_r>
 8016db8:	6961      	ldr	r1, [r4, #20]
 8016dba:	b111      	cbz	r1, 8016dc2 <_reclaim_reent+0x46>
 8016dbc:	4620      	mov	r0, r4
 8016dbe:	f000 ff07 	bl	8017bd0 <_free_r>
 8016dc2:	69e1      	ldr	r1, [r4, #28]
 8016dc4:	b111      	cbz	r1, 8016dcc <_reclaim_reent+0x50>
 8016dc6:	4620      	mov	r0, r4
 8016dc8:	f000 ff02 	bl	8017bd0 <_free_r>
 8016dcc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8016dce:	b111      	cbz	r1, 8016dd6 <_reclaim_reent+0x5a>
 8016dd0:	4620      	mov	r0, r4
 8016dd2:	f000 fefd 	bl	8017bd0 <_free_r>
 8016dd6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016dd8:	b111      	cbz	r1, 8016de0 <_reclaim_reent+0x64>
 8016dda:	4620      	mov	r0, r4
 8016ddc:	f000 fef8 	bl	8017bd0 <_free_r>
 8016de0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8016de2:	b111      	cbz	r1, 8016dea <_reclaim_reent+0x6e>
 8016de4:	4620      	mov	r0, r4
 8016de6:	f000 fef3 	bl	8017bd0 <_free_r>
 8016dea:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8016dec:	b111      	cbz	r1, 8016df4 <_reclaim_reent+0x78>
 8016dee:	4620      	mov	r0, r4
 8016df0:	f000 feee 	bl	8017bd0 <_free_r>
 8016df4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8016df6:	b111      	cbz	r1, 8016dfe <_reclaim_reent+0x82>
 8016df8:	4620      	mov	r0, r4
 8016dfa:	f000 fee9 	bl	8017bd0 <_free_r>
 8016dfe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8016e00:	b111      	cbz	r1, 8016e08 <_reclaim_reent+0x8c>
 8016e02:	4620      	mov	r0, r4
 8016e04:	f000 fee4 	bl	8017bd0 <_free_r>
 8016e08:	6a23      	ldr	r3, [r4, #32]
 8016e0a:	b14b      	cbz	r3, 8016e20 <_reclaim_reent+0xa4>
 8016e0c:	4620      	mov	r0, r4
 8016e0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016e12:	4718      	bx	r3
 8016e14:	680e      	ldr	r6, [r1, #0]
 8016e16:	4620      	mov	r0, r4
 8016e18:	f000 feda 	bl	8017bd0 <_free_r>
 8016e1c:	4631      	mov	r1, r6
 8016e1e:	e7bb      	b.n	8016d98 <_reclaim_reent+0x1c>
 8016e20:	bd70      	pop	{r4, r5, r6, pc}
 8016e22:	bf00      	nop
 8016e24:	200003b4 	.word	0x200003b4

08016e28 <_lseek_r>:
 8016e28:	b538      	push	{r3, r4, r5, lr}
 8016e2a:	4d07      	ldr	r5, [pc, #28]	@ (8016e48 <_lseek_r+0x20>)
 8016e2c:	4604      	mov	r4, r0
 8016e2e:	4608      	mov	r0, r1
 8016e30:	4611      	mov	r1, r2
 8016e32:	2200      	movs	r2, #0
 8016e34:	602a      	str	r2, [r5, #0]
 8016e36:	461a      	mov	r2, r3
 8016e38:	f7ef faeb 	bl	8006412 <_lseek>
 8016e3c:	1c43      	adds	r3, r0, #1
 8016e3e:	d102      	bne.n	8016e46 <_lseek_r+0x1e>
 8016e40:	682b      	ldr	r3, [r5, #0]
 8016e42:	b103      	cbz	r3, 8016e46 <_lseek_r+0x1e>
 8016e44:	6023      	str	r3, [r4, #0]
 8016e46:	bd38      	pop	{r3, r4, r5, pc}
 8016e48:	20009080 	.word	0x20009080

08016e4c <_read_r>:
 8016e4c:	b538      	push	{r3, r4, r5, lr}
 8016e4e:	4d07      	ldr	r5, [pc, #28]	@ (8016e6c <_read_r+0x20>)
 8016e50:	4604      	mov	r4, r0
 8016e52:	4608      	mov	r0, r1
 8016e54:	4611      	mov	r1, r2
 8016e56:	2200      	movs	r2, #0
 8016e58:	602a      	str	r2, [r5, #0]
 8016e5a:	461a      	mov	r2, r3
 8016e5c:	f7ef fa79 	bl	8006352 <_read>
 8016e60:	1c43      	adds	r3, r0, #1
 8016e62:	d102      	bne.n	8016e6a <_read_r+0x1e>
 8016e64:	682b      	ldr	r3, [r5, #0]
 8016e66:	b103      	cbz	r3, 8016e6a <_read_r+0x1e>
 8016e68:	6023      	str	r3, [r4, #0]
 8016e6a:	bd38      	pop	{r3, r4, r5, pc}
 8016e6c:	20009080 	.word	0x20009080

08016e70 <_kill_r>:
 8016e70:	b538      	push	{r3, r4, r5, lr}
 8016e72:	4d07      	ldr	r5, [pc, #28]	@ (8016e90 <_kill_r+0x20>)
 8016e74:	2300      	movs	r3, #0
 8016e76:	4604      	mov	r4, r0
 8016e78:	4608      	mov	r0, r1
 8016e7a:	4611      	mov	r1, r2
 8016e7c:	602b      	str	r3, [r5, #0]
 8016e7e:	f7ef fa4d 	bl	800631c <_kill>
 8016e82:	1c43      	adds	r3, r0, #1
 8016e84:	d102      	bne.n	8016e8c <_kill_r+0x1c>
 8016e86:	682b      	ldr	r3, [r5, #0]
 8016e88:	b103      	cbz	r3, 8016e8c <_kill_r+0x1c>
 8016e8a:	6023      	str	r3, [r4, #0]
 8016e8c:	bd38      	pop	{r3, r4, r5, pc}
 8016e8e:	bf00      	nop
 8016e90:	20009080 	.word	0x20009080

08016e94 <_getpid_r>:
 8016e94:	f7ef ba3a 	b.w	800630c <_getpid>

08016e98 <_write_r>:
 8016e98:	b538      	push	{r3, r4, r5, lr}
 8016e9a:	4d07      	ldr	r5, [pc, #28]	@ (8016eb8 <_write_r+0x20>)
 8016e9c:	4604      	mov	r4, r0
 8016e9e:	4608      	mov	r0, r1
 8016ea0:	4611      	mov	r1, r2
 8016ea2:	2200      	movs	r2, #0
 8016ea4:	602a      	str	r2, [r5, #0]
 8016ea6:	461a      	mov	r2, r3
 8016ea8:	f7ef fa70 	bl	800638c <_write>
 8016eac:	1c43      	adds	r3, r0, #1
 8016eae:	d102      	bne.n	8016eb6 <_write_r+0x1e>
 8016eb0:	682b      	ldr	r3, [r5, #0]
 8016eb2:	b103      	cbz	r3, 8016eb6 <_write_r+0x1e>
 8016eb4:	6023      	str	r3, [r4, #0]
 8016eb6:	bd38      	pop	{r3, r4, r5, pc}
 8016eb8:	20009080 	.word	0x20009080

08016ebc <__errno>:
 8016ebc:	4b01      	ldr	r3, [pc, #4]	@ (8016ec4 <__errno+0x8>)
 8016ebe:	6818      	ldr	r0, [r3, #0]
 8016ec0:	4770      	bx	lr
 8016ec2:	bf00      	nop
 8016ec4:	200003b4 	.word	0x200003b4

08016ec8 <__libc_init_array>:
 8016ec8:	b570      	push	{r4, r5, r6, lr}
 8016eca:	4d0d      	ldr	r5, [pc, #52]	@ (8016f00 <__libc_init_array+0x38>)
 8016ecc:	4c0d      	ldr	r4, [pc, #52]	@ (8016f04 <__libc_init_array+0x3c>)
 8016ece:	1b64      	subs	r4, r4, r5
 8016ed0:	10a4      	asrs	r4, r4, #2
 8016ed2:	2600      	movs	r6, #0
 8016ed4:	42a6      	cmp	r6, r4
 8016ed6:	d109      	bne.n	8016eec <__libc_init_array+0x24>
 8016ed8:	4d0b      	ldr	r5, [pc, #44]	@ (8016f08 <__libc_init_array+0x40>)
 8016eda:	4c0c      	ldr	r4, [pc, #48]	@ (8016f0c <__libc_init_array+0x44>)
 8016edc:	f001 fe44 	bl	8018b68 <_init>
 8016ee0:	1b64      	subs	r4, r4, r5
 8016ee2:	10a4      	asrs	r4, r4, #2
 8016ee4:	2600      	movs	r6, #0
 8016ee6:	42a6      	cmp	r6, r4
 8016ee8:	d105      	bne.n	8016ef6 <__libc_init_array+0x2e>
 8016eea:	bd70      	pop	{r4, r5, r6, pc}
 8016eec:	f855 3b04 	ldr.w	r3, [r5], #4
 8016ef0:	4798      	blx	r3
 8016ef2:	3601      	adds	r6, #1
 8016ef4:	e7ee      	b.n	8016ed4 <__libc_init_array+0xc>
 8016ef6:	f855 3b04 	ldr.w	r3, [r5], #4
 8016efa:	4798      	blx	r3
 8016efc:	3601      	adds	r6, #1
 8016efe:	e7f2      	b.n	8016ee6 <__libc_init_array+0x1e>
 8016f00:	08033334 	.word	0x08033334
 8016f04:	08033334 	.word	0x08033334
 8016f08:	08033334 	.word	0x08033334
 8016f0c:	08033344 	.word	0x08033344

08016f10 <__retarget_lock_init_recursive>:
 8016f10:	4770      	bx	lr

08016f12 <__retarget_lock_acquire_recursive>:
 8016f12:	4770      	bx	lr

08016f14 <__retarget_lock_release_recursive>:
 8016f14:	4770      	bx	lr

08016f16 <memcpy>:
 8016f16:	440a      	add	r2, r1
 8016f18:	4291      	cmp	r1, r2
 8016f1a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8016f1e:	d100      	bne.n	8016f22 <memcpy+0xc>
 8016f20:	4770      	bx	lr
 8016f22:	b510      	push	{r4, lr}
 8016f24:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016f28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016f2c:	4291      	cmp	r1, r2
 8016f2e:	d1f9      	bne.n	8016f24 <memcpy+0xe>
 8016f30:	bd10      	pop	{r4, pc}

08016f32 <quorem>:
 8016f32:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f36:	6903      	ldr	r3, [r0, #16]
 8016f38:	690c      	ldr	r4, [r1, #16]
 8016f3a:	42a3      	cmp	r3, r4
 8016f3c:	4607      	mov	r7, r0
 8016f3e:	db7e      	blt.n	801703e <quorem+0x10c>
 8016f40:	3c01      	subs	r4, #1
 8016f42:	f101 0814 	add.w	r8, r1, #20
 8016f46:	00a3      	lsls	r3, r4, #2
 8016f48:	f100 0514 	add.w	r5, r0, #20
 8016f4c:	9300      	str	r3, [sp, #0]
 8016f4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8016f52:	9301      	str	r3, [sp, #4]
 8016f54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8016f58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8016f5c:	3301      	adds	r3, #1
 8016f5e:	429a      	cmp	r2, r3
 8016f60:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8016f64:	fbb2 f6f3 	udiv	r6, r2, r3
 8016f68:	d32e      	bcc.n	8016fc8 <quorem+0x96>
 8016f6a:	f04f 0a00 	mov.w	sl, #0
 8016f6e:	46c4      	mov	ip, r8
 8016f70:	46ae      	mov	lr, r5
 8016f72:	46d3      	mov	fp, sl
 8016f74:	f85c 3b04 	ldr.w	r3, [ip], #4
 8016f78:	b298      	uxth	r0, r3
 8016f7a:	fb06 a000 	mla	r0, r6, r0, sl
 8016f7e:	0c02      	lsrs	r2, r0, #16
 8016f80:	0c1b      	lsrs	r3, r3, #16
 8016f82:	fb06 2303 	mla	r3, r6, r3, r2
 8016f86:	f8de 2000 	ldr.w	r2, [lr]
 8016f8a:	b280      	uxth	r0, r0
 8016f8c:	b292      	uxth	r2, r2
 8016f8e:	1a12      	subs	r2, r2, r0
 8016f90:	445a      	add	r2, fp
 8016f92:	f8de 0000 	ldr.w	r0, [lr]
 8016f96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016f9a:	b29b      	uxth	r3, r3
 8016f9c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8016fa0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8016fa4:	b292      	uxth	r2, r2
 8016fa6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8016faa:	45e1      	cmp	r9, ip
 8016fac:	f84e 2b04 	str.w	r2, [lr], #4
 8016fb0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8016fb4:	d2de      	bcs.n	8016f74 <quorem+0x42>
 8016fb6:	9b00      	ldr	r3, [sp, #0]
 8016fb8:	58eb      	ldr	r3, [r5, r3]
 8016fba:	b92b      	cbnz	r3, 8016fc8 <quorem+0x96>
 8016fbc:	9b01      	ldr	r3, [sp, #4]
 8016fbe:	3b04      	subs	r3, #4
 8016fc0:	429d      	cmp	r5, r3
 8016fc2:	461a      	mov	r2, r3
 8016fc4:	d32f      	bcc.n	8017026 <quorem+0xf4>
 8016fc6:	613c      	str	r4, [r7, #16]
 8016fc8:	4638      	mov	r0, r7
 8016fca:	f001 f97b 	bl	80182c4 <__mcmp>
 8016fce:	2800      	cmp	r0, #0
 8016fd0:	db25      	blt.n	801701e <quorem+0xec>
 8016fd2:	4629      	mov	r1, r5
 8016fd4:	2000      	movs	r0, #0
 8016fd6:	f858 2b04 	ldr.w	r2, [r8], #4
 8016fda:	f8d1 c000 	ldr.w	ip, [r1]
 8016fde:	fa1f fe82 	uxth.w	lr, r2
 8016fe2:	fa1f f38c 	uxth.w	r3, ip
 8016fe6:	eba3 030e 	sub.w	r3, r3, lr
 8016fea:	4403      	add	r3, r0
 8016fec:	0c12      	lsrs	r2, r2, #16
 8016fee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8016ff2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8016ff6:	b29b      	uxth	r3, r3
 8016ff8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016ffc:	45c1      	cmp	r9, r8
 8016ffe:	f841 3b04 	str.w	r3, [r1], #4
 8017002:	ea4f 4022 	mov.w	r0, r2, asr #16
 8017006:	d2e6      	bcs.n	8016fd6 <quorem+0xa4>
 8017008:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801700c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017010:	b922      	cbnz	r2, 801701c <quorem+0xea>
 8017012:	3b04      	subs	r3, #4
 8017014:	429d      	cmp	r5, r3
 8017016:	461a      	mov	r2, r3
 8017018:	d30b      	bcc.n	8017032 <quorem+0x100>
 801701a:	613c      	str	r4, [r7, #16]
 801701c:	3601      	adds	r6, #1
 801701e:	4630      	mov	r0, r6
 8017020:	b003      	add	sp, #12
 8017022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017026:	6812      	ldr	r2, [r2, #0]
 8017028:	3b04      	subs	r3, #4
 801702a:	2a00      	cmp	r2, #0
 801702c:	d1cb      	bne.n	8016fc6 <quorem+0x94>
 801702e:	3c01      	subs	r4, #1
 8017030:	e7c6      	b.n	8016fc0 <quorem+0x8e>
 8017032:	6812      	ldr	r2, [r2, #0]
 8017034:	3b04      	subs	r3, #4
 8017036:	2a00      	cmp	r2, #0
 8017038:	d1ef      	bne.n	801701a <quorem+0xe8>
 801703a:	3c01      	subs	r4, #1
 801703c:	e7ea      	b.n	8017014 <quorem+0xe2>
 801703e:	2000      	movs	r0, #0
 8017040:	e7ee      	b.n	8017020 <quorem+0xee>
 8017042:	0000      	movs	r0, r0
 8017044:	0000      	movs	r0, r0
	...

08017048 <_dtoa_r>:
 8017048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801704c:	69c7      	ldr	r7, [r0, #28]
 801704e:	b099      	sub	sp, #100	@ 0x64
 8017050:	ed8d 0b02 	vstr	d0, [sp, #8]
 8017054:	ec55 4b10 	vmov	r4, r5, d0
 8017058:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 801705a:	9109      	str	r1, [sp, #36]	@ 0x24
 801705c:	4683      	mov	fp, r0
 801705e:	920e      	str	r2, [sp, #56]	@ 0x38
 8017060:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017062:	b97f      	cbnz	r7, 8017084 <_dtoa_r+0x3c>
 8017064:	2010      	movs	r0, #16
 8017066:	f000 fdfd 	bl	8017c64 <malloc>
 801706a:	4602      	mov	r2, r0
 801706c:	f8cb 001c 	str.w	r0, [fp, #28]
 8017070:	b920      	cbnz	r0, 801707c <_dtoa_r+0x34>
 8017072:	4ba7      	ldr	r3, [pc, #668]	@ (8017310 <_dtoa_r+0x2c8>)
 8017074:	21ef      	movs	r1, #239	@ 0xef
 8017076:	48a7      	ldr	r0, [pc, #668]	@ (8017314 <_dtoa_r+0x2cc>)
 8017078:	f7ff f88c 	bl	8016194 <__assert_func>
 801707c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8017080:	6007      	str	r7, [r0, #0]
 8017082:	60c7      	str	r7, [r0, #12]
 8017084:	f8db 301c 	ldr.w	r3, [fp, #28]
 8017088:	6819      	ldr	r1, [r3, #0]
 801708a:	b159      	cbz	r1, 80170a4 <_dtoa_r+0x5c>
 801708c:	685a      	ldr	r2, [r3, #4]
 801708e:	604a      	str	r2, [r1, #4]
 8017090:	2301      	movs	r3, #1
 8017092:	4093      	lsls	r3, r2
 8017094:	608b      	str	r3, [r1, #8]
 8017096:	4658      	mov	r0, fp
 8017098:	f000 feda 	bl	8017e50 <_Bfree>
 801709c:	f8db 301c 	ldr.w	r3, [fp, #28]
 80170a0:	2200      	movs	r2, #0
 80170a2:	601a      	str	r2, [r3, #0]
 80170a4:	1e2b      	subs	r3, r5, #0
 80170a6:	bfb9      	ittee	lt
 80170a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80170ac:	9303      	strlt	r3, [sp, #12]
 80170ae:	2300      	movge	r3, #0
 80170b0:	6033      	strge	r3, [r6, #0]
 80170b2:	9f03      	ldr	r7, [sp, #12]
 80170b4:	4b98      	ldr	r3, [pc, #608]	@ (8017318 <_dtoa_r+0x2d0>)
 80170b6:	bfbc      	itt	lt
 80170b8:	2201      	movlt	r2, #1
 80170ba:	6032      	strlt	r2, [r6, #0]
 80170bc:	43bb      	bics	r3, r7
 80170be:	d112      	bne.n	80170e6 <_dtoa_r+0x9e>
 80170c0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80170c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80170c6:	6013      	str	r3, [r2, #0]
 80170c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80170cc:	4323      	orrs	r3, r4
 80170ce:	f000 854d 	beq.w	8017b6c <_dtoa_r+0xb24>
 80170d2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80170d4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801732c <_dtoa_r+0x2e4>
 80170d8:	2b00      	cmp	r3, #0
 80170da:	f000 854f 	beq.w	8017b7c <_dtoa_r+0xb34>
 80170de:	f10a 0303 	add.w	r3, sl, #3
 80170e2:	f000 bd49 	b.w	8017b78 <_dtoa_r+0xb30>
 80170e6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80170ea:	2200      	movs	r2, #0
 80170ec:	ec51 0b17 	vmov	r0, r1, d7
 80170f0:	2300      	movs	r3, #0
 80170f2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80170f6:	f7e9 fd0f 	bl	8000b18 <__aeabi_dcmpeq>
 80170fa:	4680      	mov	r8, r0
 80170fc:	b158      	cbz	r0, 8017116 <_dtoa_r+0xce>
 80170fe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8017100:	2301      	movs	r3, #1
 8017102:	6013      	str	r3, [r2, #0]
 8017104:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8017106:	b113      	cbz	r3, 801710e <_dtoa_r+0xc6>
 8017108:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801710a:	4b84      	ldr	r3, [pc, #528]	@ (801731c <_dtoa_r+0x2d4>)
 801710c:	6013      	str	r3, [r2, #0]
 801710e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8017330 <_dtoa_r+0x2e8>
 8017112:	f000 bd33 	b.w	8017b7c <_dtoa_r+0xb34>
 8017116:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801711a:	aa16      	add	r2, sp, #88	@ 0x58
 801711c:	a917      	add	r1, sp, #92	@ 0x5c
 801711e:	4658      	mov	r0, fp
 8017120:	f001 f980 	bl	8018424 <__d2b>
 8017124:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8017128:	4681      	mov	r9, r0
 801712a:	2e00      	cmp	r6, #0
 801712c:	d077      	beq.n	801721e <_dtoa_r+0x1d6>
 801712e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017130:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8017134:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017138:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801713c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8017140:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8017144:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8017148:	4619      	mov	r1, r3
 801714a:	2200      	movs	r2, #0
 801714c:	4b74      	ldr	r3, [pc, #464]	@ (8017320 <_dtoa_r+0x2d8>)
 801714e:	f7e9 f8c3 	bl	80002d8 <__aeabi_dsub>
 8017152:	a369      	add	r3, pc, #420	@ (adr r3, 80172f8 <_dtoa_r+0x2b0>)
 8017154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017158:	f7e9 fa76 	bl	8000648 <__aeabi_dmul>
 801715c:	a368      	add	r3, pc, #416	@ (adr r3, 8017300 <_dtoa_r+0x2b8>)
 801715e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017162:	f7e9 f8bb 	bl	80002dc <__adddf3>
 8017166:	4604      	mov	r4, r0
 8017168:	4630      	mov	r0, r6
 801716a:	460d      	mov	r5, r1
 801716c:	f7e9 fa02 	bl	8000574 <__aeabi_i2d>
 8017170:	a365      	add	r3, pc, #404	@ (adr r3, 8017308 <_dtoa_r+0x2c0>)
 8017172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017176:	f7e9 fa67 	bl	8000648 <__aeabi_dmul>
 801717a:	4602      	mov	r2, r0
 801717c:	460b      	mov	r3, r1
 801717e:	4620      	mov	r0, r4
 8017180:	4629      	mov	r1, r5
 8017182:	f7e9 f8ab 	bl	80002dc <__adddf3>
 8017186:	4604      	mov	r4, r0
 8017188:	460d      	mov	r5, r1
 801718a:	f7e9 fd0d 	bl	8000ba8 <__aeabi_d2iz>
 801718e:	2200      	movs	r2, #0
 8017190:	4607      	mov	r7, r0
 8017192:	2300      	movs	r3, #0
 8017194:	4620      	mov	r0, r4
 8017196:	4629      	mov	r1, r5
 8017198:	f7e9 fcc8 	bl	8000b2c <__aeabi_dcmplt>
 801719c:	b140      	cbz	r0, 80171b0 <_dtoa_r+0x168>
 801719e:	4638      	mov	r0, r7
 80171a0:	f7e9 f9e8 	bl	8000574 <__aeabi_i2d>
 80171a4:	4622      	mov	r2, r4
 80171a6:	462b      	mov	r3, r5
 80171a8:	f7e9 fcb6 	bl	8000b18 <__aeabi_dcmpeq>
 80171ac:	b900      	cbnz	r0, 80171b0 <_dtoa_r+0x168>
 80171ae:	3f01      	subs	r7, #1
 80171b0:	2f16      	cmp	r7, #22
 80171b2:	d851      	bhi.n	8017258 <_dtoa_r+0x210>
 80171b4:	4b5b      	ldr	r3, [pc, #364]	@ (8017324 <_dtoa_r+0x2dc>)
 80171b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80171ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80171c2:	f7e9 fcb3 	bl	8000b2c <__aeabi_dcmplt>
 80171c6:	2800      	cmp	r0, #0
 80171c8:	d048      	beq.n	801725c <_dtoa_r+0x214>
 80171ca:	3f01      	subs	r7, #1
 80171cc:	2300      	movs	r3, #0
 80171ce:	9312      	str	r3, [sp, #72]	@ 0x48
 80171d0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80171d2:	1b9b      	subs	r3, r3, r6
 80171d4:	1e5a      	subs	r2, r3, #1
 80171d6:	bf44      	itt	mi
 80171d8:	f1c3 0801 	rsbmi	r8, r3, #1
 80171dc:	2300      	movmi	r3, #0
 80171de:	9208      	str	r2, [sp, #32]
 80171e0:	bf54      	ite	pl
 80171e2:	f04f 0800 	movpl.w	r8, #0
 80171e6:	9308      	strmi	r3, [sp, #32]
 80171e8:	2f00      	cmp	r7, #0
 80171ea:	db39      	blt.n	8017260 <_dtoa_r+0x218>
 80171ec:	9b08      	ldr	r3, [sp, #32]
 80171ee:	970f      	str	r7, [sp, #60]	@ 0x3c
 80171f0:	443b      	add	r3, r7
 80171f2:	9308      	str	r3, [sp, #32]
 80171f4:	2300      	movs	r3, #0
 80171f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80171f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80171fa:	2b09      	cmp	r3, #9
 80171fc:	d864      	bhi.n	80172c8 <_dtoa_r+0x280>
 80171fe:	2b05      	cmp	r3, #5
 8017200:	bfc4      	itt	gt
 8017202:	3b04      	subgt	r3, #4
 8017204:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8017206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017208:	f1a3 0302 	sub.w	r3, r3, #2
 801720c:	bfcc      	ite	gt
 801720e:	2400      	movgt	r4, #0
 8017210:	2401      	movle	r4, #1
 8017212:	2b03      	cmp	r3, #3
 8017214:	d863      	bhi.n	80172de <_dtoa_r+0x296>
 8017216:	e8df f003 	tbb	[pc, r3]
 801721a:	372a      	.short	0x372a
 801721c:	5535      	.short	0x5535
 801721e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8017222:	441e      	add	r6, r3
 8017224:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8017228:	2b20      	cmp	r3, #32
 801722a:	bfc1      	itttt	gt
 801722c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8017230:	409f      	lslgt	r7, r3
 8017232:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8017236:	fa24 f303 	lsrgt.w	r3, r4, r3
 801723a:	bfd6      	itet	le
 801723c:	f1c3 0320 	rsble	r3, r3, #32
 8017240:	ea47 0003 	orrgt.w	r0, r7, r3
 8017244:	fa04 f003 	lslle.w	r0, r4, r3
 8017248:	f7e9 f984 	bl	8000554 <__aeabi_ui2d>
 801724c:	2201      	movs	r2, #1
 801724e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8017252:	3e01      	subs	r6, #1
 8017254:	9214      	str	r2, [sp, #80]	@ 0x50
 8017256:	e777      	b.n	8017148 <_dtoa_r+0x100>
 8017258:	2301      	movs	r3, #1
 801725a:	e7b8      	b.n	80171ce <_dtoa_r+0x186>
 801725c:	9012      	str	r0, [sp, #72]	@ 0x48
 801725e:	e7b7      	b.n	80171d0 <_dtoa_r+0x188>
 8017260:	427b      	negs	r3, r7
 8017262:	930a      	str	r3, [sp, #40]	@ 0x28
 8017264:	2300      	movs	r3, #0
 8017266:	eba8 0807 	sub.w	r8, r8, r7
 801726a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801726c:	e7c4      	b.n	80171f8 <_dtoa_r+0x1b0>
 801726e:	2300      	movs	r3, #0
 8017270:	930b      	str	r3, [sp, #44]	@ 0x2c
 8017272:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017274:	2b00      	cmp	r3, #0
 8017276:	dc35      	bgt.n	80172e4 <_dtoa_r+0x29c>
 8017278:	2301      	movs	r3, #1
 801727a:	9300      	str	r3, [sp, #0]
 801727c:	9307      	str	r3, [sp, #28]
 801727e:	461a      	mov	r2, r3
 8017280:	920e      	str	r2, [sp, #56]	@ 0x38
 8017282:	e00b      	b.n	801729c <_dtoa_r+0x254>
 8017284:	2301      	movs	r3, #1
 8017286:	e7f3      	b.n	8017270 <_dtoa_r+0x228>
 8017288:	2300      	movs	r3, #0
 801728a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801728c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801728e:	18fb      	adds	r3, r7, r3
 8017290:	9300      	str	r3, [sp, #0]
 8017292:	3301      	adds	r3, #1
 8017294:	2b01      	cmp	r3, #1
 8017296:	9307      	str	r3, [sp, #28]
 8017298:	bfb8      	it	lt
 801729a:	2301      	movlt	r3, #1
 801729c:	f8db 001c 	ldr.w	r0, [fp, #28]
 80172a0:	2100      	movs	r1, #0
 80172a2:	2204      	movs	r2, #4
 80172a4:	f102 0514 	add.w	r5, r2, #20
 80172a8:	429d      	cmp	r5, r3
 80172aa:	d91f      	bls.n	80172ec <_dtoa_r+0x2a4>
 80172ac:	6041      	str	r1, [r0, #4]
 80172ae:	4658      	mov	r0, fp
 80172b0:	f000 fd8e 	bl	8017dd0 <_Balloc>
 80172b4:	4682      	mov	sl, r0
 80172b6:	2800      	cmp	r0, #0
 80172b8:	d13c      	bne.n	8017334 <_dtoa_r+0x2ec>
 80172ba:	4b1b      	ldr	r3, [pc, #108]	@ (8017328 <_dtoa_r+0x2e0>)
 80172bc:	4602      	mov	r2, r0
 80172be:	f240 11af 	movw	r1, #431	@ 0x1af
 80172c2:	e6d8      	b.n	8017076 <_dtoa_r+0x2e>
 80172c4:	2301      	movs	r3, #1
 80172c6:	e7e0      	b.n	801728a <_dtoa_r+0x242>
 80172c8:	2401      	movs	r4, #1
 80172ca:	2300      	movs	r3, #0
 80172cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80172ce:	940b      	str	r4, [sp, #44]	@ 0x2c
 80172d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80172d4:	9300      	str	r3, [sp, #0]
 80172d6:	9307      	str	r3, [sp, #28]
 80172d8:	2200      	movs	r2, #0
 80172da:	2312      	movs	r3, #18
 80172dc:	e7d0      	b.n	8017280 <_dtoa_r+0x238>
 80172de:	2301      	movs	r3, #1
 80172e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80172e2:	e7f5      	b.n	80172d0 <_dtoa_r+0x288>
 80172e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80172e6:	9300      	str	r3, [sp, #0]
 80172e8:	9307      	str	r3, [sp, #28]
 80172ea:	e7d7      	b.n	801729c <_dtoa_r+0x254>
 80172ec:	3101      	adds	r1, #1
 80172ee:	0052      	lsls	r2, r2, #1
 80172f0:	e7d8      	b.n	80172a4 <_dtoa_r+0x25c>
 80172f2:	bf00      	nop
 80172f4:	f3af 8000 	nop.w
 80172f8:	636f4361 	.word	0x636f4361
 80172fc:	3fd287a7 	.word	0x3fd287a7
 8017300:	8b60c8b3 	.word	0x8b60c8b3
 8017304:	3fc68a28 	.word	0x3fc68a28
 8017308:	509f79fb 	.word	0x509f79fb
 801730c:	3fd34413 	.word	0x3fd34413
 8017310:	0803303a 	.word	0x0803303a
 8017314:	08033051 	.word	0x08033051
 8017318:	7ff00000 	.word	0x7ff00000
 801731c:	08019236 	.word	0x08019236
 8017320:	3ff80000 	.word	0x3ff80000
 8017324:	08033148 	.word	0x08033148
 8017328:	080330a9 	.word	0x080330a9
 801732c:	08033036 	.word	0x08033036
 8017330:	08019235 	.word	0x08019235
 8017334:	f8db 301c 	ldr.w	r3, [fp, #28]
 8017338:	6018      	str	r0, [r3, #0]
 801733a:	9b07      	ldr	r3, [sp, #28]
 801733c:	2b0e      	cmp	r3, #14
 801733e:	f200 80a4 	bhi.w	801748a <_dtoa_r+0x442>
 8017342:	2c00      	cmp	r4, #0
 8017344:	f000 80a1 	beq.w	801748a <_dtoa_r+0x442>
 8017348:	2f00      	cmp	r7, #0
 801734a:	dd33      	ble.n	80173b4 <_dtoa_r+0x36c>
 801734c:	4bad      	ldr	r3, [pc, #692]	@ (8017604 <_dtoa_r+0x5bc>)
 801734e:	f007 020f 	and.w	r2, r7, #15
 8017352:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017356:	ed93 7b00 	vldr	d7, [r3]
 801735a:	05f8      	lsls	r0, r7, #23
 801735c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8017360:	ea4f 1427 	mov.w	r4, r7, asr #4
 8017364:	d516      	bpl.n	8017394 <_dtoa_r+0x34c>
 8017366:	4ba8      	ldr	r3, [pc, #672]	@ (8017608 <_dtoa_r+0x5c0>)
 8017368:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801736c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8017370:	f7e9 fa94 	bl	800089c <__aeabi_ddiv>
 8017374:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017378:	f004 040f 	and.w	r4, r4, #15
 801737c:	2603      	movs	r6, #3
 801737e:	4da2      	ldr	r5, [pc, #648]	@ (8017608 <_dtoa_r+0x5c0>)
 8017380:	b954      	cbnz	r4, 8017398 <_dtoa_r+0x350>
 8017382:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017386:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801738a:	f7e9 fa87 	bl	800089c <__aeabi_ddiv>
 801738e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017392:	e028      	b.n	80173e6 <_dtoa_r+0x39e>
 8017394:	2602      	movs	r6, #2
 8017396:	e7f2      	b.n	801737e <_dtoa_r+0x336>
 8017398:	07e1      	lsls	r1, r4, #31
 801739a:	d508      	bpl.n	80173ae <_dtoa_r+0x366>
 801739c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80173a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80173a4:	f7e9 f950 	bl	8000648 <__aeabi_dmul>
 80173a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80173ac:	3601      	adds	r6, #1
 80173ae:	1064      	asrs	r4, r4, #1
 80173b0:	3508      	adds	r5, #8
 80173b2:	e7e5      	b.n	8017380 <_dtoa_r+0x338>
 80173b4:	f000 80d2 	beq.w	801755c <_dtoa_r+0x514>
 80173b8:	427c      	negs	r4, r7
 80173ba:	4b92      	ldr	r3, [pc, #584]	@ (8017604 <_dtoa_r+0x5bc>)
 80173bc:	4d92      	ldr	r5, [pc, #584]	@ (8017608 <_dtoa_r+0x5c0>)
 80173be:	f004 020f 	and.w	r2, r4, #15
 80173c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80173c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80173ce:	f7e9 f93b 	bl	8000648 <__aeabi_dmul>
 80173d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80173d6:	1124      	asrs	r4, r4, #4
 80173d8:	2300      	movs	r3, #0
 80173da:	2602      	movs	r6, #2
 80173dc:	2c00      	cmp	r4, #0
 80173de:	f040 80b2 	bne.w	8017546 <_dtoa_r+0x4fe>
 80173e2:	2b00      	cmp	r3, #0
 80173e4:	d1d3      	bne.n	801738e <_dtoa_r+0x346>
 80173e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80173e8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80173ec:	2b00      	cmp	r3, #0
 80173ee:	f000 80b7 	beq.w	8017560 <_dtoa_r+0x518>
 80173f2:	4b86      	ldr	r3, [pc, #536]	@ (801760c <_dtoa_r+0x5c4>)
 80173f4:	2200      	movs	r2, #0
 80173f6:	4620      	mov	r0, r4
 80173f8:	4629      	mov	r1, r5
 80173fa:	f7e9 fb97 	bl	8000b2c <__aeabi_dcmplt>
 80173fe:	2800      	cmp	r0, #0
 8017400:	f000 80ae 	beq.w	8017560 <_dtoa_r+0x518>
 8017404:	9b07      	ldr	r3, [sp, #28]
 8017406:	2b00      	cmp	r3, #0
 8017408:	f000 80aa 	beq.w	8017560 <_dtoa_r+0x518>
 801740c:	9b00      	ldr	r3, [sp, #0]
 801740e:	2b00      	cmp	r3, #0
 8017410:	dd37      	ble.n	8017482 <_dtoa_r+0x43a>
 8017412:	1e7b      	subs	r3, r7, #1
 8017414:	9304      	str	r3, [sp, #16]
 8017416:	4620      	mov	r0, r4
 8017418:	4b7d      	ldr	r3, [pc, #500]	@ (8017610 <_dtoa_r+0x5c8>)
 801741a:	2200      	movs	r2, #0
 801741c:	4629      	mov	r1, r5
 801741e:	f7e9 f913 	bl	8000648 <__aeabi_dmul>
 8017422:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017426:	9c00      	ldr	r4, [sp, #0]
 8017428:	3601      	adds	r6, #1
 801742a:	4630      	mov	r0, r6
 801742c:	f7e9 f8a2 	bl	8000574 <__aeabi_i2d>
 8017430:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017434:	f7e9 f908 	bl	8000648 <__aeabi_dmul>
 8017438:	4b76      	ldr	r3, [pc, #472]	@ (8017614 <_dtoa_r+0x5cc>)
 801743a:	2200      	movs	r2, #0
 801743c:	f7e8 ff4e 	bl	80002dc <__adddf3>
 8017440:	4605      	mov	r5, r0
 8017442:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8017446:	2c00      	cmp	r4, #0
 8017448:	f040 808d 	bne.w	8017566 <_dtoa_r+0x51e>
 801744c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017450:	4b71      	ldr	r3, [pc, #452]	@ (8017618 <_dtoa_r+0x5d0>)
 8017452:	2200      	movs	r2, #0
 8017454:	f7e8 ff40 	bl	80002d8 <__aeabi_dsub>
 8017458:	4602      	mov	r2, r0
 801745a:	460b      	mov	r3, r1
 801745c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8017460:	462a      	mov	r2, r5
 8017462:	4633      	mov	r3, r6
 8017464:	f7e9 fb80 	bl	8000b68 <__aeabi_dcmpgt>
 8017468:	2800      	cmp	r0, #0
 801746a:	f040 828b 	bne.w	8017984 <_dtoa_r+0x93c>
 801746e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017472:	462a      	mov	r2, r5
 8017474:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8017478:	f7e9 fb58 	bl	8000b2c <__aeabi_dcmplt>
 801747c:	2800      	cmp	r0, #0
 801747e:	f040 8128 	bne.w	80176d2 <_dtoa_r+0x68a>
 8017482:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8017486:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801748a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801748c:	2b00      	cmp	r3, #0
 801748e:	f2c0 815a 	blt.w	8017746 <_dtoa_r+0x6fe>
 8017492:	2f0e      	cmp	r7, #14
 8017494:	f300 8157 	bgt.w	8017746 <_dtoa_r+0x6fe>
 8017498:	4b5a      	ldr	r3, [pc, #360]	@ (8017604 <_dtoa_r+0x5bc>)
 801749a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801749e:	ed93 7b00 	vldr	d7, [r3]
 80174a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80174a4:	2b00      	cmp	r3, #0
 80174a6:	ed8d 7b00 	vstr	d7, [sp]
 80174aa:	da03      	bge.n	80174b4 <_dtoa_r+0x46c>
 80174ac:	9b07      	ldr	r3, [sp, #28]
 80174ae:	2b00      	cmp	r3, #0
 80174b0:	f340 8101 	ble.w	80176b6 <_dtoa_r+0x66e>
 80174b4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80174b8:	4656      	mov	r6, sl
 80174ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80174be:	4620      	mov	r0, r4
 80174c0:	4629      	mov	r1, r5
 80174c2:	f7e9 f9eb 	bl	800089c <__aeabi_ddiv>
 80174c6:	f7e9 fb6f 	bl	8000ba8 <__aeabi_d2iz>
 80174ca:	4680      	mov	r8, r0
 80174cc:	f7e9 f852 	bl	8000574 <__aeabi_i2d>
 80174d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80174d4:	f7e9 f8b8 	bl	8000648 <__aeabi_dmul>
 80174d8:	4602      	mov	r2, r0
 80174da:	460b      	mov	r3, r1
 80174dc:	4620      	mov	r0, r4
 80174de:	4629      	mov	r1, r5
 80174e0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80174e4:	f7e8 fef8 	bl	80002d8 <__aeabi_dsub>
 80174e8:	f806 4b01 	strb.w	r4, [r6], #1
 80174ec:	9d07      	ldr	r5, [sp, #28]
 80174ee:	eba6 040a 	sub.w	r4, r6, sl
 80174f2:	42a5      	cmp	r5, r4
 80174f4:	4602      	mov	r2, r0
 80174f6:	460b      	mov	r3, r1
 80174f8:	f040 8117 	bne.w	801772a <_dtoa_r+0x6e2>
 80174fc:	f7e8 feee 	bl	80002dc <__adddf3>
 8017500:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017504:	4604      	mov	r4, r0
 8017506:	460d      	mov	r5, r1
 8017508:	f7e9 fb2e 	bl	8000b68 <__aeabi_dcmpgt>
 801750c:	2800      	cmp	r0, #0
 801750e:	f040 80f9 	bne.w	8017704 <_dtoa_r+0x6bc>
 8017512:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017516:	4620      	mov	r0, r4
 8017518:	4629      	mov	r1, r5
 801751a:	f7e9 fafd 	bl	8000b18 <__aeabi_dcmpeq>
 801751e:	b118      	cbz	r0, 8017528 <_dtoa_r+0x4e0>
 8017520:	f018 0f01 	tst.w	r8, #1
 8017524:	f040 80ee 	bne.w	8017704 <_dtoa_r+0x6bc>
 8017528:	4649      	mov	r1, r9
 801752a:	4658      	mov	r0, fp
 801752c:	f000 fc90 	bl	8017e50 <_Bfree>
 8017530:	2300      	movs	r3, #0
 8017532:	7033      	strb	r3, [r6, #0]
 8017534:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8017536:	3701      	adds	r7, #1
 8017538:	601f      	str	r7, [r3, #0]
 801753a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801753c:	2b00      	cmp	r3, #0
 801753e:	f000 831d 	beq.w	8017b7c <_dtoa_r+0xb34>
 8017542:	601e      	str	r6, [r3, #0]
 8017544:	e31a      	b.n	8017b7c <_dtoa_r+0xb34>
 8017546:	07e2      	lsls	r2, r4, #31
 8017548:	d505      	bpl.n	8017556 <_dtoa_r+0x50e>
 801754a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801754e:	f7e9 f87b 	bl	8000648 <__aeabi_dmul>
 8017552:	3601      	adds	r6, #1
 8017554:	2301      	movs	r3, #1
 8017556:	1064      	asrs	r4, r4, #1
 8017558:	3508      	adds	r5, #8
 801755a:	e73f      	b.n	80173dc <_dtoa_r+0x394>
 801755c:	2602      	movs	r6, #2
 801755e:	e742      	b.n	80173e6 <_dtoa_r+0x39e>
 8017560:	9c07      	ldr	r4, [sp, #28]
 8017562:	9704      	str	r7, [sp, #16]
 8017564:	e761      	b.n	801742a <_dtoa_r+0x3e2>
 8017566:	4b27      	ldr	r3, [pc, #156]	@ (8017604 <_dtoa_r+0x5bc>)
 8017568:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801756a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801756e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8017572:	4454      	add	r4, sl
 8017574:	2900      	cmp	r1, #0
 8017576:	d053      	beq.n	8017620 <_dtoa_r+0x5d8>
 8017578:	4928      	ldr	r1, [pc, #160]	@ (801761c <_dtoa_r+0x5d4>)
 801757a:	2000      	movs	r0, #0
 801757c:	f7e9 f98e 	bl	800089c <__aeabi_ddiv>
 8017580:	4633      	mov	r3, r6
 8017582:	462a      	mov	r2, r5
 8017584:	f7e8 fea8 	bl	80002d8 <__aeabi_dsub>
 8017588:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801758c:	4656      	mov	r6, sl
 801758e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017592:	f7e9 fb09 	bl	8000ba8 <__aeabi_d2iz>
 8017596:	4605      	mov	r5, r0
 8017598:	f7e8 ffec 	bl	8000574 <__aeabi_i2d>
 801759c:	4602      	mov	r2, r0
 801759e:	460b      	mov	r3, r1
 80175a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80175a4:	f7e8 fe98 	bl	80002d8 <__aeabi_dsub>
 80175a8:	3530      	adds	r5, #48	@ 0x30
 80175aa:	4602      	mov	r2, r0
 80175ac:	460b      	mov	r3, r1
 80175ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80175b2:	f806 5b01 	strb.w	r5, [r6], #1
 80175b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80175ba:	f7e9 fab7 	bl	8000b2c <__aeabi_dcmplt>
 80175be:	2800      	cmp	r0, #0
 80175c0:	d171      	bne.n	80176a6 <_dtoa_r+0x65e>
 80175c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80175c6:	4911      	ldr	r1, [pc, #68]	@ (801760c <_dtoa_r+0x5c4>)
 80175c8:	2000      	movs	r0, #0
 80175ca:	f7e8 fe85 	bl	80002d8 <__aeabi_dsub>
 80175ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80175d2:	f7e9 faab 	bl	8000b2c <__aeabi_dcmplt>
 80175d6:	2800      	cmp	r0, #0
 80175d8:	f040 8095 	bne.w	8017706 <_dtoa_r+0x6be>
 80175dc:	42a6      	cmp	r6, r4
 80175de:	f43f af50 	beq.w	8017482 <_dtoa_r+0x43a>
 80175e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80175e6:	4b0a      	ldr	r3, [pc, #40]	@ (8017610 <_dtoa_r+0x5c8>)
 80175e8:	2200      	movs	r2, #0
 80175ea:	f7e9 f82d 	bl	8000648 <__aeabi_dmul>
 80175ee:	4b08      	ldr	r3, [pc, #32]	@ (8017610 <_dtoa_r+0x5c8>)
 80175f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80175f4:	2200      	movs	r2, #0
 80175f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80175fa:	f7e9 f825 	bl	8000648 <__aeabi_dmul>
 80175fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017602:	e7c4      	b.n	801758e <_dtoa_r+0x546>
 8017604:	08033148 	.word	0x08033148
 8017608:	08033120 	.word	0x08033120
 801760c:	3ff00000 	.word	0x3ff00000
 8017610:	40240000 	.word	0x40240000
 8017614:	401c0000 	.word	0x401c0000
 8017618:	40140000 	.word	0x40140000
 801761c:	3fe00000 	.word	0x3fe00000
 8017620:	4631      	mov	r1, r6
 8017622:	4628      	mov	r0, r5
 8017624:	f7e9 f810 	bl	8000648 <__aeabi_dmul>
 8017628:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801762c:	9415      	str	r4, [sp, #84]	@ 0x54
 801762e:	4656      	mov	r6, sl
 8017630:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017634:	f7e9 fab8 	bl	8000ba8 <__aeabi_d2iz>
 8017638:	4605      	mov	r5, r0
 801763a:	f7e8 ff9b 	bl	8000574 <__aeabi_i2d>
 801763e:	4602      	mov	r2, r0
 8017640:	460b      	mov	r3, r1
 8017642:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017646:	f7e8 fe47 	bl	80002d8 <__aeabi_dsub>
 801764a:	3530      	adds	r5, #48	@ 0x30
 801764c:	f806 5b01 	strb.w	r5, [r6], #1
 8017650:	4602      	mov	r2, r0
 8017652:	460b      	mov	r3, r1
 8017654:	42a6      	cmp	r6, r4
 8017656:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801765a:	f04f 0200 	mov.w	r2, #0
 801765e:	d124      	bne.n	80176aa <_dtoa_r+0x662>
 8017660:	4bac      	ldr	r3, [pc, #688]	@ (8017914 <_dtoa_r+0x8cc>)
 8017662:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8017666:	f7e8 fe39 	bl	80002dc <__adddf3>
 801766a:	4602      	mov	r2, r0
 801766c:	460b      	mov	r3, r1
 801766e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017672:	f7e9 fa79 	bl	8000b68 <__aeabi_dcmpgt>
 8017676:	2800      	cmp	r0, #0
 8017678:	d145      	bne.n	8017706 <_dtoa_r+0x6be>
 801767a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801767e:	49a5      	ldr	r1, [pc, #660]	@ (8017914 <_dtoa_r+0x8cc>)
 8017680:	2000      	movs	r0, #0
 8017682:	f7e8 fe29 	bl	80002d8 <__aeabi_dsub>
 8017686:	4602      	mov	r2, r0
 8017688:	460b      	mov	r3, r1
 801768a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801768e:	f7e9 fa4d 	bl	8000b2c <__aeabi_dcmplt>
 8017692:	2800      	cmp	r0, #0
 8017694:	f43f aef5 	beq.w	8017482 <_dtoa_r+0x43a>
 8017698:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801769a:	1e73      	subs	r3, r6, #1
 801769c:	9315      	str	r3, [sp, #84]	@ 0x54
 801769e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80176a2:	2b30      	cmp	r3, #48	@ 0x30
 80176a4:	d0f8      	beq.n	8017698 <_dtoa_r+0x650>
 80176a6:	9f04      	ldr	r7, [sp, #16]
 80176a8:	e73e      	b.n	8017528 <_dtoa_r+0x4e0>
 80176aa:	4b9b      	ldr	r3, [pc, #620]	@ (8017918 <_dtoa_r+0x8d0>)
 80176ac:	f7e8 ffcc 	bl	8000648 <__aeabi_dmul>
 80176b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80176b4:	e7bc      	b.n	8017630 <_dtoa_r+0x5e8>
 80176b6:	d10c      	bne.n	80176d2 <_dtoa_r+0x68a>
 80176b8:	4b98      	ldr	r3, [pc, #608]	@ (801791c <_dtoa_r+0x8d4>)
 80176ba:	2200      	movs	r2, #0
 80176bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80176c0:	f7e8 ffc2 	bl	8000648 <__aeabi_dmul>
 80176c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80176c8:	f7e9 fa44 	bl	8000b54 <__aeabi_dcmpge>
 80176cc:	2800      	cmp	r0, #0
 80176ce:	f000 8157 	beq.w	8017980 <_dtoa_r+0x938>
 80176d2:	2400      	movs	r4, #0
 80176d4:	4625      	mov	r5, r4
 80176d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80176d8:	43db      	mvns	r3, r3
 80176da:	9304      	str	r3, [sp, #16]
 80176dc:	4656      	mov	r6, sl
 80176de:	2700      	movs	r7, #0
 80176e0:	4621      	mov	r1, r4
 80176e2:	4658      	mov	r0, fp
 80176e4:	f000 fbb4 	bl	8017e50 <_Bfree>
 80176e8:	2d00      	cmp	r5, #0
 80176ea:	d0dc      	beq.n	80176a6 <_dtoa_r+0x65e>
 80176ec:	b12f      	cbz	r7, 80176fa <_dtoa_r+0x6b2>
 80176ee:	42af      	cmp	r7, r5
 80176f0:	d003      	beq.n	80176fa <_dtoa_r+0x6b2>
 80176f2:	4639      	mov	r1, r7
 80176f4:	4658      	mov	r0, fp
 80176f6:	f000 fbab 	bl	8017e50 <_Bfree>
 80176fa:	4629      	mov	r1, r5
 80176fc:	4658      	mov	r0, fp
 80176fe:	f000 fba7 	bl	8017e50 <_Bfree>
 8017702:	e7d0      	b.n	80176a6 <_dtoa_r+0x65e>
 8017704:	9704      	str	r7, [sp, #16]
 8017706:	4633      	mov	r3, r6
 8017708:	461e      	mov	r6, r3
 801770a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801770e:	2a39      	cmp	r2, #57	@ 0x39
 8017710:	d107      	bne.n	8017722 <_dtoa_r+0x6da>
 8017712:	459a      	cmp	sl, r3
 8017714:	d1f8      	bne.n	8017708 <_dtoa_r+0x6c0>
 8017716:	9a04      	ldr	r2, [sp, #16]
 8017718:	3201      	adds	r2, #1
 801771a:	9204      	str	r2, [sp, #16]
 801771c:	2230      	movs	r2, #48	@ 0x30
 801771e:	f88a 2000 	strb.w	r2, [sl]
 8017722:	781a      	ldrb	r2, [r3, #0]
 8017724:	3201      	adds	r2, #1
 8017726:	701a      	strb	r2, [r3, #0]
 8017728:	e7bd      	b.n	80176a6 <_dtoa_r+0x65e>
 801772a:	4b7b      	ldr	r3, [pc, #492]	@ (8017918 <_dtoa_r+0x8d0>)
 801772c:	2200      	movs	r2, #0
 801772e:	f7e8 ff8b 	bl	8000648 <__aeabi_dmul>
 8017732:	2200      	movs	r2, #0
 8017734:	2300      	movs	r3, #0
 8017736:	4604      	mov	r4, r0
 8017738:	460d      	mov	r5, r1
 801773a:	f7e9 f9ed 	bl	8000b18 <__aeabi_dcmpeq>
 801773e:	2800      	cmp	r0, #0
 8017740:	f43f aebb 	beq.w	80174ba <_dtoa_r+0x472>
 8017744:	e6f0      	b.n	8017528 <_dtoa_r+0x4e0>
 8017746:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8017748:	2a00      	cmp	r2, #0
 801774a:	f000 80db 	beq.w	8017904 <_dtoa_r+0x8bc>
 801774e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017750:	2a01      	cmp	r2, #1
 8017752:	f300 80bf 	bgt.w	80178d4 <_dtoa_r+0x88c>
 8017756:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8017758:	2a00      	cmp	r2, #0
 801775a:	f000 80b7 	beq.w	80178cc <_dtoa_r+0x884>
 801775e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8017762:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8017764:	4646      	mov	r6, r8
 8017766:	9a08      	ldr	r2, [sp, #32]
 8017768:	2101      	movs	r1, #1
 801776a:	441a      	add	r2, r3
 801776c:	4658      	mov	r0, fp
 801776e:	4498      	add	r8, r3
 8017770:	9208      	str	r2, [sp, #32]
 8017772:	f000 fc21 	bl	8017fb8 <__i2b>
 8017776:	4605      	mov	r5, r0
 8017778:	b15e      	cbz	r6, 8017792 <_dtoa_r+0x74a>
 801777a:	9b08      	ldr	r3, [sp, #32]
 801777c:	2b00      	cmp	r3, #0
 801777e:	dd08      	ble.n	8017792 <_dtoa_r+0x74a>
 8017780:	42b3      	cmp	r3, r6
 8017782:	9a08      	ldr	r2, [sp, #32]
 8017784:	bfa8      	it	ge
 8017786:	4633      	movge	r3, r6
 8017788:	eba8 0803 	sub.w	r8, r8, r3
 801778c:	1af6      	subs	r6, r6, r3
 801778e:	1ad3      	subs	r3, r2, r3
 8017790:	9308      	str	r3, [sp, #32]
 8017792:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017794:	b1f3      	cbz	r3, 80177d4 <_dtoa_r+0x78c>
 8017796:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017798:	2b00      	cmp	r3, #0
 801779a:	f000 80b7 	beq.w	801790c <_dtoa_r+0x8c4>
 801779e:	b18c      	cbz	r4, 80177c4 <_dtoa_r+0x77c>
 80177a0:	4629      	mov	r1, r5
 80177a2:	4622      	mov	r2, r4
 80177a4:	4658      	mov	r0, fp
 80177a6:	f000 fcc7 	bl	8018138 <__pow5mult>
 80177aa:	464a      	mov	r2, r9
 80177ac:	4601      	mov	r1, r0
 80177ae:	4605      	mov	r5, r0
 80177b0:	4658      	mov	r0, fp
 80177b2:	f000 fc17 	bl	8017fe4 <__multiply>
 80177b6:	4649      	mov	r1, r9
 80177b8:	9004      	str	r0, [sp, #16]
 80177ba:	4658      	mov	r0, fp
 80177bc:	f000 fb48 	bl	8017e50 <_Bfree>
 80177c0:	9b04      	ldr	r3, [sp, #16]
 80177c2:	4699      	mov	r9, r3
 80177c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80177c6:	1b1a      	subs	r2, r3, r4
 80177c8:	d004      	beq.n	80177d4 <_dtoa_r+0x78c>
 80177ca:	4649      	mov	r1, r9
 80177cc:	4658      	mov	r0, fp
 80177ce:	f000 fcb3 	bl	8018138 <__pow5mult>
 80177d2:	4681      	mov	r9, r0
 80177d4:	2101      	movs	r1, #1
 80177d6:	4658      	mov	r0, fp
 80177d8:	f000 fbee 	bl	8017fb8 <__i2b>
 80177dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80177de:	4604      	mov	r4, r0
 80177e0:	2b00      	cmp	r3, #0
 80177e2:	f000 81cf 	beq.w	8017b84 <_dtoa_r+0xb3c>
 80177e6:	461a      	mov	r2, r3
 80177e8:	4601      	mov	r1, r0
 80177ea:	4658      	mov	r0, fp
 80177ec:	f000 fca4 	bl	8018138 <__pow5mult>
 80177f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80177f2:	2b01      	cmp	r3, #1
 80177f4:	4604      	mov	r4, r0
 80177f6:	f300 8095 	bgt.w	8017924 <_dtoa_r+0x8dc>
 80177fa:	9b02      	ldr	r3, [sp, #8]
 80177fc:	2b00      	cmp	r3, #0
 80177fe:	f040 8087 	bne.w	8017910 <_dtoa_r+0x8c8>
 8017802:	9b03      	ldr	r3, [sp, #12]
 8017804:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017808:	2b00      	cmp	r3, #0
 801780a:	f040 8089 	bne.w	8017920 <_dtoa_r+0x8d8>
 801780e:	9b03      	ldr	r3, [sp, #12]
 8017810:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017814:	0d1b      	lsrs	r3, r3, #20
 8017816:	051b      	lsls	r3, r3, #20
 8017818:	b12b      	cbz	r3, 8017826 <_dtoa_r+0x7de>
 801781a:	9b08      	ldr	r3, [sp, #32]
 801781c:	3301      	adds	r3, #1
 801781e:	9308      	str	r3, [sp, #32]
 8017820:	f108 0801 	add.w	r8, r8, #1
 8017824:	2301      	movs	r3, #1
 8017826:	930a      	str	r3, [sp, #40]	@ 0x28
 8017828:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801782a:	2b00      	cmp	r3, #0
 801782c:	f000 81b0 	beq.w	8017b90 <_dtoa_r+0xb48>
 8017830:	6923      	ldr	r3, [r4, #16]
 8017832:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8017836:	6918      	ldr	r0, [r3, #16]
 8017838:	f000 fb72 	bl	8017f20 <__hi0bits>
 801783c:	f1c0 0020 	rsb	r0, r0, #32
 8017840:	9b08      	ldr	r3, [sp, #32]
 8017842:	4418      	add	r0, r3
 8017844:	f010 001f 	ands.w	r0, r0, #31
 8017848:	d077      	beq.n	801793a <_dtoa_r+0x8f2>
 801784a:	f1c0 0320 	rsb	r3, r0, #32
 801784e:	2b04      	cmp	r3, #4
 8017850:	dd6b      	ble.n	801792a <_dtoa_r+0x8e2>
 8017852:	9b08      	ldr	r3, [sp, #32]
 8017854:	f1c0 001c 	rsb	r0, r0, #28
 8017858:	4403      	add	r3, r0
 801785a:	4480      	add	r8, r0
 801785c:	4406      	add	r6, r0
 801785e:	9308      	str	r3, [sp, #32]
 8017860:	f1b8 0f00 	cmp.w	r8, #0
 8017864:	dd05      	ble.n	8017872 <_dtoa_r+0x82a>
 8017866:	4649      	mov	r1, r9
 8017868:	4642      	mov	r2, r8
 801786a:	4658      	mov	r0, fp
 801786c:	f000 fcbe 	bl	80181ec <__lshift>
 8017870:	4681      	mov	r9, r0
 8017872:	9b08      	ldr	r3, [sp, #32]
 8017874:	2b00      	cmp	r3, #0
 8017876:	dd05      	ble.n	8017884 <_dtoa_r+0x83c>
 8017878:	4621      	mov	r1, r4
 801787a:	461a      	mov	r2, r3
 801787c:	4658      	mov	r0, fp
 801787e:	f000 fcb5 	bl	80181ec <__lshift>
 8017882:	4604      	mov	r4, r0
 8017884:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8017886:	2b00      	cmp	r3, #0
 8017888:	d059      	beq.n	801793e <_dtoa_r+0x8f6>
 801788a:	4621      	mov	r1, r4
 801788c:	4648      	mov	r0, r9
 801788e:	f000 fd19 	bl	80182c4 <__mcmp>
 8017892:	2800      	cmp	r0, #0
 8017894:	da53      	bge.n	801793e <_dtoa_r+0x8f6>
 8017896:	1e7b      	subs	r3, r7, #1
 8017898:	9304      	str	r3, [sp, #16]
 801789a:	4649      	mov	r1, r9
 801789c:	2300      	movs	r3, #0
 801789e:	220a      	movs	r2, #10
 80178a0:	4658      	mov	r0, fp
 80178a2:	f000 faf7 	bl	8017e94 <__multadd>
 80178a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80178a8:	4681      	mov	r9, r0
 80178aa:	2b00      	cmp	r3, #0
 80178ac:	f000 8172 	beq.w	8017b94 <_dtoa_r+0xb4c>
 80178b0:	2300      	movs	r3, #0
 80178b2:	4629      	mov	r1, r5
 80178b4:	220a      	movs	r2, #10
 80178b6:	4658      	mov	r0, fp
 80178b8:	f000 faec 	bl	8017e94 <__multadd>
 80178bc:	9b00      	ldr	r3, [sp, #0]
 80178be:	2b00      	cmp	r3, #0
 80178c0:	4605      	mov	r5, r0
 80178c2:	dc67      	bgt.n	8017994 <_dtoa_r+0x94c>
 80178c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80178c6:	2b02      	cmp	r3, #2
 80178c8:	dc41      	bgt.n	801794e <_dtoa_r+0x906>
 80178ca:	e063      	b.n	8017994 <_dtoa_r+0x94c>
 80178cc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80178ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80178d2:	e746      	b.n	8017762 <_dtoa_r+0x71a>
 80178d4:	9b07      	ldr	r3, [sp, #28]
 80178d6:	1e5c      	subs	r4, r3, #1
 80178d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80178da:	42a3      	cmp	r3, r4
 80178dc:	bfbf      	itttt	lt
 80178de:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80178e0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80178e2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80178e4:	1ae3      	sublt	r3, r4, r3
 80178e6:	bfb4      	ite	lt
 80178e8:	18d2      	addlt	r2, r2, r3
 80178ea:	1b1c      	subge	r4, r3, r4
 80178ec:	9b07      	ldr	r3, [sp, #28]
 80178ee:	bfbc      	itt	lt
 80178f0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80178f2:	2400      	movlt	r4, #0
 80178f4:	2b00      	cmp	r3, #0
 80178f6:	bfb5      	itete	lt
 80178f8:	eba8 0603 	sublt.w	r6, r8, r3
 80178fc:	9b07      	ldrge	r3, [sp, #28]
 80178fe:	2300      	movlt	r3, #0
 8017900:	4646      	movge	r6, r8
 8017902:	e730      	b.n	8017766 <_dtoa_r+0x71e>
 8017904:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8017906:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8017908:	4646      	mov	r6, r8
 801790a:	e735      	b.n	8017778 <_dtoa_r+0x730>
 801790c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801790e:	e75c      	b.n	80177ca <_dtoa_r+0x782>
 8017910:	2300      	movs	r3, #0
 8017912:	e788      	b.n	8017826 <_dtoa_r+0x7de>
 8017914:	3fe00000 	.word	0x3fe00000
 8017918:	40240000 	.word	0x40240000
 801791c:	40140000 	.word	0x40140000
 8017920:	9b02      	ldr	r3, [sp, #8]
 8017922:	e780      	b.n	8017826 <_dtoa_r+0x7de>
 8017924:	2300      	movs	r3, #0
 8017926:	930a      	str	r3, [sp, #40]	@ 0x28
 8017928:	e782      	b.n	8017830 <_dtoa_r+0x7e8>
 801792a:	d099      	beq.n	8017860 <_dtoa_r+0x818>
 801792c:	9a08      	ldr	r2, [sp, #32]
 801792e:	331c      	adds	r3, #28
 8017930:	441a      	add	r2, r3
 8017932:	4498      	add	r8, r3
 8017934:	441e      	add	r6, r3
 8017936:	9208      	str	r2, [sp, #32]
 8017938:	e792      	b.n	8017860 <_dtoa_r+0x818>
 801793a:	4603      	mov	r3, r0
 801793c:	e7f6      	b.n	801792c <_dtoa_r+0x8e4>
 801793e:	9b07      	ldr	r3, [sp, #28]
 8017940:	9704      	str	r7, [sp, #16]
 8017942:	2b00      	cmp	r3, #0
 8017944:	dc20      	bgt.n	8017988 <_dtoa_r+0x940>
 8017946:	9300      	str	r3, [sp, #0]
 8017948:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801794a:	2b02      	cmp	r3, #2
 801794c:	dd1e      	ble.n	801798c <_dtoa_r+0x944>
 801794e:	9b00      	ldr	r3, [sp, #0]
 8017950:	2b00      	cmp	r3, #0
 8017952:	f47f aec0 	bne.w	80176d6 <_dtoa_r+0x68e>
 8017956:	4621      	mov	r1, r4
 8017958:	2205      	movs	r2, #5
 801795a:	4658      	mov	r0, fp
 801795c:	f000 fa9a 	bl	8017e94 <__multadd>
 8017960:	4601      	mov	r1, r0
 8017962:	4604      	mov	r4, r0
 8017964:	4648      	mov	r0, r9
 8017966:	f000 fcad 	bl	80182c4 <__mcmp>
 801796a:	2800      	cmp	r0, #0
 801796c:	f77f aeb3 	ble.w	80176d6 <_dtoa_r+0x68e>
 8017970:	4656      	mov	r6, sl
 8017972:	2331      	movs	r3, #49	@ 0x31
 8017974:	f806 3b01 	strb.w	r3, [r6], #1
 8017978:	9b04      	ldr	r3, [sp, #16]
 801797a:	3301      	adds	r3, #1
 801797c:	9304      	str	r3, [sp, #16]
 801797e:	e6ae      	b.n	80176de <_dtoa_r+0x696>
 8017980:	9c07      	ldr	r4, [sp, #28]
 8017982:	9704      	str	r7, [sp, #16]
 8017984:	4625      	mov	r5, r4
 8017986:	e7f3      	b.n	8017970 <_dtoa_r+0x928>
 8017988:	9b07      	ldr	r3, [sp, #28]
 801798a:	9300      	str	r3, [sp, #0]
 801798c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801798e:	2b00      	cmp	r3, #0
 8017990:	f000 8104 	beq.w	8017b9c <_dtoa_r+0xb54>
 8017994:	2e00      	cmp	r6, #0
 8017996:	dd05      	ble.n	80179a4 <_dtoa_r+0x95c>
 8017998:	4629      	mov	r1, r5
 801799a:	4632      	mov	r2, r6
 801799c:	4658      	mov	r0, fp
 801799e:	f000 fc25 	bl	80181ec <__lshift>
 80179a2:	4605      	mov	r5, r0
 80179a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80179a6:	2b00      	cmp	r3, #0
 80179a8:	d05a      	beq.n	8017a60 <_dtoa_r+0xa18>
 80179aa:	6869      	ldr	r1, [r5, #4]
 80179ac:	4658      	mov	r0, fp
 80179ae:	f000 fa0f 	bl	8017dd0 <_Balloc>
 80179b2:	4606      	mov	r6, r0
 80179b4:	b928      	cbnz	r0, 80179c2 <_dtoa_r+0x97a>
 80179b6:	4b84      	ldr	r3, [pc, #528]	@ (8017bc8 <_dtoa_r+0xb80>)
 80179b8:	4602      	mov	r2, r0
 80179ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80179be:	f7ff bb5a 	b.w	8017076 <_dtoa_r+0x2e>
 80179c2:	692a      	ldr	r2, [r5, #16]
 80179c4:	3202      	adds	r2, #2
 80179c6:	0092      	lsls	r2, r2, #2
 80179c8:	f105 010c 	add.w	r1, r5, #12
 80179cc:	300c      	adds	r0, #12
 80179ce:	f7ff faa2 	bl	8016f16 <memcpy>
 80179d2:	2201      	movs	r2, #1
 80179d4:	4631      	mov	r1, r6
 80179d6:	4658      	mov	r0, fp
 80179d8:	f000 fc08 	bl	80181ec <__lshift>
 80179dc:	f10a 0301 	add.w	r3, sl, #1
 80179e0:	9307      	str	r3, [sp, #28]
 80179e2:	9b00      	ldr	r3, [sp, #0]
 80179e4:	4453      	add	r3, sl
 80179e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80179e8:	9b02      	ldr	r3, [sp, #8]
 80179ea:	f003 0301 	and.w	r3, r3, #1
 80179ee:	462f      	mov	r7, r5
 80179f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80179f2:	4605      	mov	r5, r0
 80179f4:	9b07      	ldr	r3, [sp, #28]
 80179f6:	4621      	mov	r1, r4
 80179f8:	3b01      	subs	r3, #1
 80179fa:	4648      	mov	r0, r9
 80179fc:	9300      	str	r3, [sp, #0]
 80179fe:	f7ff fa98 	bl	8016f32 <quorem>
 8017a02:	4639      	mov	r1, r7
 8017a04:	9002      	str	r0, [sp, #8]
 8017a06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8017a0a:	4648      	mov	r0, r9
 8017a0c:	f000 fc5a 	bl	80182c4 <__mcmp>
 8017a10:	462a      	mov	r2, r5
 8017a12:	9008      	str	r0, [sp, #32]
 8017a14:	4621      	mov	r1, r4
 8017a16:	4658      	mov	r0, fp
 8017a18:	f000 fc70 	bl	80182fc <__mdiff>
 8017a1c:	68c2      	ldr	r2, [r0, #12]
 8017a1e:	4606      	mov	r6, r0
 8017a20:	bb02      	cbnz	r2, 8017a64 <_dtoa_r+0xa1c>
 8017a22:	4601      	mov	r1, r0
 8017a24:	4648      	mov	r0, r9
 8017a26:	f000 fc4d 	bl	80182c4 <__mcmp>
 8017a2a:	4602      	mov	r2, r0
 8017a2c:	4631      	mov	r1, r6
 8017a2e:	4658      	mov	r0, fp
 8017a30:	920e      	str	r2, [sp, #56]	@ 0x38
 8017a32:	f000 fa0d 	bl	8017e50 <_Bfree>
 8017a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017a38:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017a3a:	9e07      	ldr	r6, [sp, #28]
 8017a3c:	ea43 0102 	orr.w	r1, r3, r2
 8017a40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017a42:	4319      	orrs	r1, r3
 8017a44:	d110      	bne.n	8017a68 <_dtoa_r+0xa20>
 8017a46:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8017a4a:	d029      	beq.n	8017aa0 <_dtoa_r+0xa58>
 8017a4c:	9b08      	ldr	r3, [sp, #32]
 8017a4e:	2b00      	cmp	r3, #0
 8017a50:	dd02      	ble.n	8017a58 <_dtoa_r+0xa10>
 8017a52:	9b02      	ldr	r3, [sp, #8]
 8017a54:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8017a58:	9b00      	ldr	r3, [sp, #0]
 8017a5a:	f883 8000 	strb.w	r8, [r3]
 8017a5e:	e63f      	b.n	80176e0 <_dtoa_r+0x698>
 8017a60:	4628      	mov	r0, r5
 8017a62:	e7bb      	b.n	80179dc <_dtoa_r+0x994>
 8017a64:	2201      	movs	r2, #1
 8017a66:	e7e1      	b.n	8017a2c <_dtoa_r+0x9e4>
 8017a68:	9b08      	ldr	r3, [sp, #32]
 8017a6a:	2b00      	cmp	r3, #0
 8017a6c:	db04      	blt.n	8017a78 <_dtoa_r+0xa30>
 8017a6e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017a70:	430b      	orrs	r3, r1
 8017a72:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8017a74:	430b      	orrs	r3, r1
 8017a76:	d120      	bne.n	8017aba <_dtoa_r+0xa72>
 8017a78:	2a00      	cmp	r2, #0
 8017a7a:	dded      	ble.n	8017a58 <_dtoa_r+0xa10>
 8017a7c:	4649      	mov	r1, r9
 8017a7e:	2201      	movs	r2, #1
 8017a80:	4658      	mov	r0, fp
 8017a82:	f000 fbb3 	bl	80181ec <__lshift>
 8017a86:	4621      	mov	r1, r4
 8017a88:	4681      	mov	r9, r0
 8017a8a:	f000 fc1b 	bl	80182c4 <__mcmp>
 8017a8e:	2800      	cmp	r0, #0
 8017a90:	dc03      	bgt.n	8017a9a <_dtoa_r+0xa52>
 8017a92:	d1e1      	bne.n	8017a58 <_dtoa_r+0xa10>
 8017a94:	f018 0f01 	tst.w	r8, #1
 8017a98:	d0de      	beq.n	8017a58 <_dtoa_r+0xa10>
 8017a9a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8017a9e:	d1d8      	bne.n	8017a52 <_dtoa_r+0xa0a>
 8017aa0:	9a00      	ldr	r2, [sp, #0]
 8017aa2:	2339      	movs	r3, #57	@ 0x39
 8017aa4:	7013      	strb	r3, [r2, #0]
 8017aa6:	4633      	mov	r3, r6
 8017aa8:	461e      	mov	r6, r3
 8017aaa:	3b01      	subs	r3, #1
 8017aac:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8017ab0:	2a39      	cmp	r2, #57	@ 0x39
 8017ab2:	d052      	beq.n	8017b5a <_dtoa_r+0xb12>
 8017ab4:	3201      	adds	r2, #1
 8017ab6:	701a      	strb	r2, [r3, #0]
 8017ab8:	e612      	b.n	80176e0 <_dtoa_r+0x698>
 8017aba:	2a00      	cmp	r2, #0
 8017abc:	dd07      	ble.n	8017ace <_dtoa_r+0xa86>
 8017abe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8017ac2:	d0ed      	beq.n	8017aa0 <_dtoa_r+0xa58>
 8017ac4:	9a00      	ldr	r2, [sp, #0]
 8017ac6:	f108 0301 	add.w	r3, r8, #1
 8017aca:	7013      	strb	r3, [r2, #0]
 8017acc:	e608      	b.n	80176e0 <_dtoa_r+0x698>
 8017ace:	9b07      	ldr	r3, [sp, #28]
 8017ad0:	9a07      	ldr	r2, [sp, #28]
 8017ad2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8017ad6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017ad8:	4293      	cmp	r3, r2
 8017ada:	d028      	beq.n	8017b2e <_dtoa_r+0xae6>
 8017adc:	4649      	mov	r1, r9
 8017ade:	2300      	movs	r3, #0
 8017ae0:	220a      	movs	r2, #10
 8017ae2:	4658      	mov	r0, fp
 8017ae4:	f000 f9d6 	bl	8017e94 <__multadd>
 8017ae8:	42af      	cmp	r7, r5
 8017aea:	4681      	mov	r9, r0
 8017aec:	f04f 0300 	mov.w	r3, #0
 8017af0:	f04f 020a 	mov.w	r2, #10
 8017af4:	4639      	mov	r1, r7
 8017af6:	4658      	mov	r0, fp
 8017af8:	d107      	bne.n	8017b0a <_dtoa_r+0xac2>
 8017afa:	f000 f9cb 	bl	8017e94 <__multadd>
 8017afe:	4607      	mov	r7, r0
 8017b00:	4605      	mov	r5, r0
 8017b02:	9b07      	ldr	r3, [sp, #28]
 8017b04:	3301      	adds	r3, #1
 8017b06:	9307      	str	r3, [sp, #28]
 8017b08:	e774      	b.n	80179f4 <_dtoa_r+0x9ac>
 8017b0a:	f000 f9c3 	bl	8017e94 <__multadd>
 8017b0e:	4629      	mov	r1, r5
 8017b10:	4607      	mov	r7, r0
 8017b12:	2300      	movs	r3, #0
 8017b14:	220a      	movs	r2, #10
 8017b16:	4658      	mov	r0, fp
 8017b18:	f000 f9bc 	bl	8017e94 <__multadd>
 8017b1c:	4605      	mov	r5, r0
 8017b1e:	e7f0      	b.n	8017b02 <_dtoa_r+0xaba>
 8017b20:	9b00      	ldr	r3, [sp, #0]
 8017b22:	2b00      	cmp	r3, #0
 8017b24:	bfcc      	ite	gt
 8017b26:	461e      	movgt	r6, r3
 8017b28:	2601      	movle	r6, #1
 8017b2a:	4456      	add	r6, sl
 8017b2c:	2700      	movs	r7, #0
 8017b2e:	4649      	mov	r1, r9
 8017b30:	2201      	movs	r2, #1
 8017b32:	4658      	mov	r0, fp
 8017b34:	f000 fb5a 	bl	80181ec <__lshift>
 8017b38:	4621      	mov	r1, r4
 8017b3a:	4681      	mov	r9, r0
 8017b3c:	f000 fbc2 	bl	80182c4 <__mcmp>
 8017b40:	2800      	cmp	r0, #0
 8017b42:	dcb0      	bgt.n	8017aa6 <_dtoa_r+0xa5e>
 8017b44:	d102      	bne.n	8017b4c <_dtoa_r+0xb04>
 8017b46:	f018 0f01 	tst.w	r8, #1
 8017b4a:	d1ac      	bne.n	8017aa6 <_dtoa_r+0xa5e>
 8017b4c:	4633      	mov	r3, r6
 8017b4e:	461e      	mov	r6, r3
 8017b50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017b54:	2a30      	cmp	r2, #48	@ 0x30
 8017b56:	d0fa      	beq.n	8017b4e <_dtoa_r+0xb06>
 8017b58:	e5c2      	b.n	80176e0 <_dtoa_r+0x698>
 8017b5a:	459a      	cmp	sl, r3
 8017b5c:	d1a4      	bne.n	8017aa8 <_dtoa_r+0xa60>
 8017b5e:	9b04      	ldr	r3, [sp, #16]
 8017b60:	3301      	adds	r3, #1
 8017b62:	9304      	str	r3, [sp, #16]
 8017b64:	2331      	movs	r3, #49	@ 0x31
 8017b66:	f88a 3000 	strb.w	r3, [sl]
 8017b6a:	e5b9      	b.n	80176e0 <_dtoa_r+0x698>
 8017b6c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8017b6e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8017bcc <_dtoa_r+0xb84>
 8017b72:	b11b      	cbz	r3, 8017b7c <_dtoa_r+0xb34>
 8017b74:	f10a 0308 	add.w	r3, sl, #8
 8017b78:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8017b7a:	6013      	str	r3, [r2, #0]
 8017b7c:	4650      	mov	r0, sl
 8017b7e:	b019      	add	sp, #100	@ 0x64
 8017b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017b86:	2b01      	cmp	r3, #1
 8017b88:	f77f ae37 	ble.w	80177fa <_dtoa_r+0x7b2>
 8017b8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017b8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8017b90:	2001      	movs	r0, #1
 8017b92:	e655      	b.n	8017840 <_dtoa_r+0x7f8>
 8017b94:	9b00      	ldr	r3, [sp, #0]
 8017b96:	2b00      	cmp	r3, #0
 8017b98:	f77f aed6 	ble.w	8017948 <_dtoa_r+0x900>
 8017b9c:	4656      	mov	r6, sl
 8017b9e:	4621      	mov	r1, r4
 8017ba0:	4648      	mov	r0, r9
 8017ba2:	f7ff f9c6 	bl	8016f32 <quorem>
 8017ba6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8017baa:	f806 8b01 	strb.w	r8, [r6], #1
 8017bae:	9b00      	ldr	r3, [sp, #0]
 8017bb0:	eba6 020a 	sub.w	r2, r6, sl
 8017bb4:	4293      	cmp	r3, r2
 8017bb6:	ddb3      	ble.n	8017b20 <_dtoa_r+0xad8>
 8017bb8:	4649      	mov	r1, r9
 8017bba:	2300      	movs	r3, #0
 8017bbc:	220a      	movs	r2, #10
 8017bbe:	4658      	mov	r0, fp
 8017bc0:	f000 f968 	bl	8017e94 <__multadd>
 8017bc4:	4681      	mov	r9, r0
 8017bc6:	e7ea      	b.n	8017b9e <_dtoa_r+0xb56>
 8017bc8:	080330a9 	.word	0x080330a9
 8017bcc:	0803302d 	.word	0x0803302d

08017bd0 <_free_r>:
 8017bd0:	b538      	push	{r3, r4, r5, lr}
 8017bd2:	4605      	mov	r5, r0
 8017bd4:	2900      	cmp	r1, #0
 8017bd6:	d041      	beq.n	8017c5c <_free_r+0x8c>
 8017bd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017bdc:	1f0c      	subs	r4, r1, #4
 8017bde:	2b00      	cmp	r3, #0
 8017be0:	bfb8      	it	lt
 8017be2:	18e4      	addlt	r4, r4, r3
 8017be4:	f000 f8e8 	bl	8017db8 <__malloc_lock>
 8017be8:	4a1d      	ldr	r2, [pc, #116]	@ (8017c60 <_free_r+0x90>)
 8017bea:	6813      	ldr	r3, [r2, #0]
 8017bec:	b933      	cbnz	r3, 8017bfc <_free_r+0x2c>
 8017bee:	6063      	str	r3, [r4, #4]
 8017bf0:	6014      	str	r4, [r2, #0]
 8017bf2:	4628      	mov	r0, r5
 8017bf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017bf8:	f000 b8e4 	b.w	8017dc4 <__malloc_unlock>
 8017bfc:	42a3      	cmp	r3, r4
 8017bfe:	d908      	bls.n	8017c12 <_free_r+0x42>
 8017c00:	6820      	ldr	r0, [r4, #0]
 8017c02:	1821      	adds	r1, r4, r0
 8017c04:	428b      	cmp	r3, r1
 8017c06:	bf01      	itttt	eq
 8017c08:	6819      	ldreq	r1, [r3, #0]
 8017c0a:	685b      	ldreq	r3, [r3, #4]
 8017c0c:	1809      	addeq	r1, r1, r0
 8017c0e:	6021      	streq	r1, [r4, #0]
 8017c10:	e7ed      	b.n	8017bee <_free_r+0x1e>
 8017c12:	461a      	mov	r2, r3
 8017c14:	685b      	ldr	r3, [r3, #4]
 8017c16:	b10b      	cbz	r3, 8017c1c <_free_r+0x4c>
 8017c18:	42a3      	cmp	r3, r4
 8017c1a:	d9fa      	bls.n	8017c12 <_free_r+0x42>
 8017c1c:	6811      	ldr	r1, [r2, #0]
 8017c1e:	1850      	adds	r0, r2, r1
 8017c20:	42a0      	cmp	r0, r4
 8017c22:	d10b      	bne.n	8017c3c <_free_r+0x6c>
 8017c24:	6820      	ldr	r0, [r4, #0]
 8017c26:	4401      	add	r1, r0
 8017c28:	1850      	adds	r0, r2, r1
 8017c2a:	4283      	cmp	r3, r0
 8017c2c:	6011      	str	r1, [r2, #0]
 8017c2e:	d1e0      	bne.n	8017bf2 <_free_r+0x22>
 8017c30:	6818      	ldr	r0, [r3, #0]
 8017c32:	685b      	ldr	r3, [r3, #4]
 8017c34:	6053      	str	r3, [r2, #4]
 8017c36:	4408      	add	r0, r1
 8017c38:	6010      	str	r0, [r2, #0]
 8017c3a:	e7da      	b.n	8017bf2 <_free_r+0x22>
 8017c3c:	d902      	bls.n	8017c44 <_free_r+0x74>
 8017c3e:	230c      	movs	r3, #12
 8017c40:	602b      	str	r3, [r5, #0]
 8017c42:	e7d6      	b.n	8017bf2 <_free_r+0x22>
 8017c44:	6820      	ldr	r0, [r4, #0]
 8017c46:	1821      	adds	r1, r4, r0
 8017c48:	428b      	cmp	r3, r1
 8017c4a:	bf04      	itt	eq
 8017c4c:	6819      	ldreq	r1, [r3, #0]
 8017c4e:	685b      	ldreq	r3, [r3, #4]
 8017c50:	6063      	str	r3, [r4, #4]
 8017c52:	bf04      	itt	eq
 8017c54:	1809      	addeq	r1, r1, r0
 8017c56:	6021      	streq	r1, [r4, #0]
 8017c58:	6054      	str	r4, [r2, #4]
 8017c5a:	e7ca      	b.n	8017bf2 <_free_r+0x22>
 8017c5c:	bd38      	pop	{r3, r4, r5, pc}
 8017c5e:	bf00      	nop
 8017c60:	2000908c 	.word	0x2000908c

08017c64 <malloc>:
 8017c64:	4b02      	ldr	r3, [pc, #8]	@ (8017c70 <malloc+0xc>)
 8017c66:	4601      	mov	r1, r0
 8017c68:	6818      	ldr	r0, [r3, #0]
 8017c6a:	f000 b825 	b.w	8017cb8 <_malloc_r>
 8017c6e:	bf00      	nop
 8017c70:	200003b4 	.word	0x200003b4

08017c74 <sbrk_aligned>:
 8017c74:	b570      	push	{r4, r5, r6, lr}
 8017c76:	4e0f      	ldr	r6, [pc, #60]	@ (8017cb4 <sbrk_aligned+0x40>)
 8017c78:	460c      	mov	r4, r1
 8017c7a:	6831      	ldr	r1, [r6, #0]
 8017c7c:	4605      	mov	r5, r0
 8017c7e:	b911      	cbnz	r1, 8017c86 <sbrk_aligned+0x12>
 8017c80:	f000 feaa 	bl	80189d8 <_sbrk_r>
 8017c84:	6030      	str	r0, [r6, #0]
 8017c86:	4621      	mov	r1, r4
 8017c88:	4628      	mov	r0, r5
 8017c8a:	f000 fea5 	bl	80189d8 <_sbrk_r>
 8017c8e:	1c43      	adds	r3, r0, #1
 8017c90:	d103      	bne.n	8017c9a <sbrk_aligned+0x26>
 8017c92:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8017c96:	4620      	mov	r0, r4
 8017c98:	bd70      	pop	{r4, r5, r6, pc}
 8017c9a:	1cc4      	adds	r4, r0, #3
 8017c9c:	f024 0403 	bic.w	r4, r4, #3
 8017ca0:	42a0      	cmp	r0, r4
 8017ca2:	d0f8      	beq.n	8017c96 <sbrk_aligned+0x22>
 8017ca4:	1a21      	subs	r1, r4, r0
 8017ca6:	4628      	mov	r0, r5
 8017ca8:	f000 fe96 	bl	80189d8 <_sbrk_r>
 8017cac:	3001      	adds	r0, #1
 8017cae:	d1f2      	bne.n	8017c96 <sbrk_aligned+0x22>
 8017cb0:	e7ef      	b.n	8017c92 <sbrk_aligned+0x1e>
 8017cb2:	bf00      	nop
 8017cb4:	20009088 	.word	0x20009088

08017cb8 <_malloc_r>:
 8017cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017cbc:	1ccd      	adds	r5, r1, #3
 8017cbe:	f025 0503 	bic.w	r5, r5, #3
 8017cc2:	3508      	adds	r5, #8
 8017cc4:	2d0c      	cmp	r5, #12
 8017cc6:	bf38      	it	cc
 8017cc8:	250c      	movcc	r5, #12
 8017cca:	2d00      	cmp	r5, #0
 8017ccc:	4606      	mov	r6, r0
 8017cce:	db01      	blt.n	8017cd4 <_malloc_r+0x1c>
 8017cd0:	42a9      	cmp	r1, r5
 8017cd2:	d904      	bls.n	8017cde <_malloc_r+0x26>
 8017cd4:	230c      	movs	r3, #12
 8017cd6:	6033      	str	r3, [r6, #0]
 8017cd8:	2000      	movs	r0, #0
 8017cda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017cde:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017db4 <_malloc_r+0xfc>
 8017ce2:	f000 f869 	bl	8017db8 <__malloc_lock>
 8017ce6:	f8d8 3000 	ldr.w	r3, [r8]
 8017cea:	461c      	mov	r4, r3
 8017cec:	bb44      	cbnz	r4, 8017d40 <_malloc_r+0x88>
 8017cee:	4629      	mov	r1, r5
 8017cf0:	4630      	mov	r0, r6
 8017cf2:	f7ff ffbf 	bl	8017c74 <sbrk_aligned>
 8017cf6:	1c43      	adds	r3, r0, #1
 8017cf8:	4604      	mov	r4, r0
 8017cfa:	d158      	bne.n	8017dae <_malloc_r+0xf6>
 8017cfc:	f8d8 4000 	ldr.w	r4, [r8]
 8017d00:	4627      	mov	r7, r4
 8017d02:	2f00      	cmp	r7, #0
 8017d04:	d143      	bne.n	8017d8e <_malloc_r+0xd6>
 8017d06:	2c00      	cmp	r4, #0
 8017d08:	d04b      	beq.n	8017da2 <_malloc_r+0xea>
 8017d0a:	6823      	ldr	r3, [r4, #0]
 8017d0c:	4639      	mov	r1, r7
 8017d0e:	4630      	mov	r0, r6
 8017d10:	eb04 0903 	add.w	r9, r4, r3
 8017d14:	f000 fe60 	bl	80189d8 <_sbrk_r>
 8017d18:	4581      	cmp	r9, r0
 8017d1a:	d142      	bne.n	8017da2 <_malloc_r+0xea>
 8017d1c:	6821      	ldr	r1, [r4, #0]
 8017d1e:	1a6d      	subs	r5, r5, r1
 8017d20:	4629      	mov	r1, r5
 8017d22:	4630      	mov	r0, r6
 8017d24:	f7ff ffa6 	bl	8017c74 <sbrk_aligned>
 8017d28:	3001      	adds	r0, #1
 8017d2a:	d03a      	beq.n	8017da2 <_malloc_r+0xea>
 8017d2c:	6823      	ldr	r3, [r4, #0]
 8017d2e:	442b      	add	r3, r5
 8017d30:	6023      	str	r3, [r4, #0]
 8017d32:	f8d8 3000 	ldr.w	r3, [r8]
 8017d36:	685a      	ldr	r2, [r3, #4]
 8017d38:	bb62      	cbnz	r2, 8017d94 <_malloc_r+0xdc>
 8017d3a:	f8c8 7000 	str.w	r7, [r8]
 8017d3e:	e00f      	b.n	8017d60 <_malloc_r+0xa8>
 8017d40:	6822      	ldr	r2, [r4, #0]
 8017d42:	1b52      	subs	r2, r2, r5
 8017d44:	d420      	bmi.n	8017d88 <_malloc_r+0xd0>
 8017d46:	2a0b      	cmp	r2, #11
 8017d48:	d917      	bls.n	8017d7a <_malloc_r+0xc2>
 8017d4a:	1961      	adds	r1, r4, r5
 8017d4c:	42a3      	cmp	r3, r4
 8017d4e:	6025      	str	r5, [r4, #0]
 8017d50:	bf18      	it	ne
 8017d52:	6059      	strne	r1, [r3, #4]
 8017d54:	6863      	ldr	r3, [r4, #4]
 8017d56:	bf08      	it	eq
 8017d58:	f8c8 1000 	streq.w	r1, [r8]
 8017d5c:	5162      	str	r2, [r4, r5]
 8017d5e:	604b      	str	r3, [r1, #4]
 8017d60:	4630      	mov	r0, r6
 8017d62:	f000 f82f 	bl	8017dc4 <__malloc_unlock>
 8017d66:	f104 000b 	add.w	r0, r4, #11
 8017d6a:	1d23      	adds	r3, r4, #4
 8017d6c:	f020 0007 	bic.w	r0, r0, #7
 8017d70:	1ac2      	subs	r2, r0, r3
 8017d72:	bf1c      	itt	ne
 8017d74:	1a1b      	subne	r3, r3, r0
 8017d76:	50a3      	strne	r3, [r4, r2]
 8017d78:	e7af      	b.n	8017cda <_malloc_r+0x22>
 8017d7a:	6862      	ldr	r2, [r4, #4]
 8017d7c:	42a3      	cmp	r3, r4
 8017d7e:	bf0c      	ite	eq
 8017d80:	f8c8 2000 	streq.w	r2, [r8]
 8017d84:	605a      	strne	r2, [r3, #4]
 8017d86:	e7eb      	b.n	8017d60 <_malloc_r+0xa8>
 8017d88:	4623      	mov	r3, r4
 8017d8a:	6864      	ldr	r4, [r4, #4]
 8017d8c:	e7ae      	b.n	8017cec <_malloc_r+0x34>
 8017d8e:	463c      	mov	r4, r7
 8017d90:	687f      	ldr	r7, [r7, #4]
 8017d92:	e7b6      	b.n	8017d02 <_malloc_r+0x4a>
 8017d94:	461a      	mov	r2, r3
 8017d96:	685b      	ldr	r3, [r3, #4]
 8017d98:	42a3      	cmp	r3, r4
 8017d9a:	d1fb      	bne.n	8017d94 <_malloc_r+0xdc>
 8017d9c:	2300      	movs	r3, #0
 8017d9e:	6053      	str	r3, [r2, #4]
 8017da0:	e7de      	b.n	8017d60 <_malloc_r+0xa8>
 8017da2:	230c      	movs	r3, #12
 8017da4:	6033      	str	r3, [r6, #0]
 8017da6:	4630      	mov	r0, r6
 8017da8:	f000 f80c 	bl	8017dc4 <__malloc_unlock>
 8017dac:	e794      	b.n	8017cd8 <_malloc_r+0x20>
 8017dae:	6005      	str	r5, [r0, #0]
 8017db0:	e7d6      	b.n	8017d60 <_malloc_r+0xa8>
 8017db2:	bf00      	nop
 8017db4:	2000908c 	.word	0x2000908c

08017db8 <__malloc_lock>:
 8017db8:	4801      	ldr	r0, [pc, #4]	@ (8017dc0 <__malloc_lock+0x8>)
 8017dba:	f7ff b8aa 	b.w	8016f12 <__retarget_lock_acquire_recursive>
 8017dbe:	bf00      	nop
 8017dc0:	20009084 	.word	0x20009084

08017dc4 <__malloc_unlock>:
 8017dc4:	4801      	ldr	r0, [pc, #4]	@ (8017dcc <__malloc_unlock+0x8>)
 8017dc6:	f7ff b8a5 	b.w	8016f14 <__retarget_lock_release_recursive>
 8017dca:	bf00      	nop
 8017dcc:	20009084 	.word	0x20009084

08017dd0 <_Balloc>:
 8017dd0:	b570      	push	{r4, r5, r6, lr}
 8017dd2:	69c6      	ldr	r6, [r0, #28]
 8017dd4:	4604      	mov	r4, r0
 8017dd6:	460d      	mov	r5, r1
 8017dd8:	b976      	cbnz	r6, 8017df8 <_Balloc+0x28>
 8017dda:	2010      	movs	r0, #16
 8017ddc:	f7ff ff42 	bl	8017c64 <malloc>
 8017de0:	4602      	mov	r2, r0
 8017de2:	61e0      	str	r0, [r4, #28]
 8017de4:	b920      	cbnz	r0, 8017df0 <_Balloc+0x20>
 8017de6:	4b18      	ldr	r3, [pc, #96]	@ (8017e48 <_Balloc+0x78>)
 8017de8:	4818      	ldr	r0, [pc, #96]	@ (8017e4c <_Balloc+0x7c>)
 8017dea:	216b      	movs	r1, #107	@ 0x6b
 8017dec:	f7fe f9d2 	bl	8016194 <__assert_func>
 8017df0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017df4:	6006      	str	r6, [r0, #0]
 8017df6:	60c6      	str	r6, [r0, #12]
 8017df8:	69e6      	ldr	r6, [r4, #28]
 8017dfa:	68f3      	ldr	r3, [r6, #12]
 8017dfc:	b183      	cbz	r3, 8017e20 <_Balloc+0x50>
 8017dfe:	69e3      	ldr	r3, [r4, #28]
 8017e00:	68db      	ldr	r3, [r3, #12]
 8017e02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8017e06:	b9b8      	cbnz	r0, 8017e38 <_Balloc+0x68>
 8017e08:	2101      	movs	r1, #1
 8017e0a:	fa01 f605 	lsl.w	r6, r1, r5
 8017e0e:	1d72      	adds	r2, r6, #5
 8017e10:	0092      	lsls	r2, r2, #2
 8017e12:	4620      	mov	r0, r4
 8017e14:	f000 fdf0 	bl	80189f8 <_calloc_r>
 8017e18:	b160      	cbz	r0, 8017e34 <_Balloc+0x64>
 8017e1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8017e1e:	e00e      	b.n	8017e3e <_Balloc+0x6e>
 8017e20:	2221      	movs	r2, #33	@ 0x21
 8017e22:	2104      	movs	r1, #4
 8017e24:	4620      	mov	r0, r4
 8017e26:	f000 fde7 	bl	80189f8 <_calloc_r>
 8017e2a:	69e3      	ldr	r3, [r4, #28]
 8017e2c:	60f0      	str	r0, [r6, #12]
 8017e2e:	68db      	ldr	r3, [r3, #12]
 8017e30:	2b00      	cmp	r3, #0
 8017e32:	d1e4      	bne.n	8017dfe <_Balloc+0x2e>
 8017e34:	2000      	movs	r0, #0
 8017e36:	bd70      	pop	{r4, r5, r6, pc}
 8017e38:	6802      	ldr	r2, [r0, #0]
 8017e3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017e3e:	2300      	movs	r3, #0
 8017e40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8017e44:	e7f7      	b.n	8017e36 <_Balloc+0x66>
 8017e46:	bf00      	nop
 8017e48:	0803303a 	.word	0x0803303a
 8017e4c:	080330ba 	.word	0x080330ba

08017e50 <_Bfree>:
 8017e50:	b570      	push	{r4, r5, r6, lr}
 8017e52:	69c6      	ldr	r6, [r0, #28]
 8017e54:	4605      	mov	r5, r0
 8017e56:	460c      	mov	r4, r1
 8017e58:	b976      	cbnz	r6, 8017e78 <_Bfree+0x28>
 8017e5a:	2010      	movs	r0, #16
 8017e5c:	f7ff ff02 	bl	8017c64 <malloc>
 8017e60:	4602      	mov	r2, r0
 8017e62:	61e8      	str	r0, [r5, #28]
 8017e64:	b920      	cbnz	r0, 8017e70 <_Bfree+0x20>
 8017e66:	4b09      	ldr	r3, [pc, #36]	@ (8017e8c <_Bfree+0x3c>)
 8017e68:	4809      	ldr	r0, [pc, #36]	@ (8017e90 <_Bfree+0x40>)
 8017e6a:	218f      	movs	r1, #143	@ 0x8f
 8017e6c:	f7fe f992 	bl	8016194 <__assert_func>
 8017e70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017e74:	6006      	str	r6, [r0, #0]
 8017e76:	60c6      	str	r6, [r0, #12]
 8017e78:	b13c      	cbz	r4, 8017e8a <_Bfree+0x3a>
 8017e7a:	69eb      	ldr	r3, [r5, #28]
 8017e7c:	6862      	ldr	r2, [r4, #4]
 8017e7e:	68db      	ldr	r3, [r3, #12]
 8017e80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017e84:	6021      	str	r1, [r4, #0]
 8017e86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8017e8a:	bd70      	pop	{r4, r5, r6, pc}
 8017e8c:	0803303a 	.word	0x0803303a
 8017e90:	080330ba 	.word	0x080330ba

08017e94 <__multadd>:
 8017e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017e98:	690d      	ldr	r5, [r1, #16]
 8017e9a:	4607      	mov	r7, r0
 8017e9c:	460c      	mov	r4, r1
 8017e9e:	461e      	mov	r6, r3
 8017ea0:	f101 0c14 	add.w	ip, r1, #20
 8017ea4:	2000      	movs	r0, #0
 8017ea6:	f8dc 3000 	ldr.w	r3, [ip]
 8017eaa:	b299      	uxth	r1, r3
 8017eac:	fb02 6101 	mla	r1, r2, r1, r6
 8017eb0:	0c1e      	lsrs	r6, r3, #16
 8017eb2:	0c0b      	lsrs	r3, r1, #16
 8017eb4:	fb02 3306 	mla	r3, r2, r6, r3
 8017eb8:	b289      	uxth	r1, r1
 8017eba:	3001      	adds	r0, #1
 8017ebc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8017ec0:	4285      	cmp	r5, r0
 8017ec2:	f84c 1b04 	str.w	r1, [ip], #4
 8017ec6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8017eca:	dcec      	bgt.n	8017ea6 <__multadd+0x12>
 8017ecc:	b30e      	cbz	r6, 8017f12 <__multadd+0x7e>
 8017ece:	68a3      	ldr	r3, [r4, #8]
 8017ed0:	42ab      	cmp	r3, r5
 8017ed2:	dc19      	bgt.n	8017f08 <__multadd+0x74>
 8017ed4:	6861      	ldr	r1, [r4, #4]
 8017ed6:	4638      	mov	r0, r7
 8017ed8:	3101      	adds	r1, #1
 8017eda:	f7ff ff79 	bl	8017dd0 <_Balloc>
 8017ede:	4680      	mov	r8, r0
 8017ee0:	b928      	cbnz	r0, 8017eee <__multadd+0x5a>
 8017ee2:	4602      	mov	r2, r0
 8017ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8017f18 <__multadd+0x84>)
 8017ee6:	480d      	ldr	r0, [pc, #52]	@ (8017f1c <__multadd+0x88>)
 8017ee8:	21ba      	movs	r1, #186	@ 0xba
 8017eea:	f7fe f953 	bl	8016194 <__assert_func>
 8017eee:	6922      	ldr	r2, [r4, #16]
 8017ef0:	3202      	adds	r2, #2
 8017ef2:	f104 010c 	add.w	r1, r4, #12
 8017ef6:	0092      	lsls	r2, r2, #2
 8017ef8:	300c      	adds	r0, #12
 8017efa:	f7ff f80c 	bl	8016f16 <memcpy>
 8017efe:	4621      	mov	r1, r4
 8017f00:	4638      	mov	r0, r7
 8017f02:	f7ff ffa5 	bl	8017e50 <_Bfree>
 8017f06:	4644      	mov	r4, r8
 8017f08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8017f0c:	3501      	adds	r5, #1
 8017f0e:	615e      	str	r6, [r3, #20]
 8017f10:	6125      	str	r5, [r4, #16]
 8017f12:	4620      	mov	r0, r4
 8017f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f18:	080330a9 	.word	0x080330a9
 8017f1c:	080330ba 	.word	0x080330ba

08017f20 <__hi0bits>:
 8017f20:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8017f24:	4603      	mov	r3, r0
 8017f26:	bf36      	itet	cc
 8017f28:	0403      	lslcc	r3, r0, #16
 8017f2a:	2000      	movcs	r0, #0
 8017f2c:	2010      	movcc	r0, #16
 8017f2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8017f32:	bf3c      	itt	cc
 8017f34:	021b      	lslcc	r3, r3, #8
 8017f36:	3008      	addcc	r0, #8
 8017f38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017f3c:	bf3c      	itt	cc
 8017f3e:	011b      	lslcc	r3, r3, #4
 8017f40:	3004      	addcc	r0, #4
 8017f42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017f46:	bf3c      	itt	cc
 8017f48:	009b      	lslcc	r3, r3, #2
 8017f4a:	3002      	addcc	r0, #2
 8017f4c:	2b00      	cmp	r3, #0
 8017f4e:	db05      	blt.n	8017f5c <__hi0bits+0x3c>
 8017f50:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8017f54:	f100 0001 	add.w	r0, r0, #1
 8017f58:	bf08      	it	eq
 8017f5a:	2020      	moveq	r0, #32
 8017f5c:	4770      	bx	lr

08017f5e <__lo0bits>:
 8017f5e:	6803      	ldr	r3, [r0, #0]
 8017f60:	4602      	mov	r2, r0
 8017f62:	f013 0007 	ands.w	r0, r3, #7
 8017f66:	d00b      	beq.n	8017f80 <__lo0bits+0x22>
 8017f68:	07d9      	lsls	r1, r3, #31
 8017f6a:	d421      	bmi.n	8017fb0 <__lo0bits+0x52>
 8017f6c:	0798      	lsls	r0, r3, #30
 8017f6e:	bf49      	itett	mi
 8017f70:	085b      	lsrmi	r3, r3, #1
 8017f72:	089b      	lsrpl	r3, r3, #2
 8017f74:	2001      	movmi	r0, #1
 8017f76:	6013      	strmi	r3, [r2, #0]
 8017f78:	bf5c      	itt	pl
 8017f7a:	6013      	strpl	r3, [r2, #0]
 8017f7c:	2002      	movpl	r0, #2
 8017f7e:	4770      	bx	lr
 8017f80:	b299      	uxth	r1, r3
 8017f82:	b909      	cbnz	r1, 8017f88 <__lo0bits+0x2a>
 8017f84:	0c1b      	lsrs	r3, r3, #16
 8017f86:	2010      	movs	r0, #16
 8017f88:	b2d9      	uxtb	r1, r3
 8017f8a:	b909      	cbnz	r1, 8017f90 <__lo0bits+0x32>
 8017f8c:	3008      	adds	r0, #8
 8017f8e:	0a1b      	lsrs	r3, r3, #8
 8017f90:	0719      	lsls	r1, r3, #28
 8017f92:	bf04      	itt	eq
 8017f94:	091b      	lsreq	r3, r3, #4
 8017f96:	3004      	addeq	r0, #4
 8017f98:	0799      	lsls	r1, r3, #30
 8017f9a:	bf04      	itt	eq
 8017f9c:	089b      	lsreq	r3, r3, #2
 8017f9e:	3002      	addeq	r0, #2
 8017fa0:	07d9      	lsls	r1, r3, #31
 8017fa2:	d403      	bmi.n	8017fac <__lo0bits+0x4e>
 8017fa4:	085b      	lsrs	r3, r3, #1
 8017fa6:	f100 0001 	add.w	r0, r0, #1
 8017faa:	d003      	beq.n	8017fb4 <__lo0bits+0x56>
 8017fac:	6013      	str	r3, [r2, #0]
 8017fae:	4770      	bx	lr
 8017fb0:	2000      	movs	r0, #0
 8017fb2:	4770      	bx	lr
 8017fb4:	2020      	movs	r0, #32
 8017fb6:	4770      	bx	lr

08017fb8 <__i2b>:
 8017fb8:	b510      	push	{r4, lr}
 8017fba:	460c      	mov	r4, r1
 8017fbc:	2101      	movs	r1, #1
 8017fbe:	f7ff ff07 	bl	8017dd0 <_Balloc>
 8017fc2:	4602      	mov	r2, r0
 8017fc4:	b928      	cbnz	r0, 8017fd2 <__i2b+0x1a>
 8017fc6:	4b05      	ldr	r3, [pc, #20]	@ (8017fdc <__i2b+0x24>)
 8017fc8:	4805      	ldr	r0, [pc, #20]	@ (8017fe0 <__i2b+0x28>)
 8017fca:	f240 1145 	movw	r1, #325	@ 0x145
 8017fce:	f7fe f8e1 	bl	8016194 <__assert_func>
 8017fd2:	2301      	movs	r3, #1
 8017fd4:	6144      	str	r4, [r0, #20]
 8017fd6:	6103      	str	r3, [r0, #16]
 8017fd8:	bd10      	pop	{r4, pc}
 8017fda:	bf00      	nop
 8017fdc:	080330a9 	.word	0x080330a9
 8017fe0:	080330ba 	.word	0x080330ba

08017fe4 <__multiply>:
 8017fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017fe8:	4614      	mov	r4, r2
 8017fea:	690a      	ldr	r2, [r1, #16]
 8017fec:	6923      	ldr	r3, [r4, #16]
 8017fee:	429a      	cmp	r2, r3
 8017ff0:	bfa8      	it	ge
 8017ff2:	4623      	movge	r3, r4
 8017ff4:	460f      	mov	r7, r1
 8017ff6:	bfa4      	itt	ge
 8017ff8:	460c      	movge	r4, r1
 8017ffa:	461f      	movge	r7, r3
 8017ffc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8018000:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8018004:	68a3      	ldr	r3, [r4, #8]
 8018006:	6861      	ldr	r1, [r4, #4]
 8018008:	eb0a 0609 	add.w	r6, sl, r9
 801800c:	42b3      	cmp	r3, r6
 801800e:	b085      	sub	sp, #20
 8018010:	bfb8      	it	lt
 8018012:	3101      	addlt	r1, #1
 8018014:	f7ff fedc 	bl	8017dd0 <_Balloc>
 8018018:	b930      	cbnz	r0, 8018028 <__multiply+0x44>
 801801a:	4602      	mov	r2, r0
 801801c:	4b44      	ldr	r3, [pc, #272]	@ (8018130 <__multiply+0x14c>)
 801801e:	4845      	ldr	r0, [pc, #276]	@ (8018134 <__multiply+0x150>)
 8018020:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8018024:	f7fe f8b6 	bl	8016194 <__assert_func>
 8018028:	f100 0514 	add.w	r5, r0, #20
 801802c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8018030:	462b      	mov	r3, r5
 8018032:	2200      	movs	r2, #0
 8018034:	4543      	cmp	r3, r8
 8018036:	d321      	bcc.n	801807c <__multiply+0x98>
 8018038:	f107 0114 	add.w	r1, r7, #20
 801803c:	f104 0214 	add.w	r2, r4, #20
 8018040:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8018044:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8018048:	9302      	str	r3, [sp, #8]
 801804a:	1b13      	subs	r3, r2, r4
 801804c:	3b15      	subs	r3, #21
 801804e:	f023 0303 	bic.w	r3, r3, #3
 8018052:	3304      	adds	r3, #4
 8018054:	f104 0715 	add.w	r7, r4, #21
 8018058:	42ba      	cmp	r2, r7
 801805a:	bf38      	it	cc
 801805c:	2304      	movcc	r3, #4
 801805e:	9301      	str	r3, [sp, #4]
 8018060:	9b02      	ldr	r3, [sp, #8]
 8018062:	9103      	str	r1, [sp, #12]
 8018064:	428b      	cmp	r3, r1
 8018066:	d80c      	bhi.n	8018082 <__multiply+0x9e>
 8018068:	2e00      	cmp	r6, #0
 801806a:	dd03      	ble.n	8018074 <__multiply+0x90>
 801806c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8018070:	2b00      	cmp	r3, #0
 8018072:	d05b      	beq.n	801812c <__multiply+0x148>
 8018074:	6106      	str	r6, [r0, #16]
 8018076:	b005      	add	sp, #20
 8018078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801807c:	f843 2b04 	str.w	r2, [r3], #4
 8018080:	e7d8      	b.n	8018034 <__multiply+0x50>
 8018082:	f8b1 a000 	ldrh.w	sl, [r1]
 8018086:	f1ba 0f00 	cmp.w	sl, #0
 801808a:	d024      	beq.n	80180d6 <__multiply+0xf2>
 801808c:	f104 0e14 	add.w	lr, r4, #20
 8018090:	46a9      	mov	r9, r5
 8018092:	f04f 0c00 	mov.w	ip, #0
 8018096:	f85e 7b04 	ldr.w	r7, [lr], #4
 801809a:	f8d9 3000 	ldr.w	r3, [r9]
 801809e:	fa1f fb87 	uxth.w	fp, r7
 80180a2:	b29b      	uxth	r3, r3
 80180a4:	fb0a 330b 	mla	r3, sl, fp, r3
 80180a8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80180ac:	f8d9 7000 	ldr.w	r7, [r9]
 80180b0:	4463      	add	r3, ip
 80180b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80180b6:	fb0a c70b 	mla	r7, sl, fp, ip
 80180ba:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80180be:	b29b      	uxth	r3, r3
 80180c0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80180c4:	4572      	cmp	r2, lr
 80180c6:	f849 3b04 	str.w	r3, [r9], #4
 80180ca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80180ce:	d8e2      	bhi.n	8018096 <__multiply+0xb2>
 80180d0:	9b01      	ldr	r3, [sp, #4]
 80180d2:	f845 c003 	str.w	ip, [r5, r3]
 80180d6:	9b03      	ldr	r3, [sp, #12]
 80180d8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80180dc:	3104      	adds	r1, #4
 80180de:	f1b9 0f00 	cmp.w	r9, #0
 80180e2:	d021      	beq.n	8018128 <__multiply+0x144>
 80180e4:	682b      	ldr	r3, [r5, #0]
 80180e6:	f104 0c14 	add.w	ip, r4, #20
 80180ea:	46ae      	mov	lr, r5
 80180ec:	f04f 0a00 	mov.w	sl, #0
 80180f0:	f8bc b000 	ldrh.w	fp, [ip]
 80180f4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80180f8:	fb09 770b 	mla	r7, r9, fp, r7
 80180fc:	4457      	add	r7, sl
 80180fe:	b29b      	uxth	r3, r3
 8018100:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8018104:	f84e 3b04 	str.w	r3, [lr], #4
 8018108:	f85c 3b04 	ldr.w	r3, [ip], #4
 801810c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018110:	f8be 3000 	ldrh.w	r3, [lr]
 8018114:	fb09 330a 	mla	r3, r9, sl, r3
 8018118:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801811c:	4562      	cmp	r2, ip
 801811e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018122:	d8e5      	bhi.n	80180f0 <__multiply+0x10c>
 8018124:	9f01      	ldr	r7, [sp, #4]
 8018126:	51eb      	str	r3, [r5, r7]
 8018128:	3504      	adds	r5, #4
 801812a:	e799      	b.n	8018060 <__multiply+0x7c>
 801812c:	3e01      	subs	r6, #1
 801812e:	e79b      	b.n	8018068 <__multiply+0x84>
 8018130:	080330a9 	.word	0x080330a9
 8018134:	080330ba 	.word	0x080330ba

08018138 <__pow5mult>:
 8018138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801813c:	4615      	mov	r5, r2
 801813e:	f012 0203 	ands.w	r2, r2, #3
 8018142:	4607      	mov	r7, r0
 8018144:	460e      	mov	r6, r1
 8018146:	d007      	beq.n	8018158 <__pow5mult+0x20>
 8018148:	4c25      	ldr	r4, [pc, #148]	@ (80181e0 <__pow5mult+0xa8>)
 801814a:	3a01      	subs	r2, #1
 801814c:	2300      	movs	r3, #0
 801814e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018152:	f7ff fe9f 	bl	8017e94 <__multadd>
 8018156:	4606      	mov	r6, r0
 8018158:	10ad      	asrs	r5, r5, #2
 801815a:	d03d      	beq.n	80181d8 <__pow5mult+0xa0>
 801815c:	69fc      	ldr	r4, [r7, #28]
 801815e:	b97c      	cbnz	r4, 8018180 <__pow5mult+0x48>
 8018160:	2010      	movs	r0, #16
 8018162:	f7ff fd7f 	bl	8017c64 <malloc>
 8018166:	4602      	mov	r2, r0
 8018168:	61f8      	str	r0, [r7, #28]
 801816a:	b928      	cbnz	r0, 8018178 <__pow5mult+0x40>
 801816c:	4b1d      	ldr	r3, [pc, #116]	@ (80181e4 <__pow5mult+0xac>)
 801816e:	481e      	ldr	r0, [pc, #120]	@ (80181e8 <__pow5mult+0xb0>)
 8018170:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8018174:	f7fe f80e 	bl	8016194 <__assert_func>
 8018178:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801817c:	6004      	str	r4, [r0, #0]
 801817e:	60c4      	str	r4, [r0, #12]
 8018180:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8018184:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018188:	b94c      	cbnz	r4, 801819e <__pow5mult+0x66>
 801818a:	f240 2171 	movw	r1, #625	@ 0x271
 801818e:	4638      	mov	r0, r7
 8018190:	f7ff ff12 	bl	8017fb8 <__i2b>
 8018194:	2300      	movs	r3, #0
 8018196:	f8c8 0008 	str.w	r0, [r8, #8]
 801819a:	4604      	mov	r4, r0
 801819c:	6003      	str	r3, [r0, #0]
 801819e:	f04f 0900 	mov.w	r9, #0
 80181a2:	07eb      	lsls	r3, r5, #31
 80181a4:	d50a      	bpl.n	80181bc <__pow5mult+0x84>
 80181a6:	4631      	mov	r1, r6
 80181a8:	4622      	mov	r2, r4
 80181aa:	4638      	mov	r0, r7
 80181ac:	f7ff ff1a 	bl	8017fe4 <__multiply>
 80181b0:	4631      	mov	r1, r6
 80181b2:	4680      	mov	r8, r0
 80181b4:	4638      	mov	r0, r7
 80181b6:	f7ff fe4b 	bl	8017e50 <_Bfree>
 80181ba:	4646      	mov	r6, r8
 80181bc:	106d      	asrs	r5, r5, #1
 80181be:	d00b      	beq.n	80181d8 <__pow5mult+0xa0>
 80181c0:	6820      	ldr	r0, [r4, #0]
 80181c2:	b938      	cbnz	r0, 80181d4 <__pow5mult+0x9c>
 80181c4:	4622      	mov	r2, r4
 80181c6:	4621      	mov	r1, r4
 80181c8:	4638      	mov	r0, r7
 80181ca:	f7ff ff0b 	bl	8017fe4 <__multiply>
 80181ce:	6020      	str	r0, [r4, #0]
 80181d0:	f8c0 9000 	str.w	r9, [r0]
 80181d4:	4604      	mov	r4, r0
 80181d6:	e7e4      	b.n	80181a2 <__pow5mult+0x6a>
 80181d8:	4630      	mov	r0, r6
 80181da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80181de:	bf00      	nop
 80181e0:	08033114 	.word	0x08033114
 80181e4:	0803303a 	.word	0x0803303a
 80181e8:	080330ba 	.word	0x080330ba

080181ec <__lshift>:
 80181ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80181f0:	460c      	mov	r4, r1
 80181f2:	6849      	ldr	r1, [r1, #4]
 80181f4:	6923      	ldr	r3, [r4, #16]
 80181f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80181fa:	68a3      	ldr	r3, [r4, #8]
 80181fc:	4607      	mov	r7, r0
 80181fe:	4691      	mov	r9, r2
 8018200:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018204:	f108 0601 	add.w	r6, r8, #1
 8018208:	42b3      	cmp	r3, r6
 801820a:	db0b      	blt.n	8018224 <__lshift+0x38>
 801820c:	4638      	mov	r0, r7
 801820e:	f7ff fddf 	bl	8017dd0 <_Balloc>
 8018212:	4605      	mov	r5, r0
 8018214:	b948      	cbnz	r0, 801822a <__lshift+0x3e>
 8018216:	4602      	mov	r2, r0
 8018218:	4b28      	ldr	r3, [pc, #160]	@ (80182bc <__lshift+0xd0>)
 801821a:	4829      	ldr	r0, [pc, #164]	@ (80182c0 <__lshift+0xd4>)
 801821c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8018220:	f7fd ffb8 	bl	8016194 <__assert_func>
 8018224:	3101      	adds	r1, #1
 8018226:	005b      	lsls	r3, r3, #1
 8018228:	e7ee      	b.n	8018208 <__lshift+0x1c>
 801822a:	2300      	movs	r3, #0
 801822c:	f100 0114 	add.w	r1, r0, #20
 8018230:	f100 0210 	add.w	r2, r0, #16
 8018234:	4618      	mov	r0, r3
 8018236:	4553      	cmp	r3, sl
 8018238:	db33      	blt.n	80182a2 <__lshift+0xb6>
 801823a:	6920      	ldr	r0, [r4, #16]
 801823c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018240:	f104 0314 	add.w	r3, r4, #20
 8018244:	f019 091f 	ands.w	r9, r9, #31
 8018248:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801824c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018250:	d02b      	beq.n	80182aa <__lshift+0xbe>
 8018252:	f1c9 0e20 	rsb	lr, r9, #32
 8018256:	468a      	mov	sl, r1
 8018258:	2200      	movs	r2, #0
 801825a:	6818      	ldr	r0, [r3, #0]
 801825c:	fa00 f009 	lsl.w	r0, r0, r9
 8018260:	4310      	orrs	r0, r2
 8018262:	f84a 0b04 	str.w	r0, [sl], #4
 8018266:	f853 2b04 	ldr.w	r2, [r3], #4
 801826a:	459c      	cmp	ip, r3
 801826c:	fa22 f20e 	lsr.w	r2, r2, lr
 8018270:	d8f3      	bhi.n	801825a <__lshift+0x6e>
 8018272:	ebac 0304 	sub.w	r3, ip, r4
 8018276:	3b15      	subs	r3, #21
 8018278:	f023 0303 	bic.w	r3, r3, #3
 801827c:	3304      	adds	r3, #4
 801827e:	f104 0015 	add.w	r0, r4, #21
 8018282:	4584      	cmp	ip, r0
 8018284:	bf38      	it	cc
 8018286:	2304      	movcc	r3, #4
 8018288:	50ca      	str	r2, [r1, r3]
 801828a:	b10a      	cbz	r2, 8018290 <__lshift+0xa4>
 801828c:	f108 0602 	add.w	r6, r8, #2
 8018290:	3e01      	subs	r6, #1
 8018292:	4638      	mov	r0, r7
 8018294:	612e      	str	r6, [r5, #16]
 8018296:	4621      	mov	r1, r4
 8018298:	f7ff fdda 	bl	8017e50 <_Bfree>
 801829c:	4628      	mov	r0, r5
 801829e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80182a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80182a6:	3301      	adds	r3, #1
 80182a8:	e7c5      	b.n	8018236 <__lshift+0x4a>
 80182aa:	3904      	subs	r1, #4
 80182ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80182b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80182b4:	459c      	cmp	ip, r3
 80182b6:	d8f9      	bhi.n	80182ac <__lshift+0xc0>
 80182b8:	e7ea      	b.n	8018290 <__lshift+0xa4>
 80182ba:	bf00      	nop
 80182bc:	080330a9 	.word	0x080330a9
 80182c0:	080330ba 	.word	0x080330ba

080182c4 <__mcmp>:
 80182c4:	690a      	ldr	r2, [r1, #16]
 80182c6:	4603      	mov	r3, r0
 80182c8:	6900      	ldr	r0, [r0, #16]
 80182ca:	1a80      	subs	r0, r0, r2
 80182cc:	b530      	push	{r4, r5, lr}
 80182ce:	d10e      	bne.n	80182ee <__mcmp+0x2a>
 80182d0:	3314      	adds	r3, #20
 80182d2:	3114      	adds	r1, #20
 80182d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80182d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80182dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80182e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80182e4:	4295      	cmp	r5, r2
 80182e6:	d003      	beq.n	80182f0 <__mcmp+0x2c>
 80182e8:	d205      	bcs.n	80182f6 <__mcmp+0x32>
 80182ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80182ee:	bd30      	pop	{r4, r5, pc}
 80182f0:	42a3      	cmp	r3, r4
 80182f2:	d3f3      	bcc.n	80182dc <__mcmp+0x18>
 80182f4:	e7fb      	b.n	80182ee <__mcmp+0x2a>
 80182f6:	2001      	movs	r0, #1
 80182f8:	e7f9      	b.n	80182ee <__mcmp+0x2a>
	...

080182fc <__mdiff>:
 80182fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018300:	4689      	mov	r9, r1
 8018302:	4606      	mov	r6, r0
 8018304:	4611      	mov	r1, r2
 8018306:	4648      	mov	r0, r9
 8018308:	4614      	mov	r4, r2
 801830a:	f7ff ffdb 	bl	80182c4 <__mcmp>
 801830e:	1e05      	subs	r5, r0, #0
 8018310:	d112      	bne.n	8018338 <__mdiff+0x3c>
 8018312:	4629      	mov	r1, r5
 8018314:	4630      	mov	r0, r6
 8018316:	f7ff fd5b 	bl	8017dd0 <_Balloc>
 801831a:	4602      	mov	r2, r0
 801831c:	b928      	cbnz	r0, 801832a <__mdiff+0x2e>
 801831e:	4b3f      	ldr	r3, [pc, #252]	@ (801841c <__mdiff+0x120>)
 8018320:	f240 2137 	movw	r1, #567	@ 0x237
 8018324:	483e      	ldr	r0, [pc, #248]	@ (8018420 <__mdiff+0x124>)
 8018326:	f7fd ff35 	bl	8016194 <__assert_func>
 801832a:	2301      	movs	r3, #1
 801832c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8018330:	4610      	mov	r0, r2
 8018332:	b003      	add	sp, #12
 8018334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018338:	bfbc      	itt	lt
 801833a:	464b      	movlt	r3, r9
 801833c:	46a1      	movlt	r9, r4
 801833e:	4630      	mov	r0, r6
 8018340:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8018344:	bfba      	itte	lt
 8018346:	461c      	movlt	r4, r3
 8018348:	2501      	movlt	r5, #1
 801834a:	2500      	movge	r5, #0
 801834c:	f7ff fd40 	bl	8017dd0 <_Balloc>
 8018350:	4602      	mov	r2, r0
 8018352:	b918      	cbnz	r0, 801835c <__mdiff+0x60>
 8018354:	4b31      	ldr	r3, [pc, #196]	@ (801841c <__mdiff+0x120>)
 8018356:	f240 2145 	movw	r1, #581	@ 0x245
 801835a:	e7e3      	b.n	8018324 <__mdiff+0x28>
 801835c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8018360:	6926      	ldr	r6, [r4, #16]
 8018362:	60c5      	str	r5, [r0, #12]
 8018364:	f109 0310 	add.w	r3, r9, #16
 8018368:	f109 0514 	add.w	r5, r9, #20
 801836c:	f104 0e14 	add.w	lr, r4, #20
 8018370:	f100 0b14 	add.w	fp, r0, #20
 8018374:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8018378:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801837c:	9301      	str	r3, [sp, #4]
 801837e:	46d9      	mov	r9, fp
 8018380:	f04f 0c00 	mov.w	ip, #0
 8018384:	9b01      	ldr	r3, [sp, #4]
 8018386:	f85e 0b04 	ldr.w	r0, [lr], #4
 801838a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801838e:	9301      	str	r3, [sp, #4]
 8018390:	fa1f f38a 	uxth.w	r3, sl
 8018394:	4619      	mov	r1, r3
 8018396:	b283      	uxth	r3, r0
 8018398:	1acb      	subs	r3, r1, r3
 801839a:	0c00      	lsrs	r0, r0, #16
 801839c:	4463      	add	r3, ip
 801839e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80183a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80183a6:	b29b      	uxth	r3, r3
 80183a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80183ac:	4576      	cmp	r6, lr
 80183ae:	f849 3b04 	str.w	r3, [r9], #4
 80183b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80183b6:	d8e5      	bhi.n	8018384 <__mdiff+0x88>
 80183b8:	1b33      	subs	r3, r6, r4
 80183ba:	3b15      	subs	r3, #21
 80183bc:	f023 0303 	bic.w	r3, r3, #3
 80183c0:	3415      	adds	r4, #21
 80183c2:	3304      	adds	r3, #4
 80183c4:	42a6      	cmp	r6, r4
 80183c6:	bf38      	it	cc
 80183c8:	2304      	movcc	r3, #4
 80183ca:	441d      	add	r5, r3
 80183cc:	445b      	add	r3, fp
 80183ce:	461e      	mov	r6, r3
 80183d0:	462c      	mov	r4, r5
 80183d2:	4544      	cmp	r4, r8
 80183d4:	d30e      	bcc.n	80183f4 <__mdiff+0xf8>
 80183d6:	f108 0103 	add.w	r1, r8, #3
 80183da:	1b49      	subs	r1, r1, r5
 80183dc:	f021 0103 	bic.w	r1, r1, #3
 80183e0:	3d03      	subs	r5, #3
 80183e2:	45a8      	cmp	r8, r5
 80183e4:	bf38      	it	cc
 80183e6:	2100      	movcc	r1, #0
 80183e8:	440b      	add	r3, r1
 80183ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80183ee:	b191      	cbz	r1, 8018416 <__mdiff+0x11a>
 80183f0:	6117      	str	r7, [r2, #16]
 80183f2:	e79d      	b.n	8018330 <__mdiff+0x34>
 80183f4:	f854 1b04 	ldr.w	r1, [r4], #4
 80183f8:	46e6      	mov	lr, ip
 80183fa:	0c08      	lsrs	r0, r1, #16
 80183fc:	fa1c fc81 	uxtah	ip, ip, r1
 8018400:	4471      	add	r1, lr
 8018402:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8018406:	b289      	uxth	r1, r1
 8018408:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801840c:	f846 1b04 	str.w	r1, [r6], #4
 8018410:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8018414:	e7dd      	b.n	80183d2 <__mdiff+0xd6>
 8018416:	3f01      	subs	r7, #1
 8018418:	e7e7      	b.n	80183ea <__mdiff+0xee>
 801841a:	bf00      	nop
 801841c:	080330a9 	.word	0x080330a9
 8018420:	080330ba 	.word	0x080330ba

08018424 <__d2b>:
 8018424:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018428:	460f      	mov	r7, r1
 801842a:	2101      	movs	r1, #1
 801842c:	ec59 8b10 	vmov	r8, r9, d0
 8018430:	4616      	mov	r6, r2
 8018432:	f7ff fccd 	bl	8017dd0 <_Balloc>
 8018436:	4604      	mov	r4, r0
 8018438:	b930      	cbnz	r0, 8018448 <__d2b+0x24>
 801843a:	4602      	mov	r2, r0
 801843c:	4b23      	ldr	r3, [pc, #140]	@ (80184cc <__d2b+0xa8>)
 801843e:	4824      	ldr	r0, [pc, #144]	@ (80184d0 <__d2b+0xac>)
 8018440:	f240 310f 	movw	r1, #783	@ 0x30f
 8018444:	f7fd fea6 	bl	8016194 <__assert_func>
 8018448:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801844c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8018450:	b10d      	cbz	r5, 8018456 <__d2b+0x32>
 8018452:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8018456:	9301      	str	r3, [sp, #4]
 8018458:	f1b8 0300 	subs.w	r3, r8, #0
 801845c:	d023      	beq.n	80184a6 <__d2b+0x82>
 801845e:	4668      	mov	r0, sp
 8018460:	9300      	str	r3, [sp, #0]
 8018462:	f7ff fd7c 	bl	8017f5e <__lo0bits>
 8018466:	e9dd 1200 	ldrd	r1, r2, [sp]
 801846a:	b1d0      	cbz	r0, 80184a2 <__d2b+0x7e>
 801846c:	f1c0 0320 	rsb	r3, r0, #32
 8018470:	fa02 f303 	lsl.w	r3, r2, r3
 8018474:	430b      	orrs	r3, r1
 8018476:	40c2      	lsrs	r2, r0
 8018478:	6163      	str	r3, [r4, #20]
 801847a:	9201      	str	r2, [sp, #4]
 801847c:	9b01      	ldr	r3, [sp, #4]
 801847e:	61a3      	str	r3, [r4, #24]
 8018480:	2b00      	cmp	r3, #0
 8018482:	bf0c      	ite	eq
 8018484:	2201      	moveq	r2, #1
 8018486:	2202      	movne	r2, #2
 8018488:	6122      	str	r2, [r4, #16]
 801848a:	b1a5      	cbz	r5, 80184b6 <__d2b+0x92>
 801848c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8018490:	4405      	add	r5, r0
 8018492:	603d      	str	r5, [r7, #0]
 8018494:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8018498:	6030      	str	r0, [r6, #0]
 801849a:	4620      	mov	r0, r4
 801849c:	b003      	add	sp, #12
 801849e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80184a2:	6161      	str	r1, [r4, #20]
 80184a4:	e7ea      	b.n	801847c <__d2b+0x58>
 80184a6:	a801      	add	r0, sp, #4
 80184a8:	f7ff fd59 	bl	8017f5e <__lo0bits>
 80184ac:	9b01      	ldr	r3, [sp, #4]
 80184ae:	6163      	str	r3, [r4, #20]
 80184b0:	3020      	adds	r0, #32
 80184b2:	2201      	movs	r2, #1
 80184b4:	e7e8      	b.n	8018488 <__d2b+0x64>
 80184b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80184ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80184be:	6038      	str	r0, [r7, #0]
 80184c0:	6918      	ldr	r0, [r3, #16]
 80184c2:	f7ff fd2d 	bl	8017f20 <__hi0bits>
 80184c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80184ca:	e7e5      	b.n	8018498 <__d2b+0x74>
 80184cc:	080330a9 	.word	0x080330a9
 80184d0:	080330ba 	.word	0x080330ba

080184d4 <__sfputc_r>:
 80184d4:	6893      	ldr	r3, [r2, #8]
 80184d6:	3b01      	subs	r3, #1
 80184d8:	2b00      	cmp	r3, #0
 80184da:	b410      	push	{r4}
 80184dc:	6093      	str	r3, [r2, #8]
 80184de:	da08      	bge.n	80184f2 <__sfputc_r+0x1e>
 80184e0:	6994      	ldr	r4, [r2, #24]
 80184e2:	42a3      	cmp	r3, r4
 80184e4:	db01      	blt.n	80184ea <__sfputc_r+0x16>
 80184e6:	290a      	cmp	r1, #10
 80184e8:	d103      	bne.n	80184f2 <__sfputc_r+0x1e>
 80184ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80184ee:	f000 b9df 	b.w	80188b0 <__swbuf_r>
 80184f2:	6813      	ldr	r3, [r2, #0]
 80184f4:	1c58      	adds	r0, r3, #1
 80184f6:	6010      	str	r0, [r2, #0]
 80184f8:	7019      	strb	r1, [r3, #0]
 80184fa:	4608      	mov	r0, r1
 80184fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018500:	4770      	bx	lr

08018502 <__sfputs_r>:
 8018502:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018504:	4606      	mov	r6, r0
 8018506:	460f      	mov	r7, r1
 8018508:	4614      	mov	r4, r2
 801850a:	18d5      	adds	r5, r2, r3
 801850c:	42ac      	cmp	r4, r5
 801850e:	d101      	bne.n	8018514 <__sfputs_r+0x12>
 8018510:	2000      	movs	r0, #0
 8018512:	e007      	b.n	8018524 <__sfputs_r+0x22>
 8018514:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018518:	463a      	mov	r2, r7
 801851a:	4630      	mov	r0, r6
 801851c:	f7ff ffda 	bl	80184d4 <__sfputc_r>
 8018520:	1c43      	adds	r3, r0, #1
 8018522:	d1f3      	bne.n	801850c <__sfputs_r+0xa>
 8018524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018528 <_vfiprintf_r>:
 8018528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801852c:	460d      	mov	r5, r1
 801852e:	b09d      	sub	sp, #116	@ 0x74
 8018530:	4614      	mov	r4, r2
 8018532:	4698      	mov	r8, r3
 8018534:	4606      	mov	r6, r0
 8018536:	b118      	cbz	r0, 8018540 <_vfiprintf_r+0x18>
 8018538:	6a03      	ldr	r3, [r0, #32]
 801853a:	b90b      	cbnz	r3, 8018540 <_vfiprintf_r+0x18>
 801853c:	f7fe fb2c 	bl	8016b98 <__sinit>
 8018540:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018542:	07d9      	lsls	r1, r3, #31
 8018544:	d405      	bmi.n	8018552 <_vfiprintf_r+0x2a>
 8018546:	89ab      	ldrh	r3, [r5, #12]
 8018548:	059a      	lsls	r2, r3, #22
 801854a:	d402      	bmi.n	8018552 <_vfiprintf_r+0x2a>
 801854c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801854e:	f7fe fce0 	bl	8016f12 <__retarget_lock_acquire_recursive>
 8018552:	89ab      	ldrh	r3, [r5, #12]
 8018554:	071b      	lsls	r3, r3, #28
 8018556:	d501      	bpl.n	801855c <_vfiprintf_r+0x34>
 8018558:	692b      	ldr	r3, [r5, #16]
 801855a:	b99b      	cbnz	r3, 8018584 <_vfiprintf_r+0x5c>
 801855c:	4629      	mov	r1, r5
 801855e:	4630      	mov	r0, r6
 8018560:	f000 f9e4 	bl	801892c <__swsetup_r>
 8018564:	b170      	cbz	r0, 8018584 <_vfiprintf_r+0x5c>
 8018566:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018568:	07dc      	lsls	r4, r3, #31
 801856a:	d504      	bpl.n	8018576 <_vfiprintf_r+0x4e>
 801856c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018570:	b01d      	add	sp, #116	@ 0x74
 8018572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018576:	89ab      	ldrh	r3, [r5, #12]
 8018578:	0598      	lsls	r0, r3, #22
 801857a:	d4f7      	bmi.n	801856c <_vfiprintf_r+0x44>
 801857c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801857e:	f7fe fcc9 	bl	8016f14 <__retarget_lock_release_recursive>
 8018582:	e7f3      	b.n	801856c <_vfiprintf_r+0x44>
 8018584:	2300      	movs	r3, #0
 8018586:	9309      	str	r3, [sp, #36]	@ 0x24
 8018588:	2320      	movs	r3, #32
 801858a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801858e:	f8cd 800c 	str.w	r8, [sp, #12]
 8018592:	2330      	movs	r3, #48	@ 0x30
 8018594:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8018744 <_vfiprintf_r+0x21c>
 8018598:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801859c:	f04f 0901 	mov.w	r9, #1
 80185a0:	4623      	mov	r3, r4
 80185a2:	469a      	mov	sl, r3
 80185a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80185a8:	b10a      	cbz	r2, 80185ae <_vfiprintf_r+0x86>
 80185aa:	2a25      	cmp	r2, #37	@ 0x25
 80185ac:	d1f9      	bne.n	80185a2 <_vfiprintf_r+0x7a>
 80185ae:	ebba 0b04 	subs.w	fp, sl, r4
 80185b2:	d00b      	beq.n	80185cc <_vfiprintf_r+0xa4>
 80185b4:	465b      	mov	r3, fp
 80185b6:	4622      	mov	r2, r4
 80185b8:	4629      	mov	r1, r5
 80185ba:	4630      	mov	r0, r6
 80185bc:	f7ff ffa1 	bl	8018502 <__sfputs_r>
 80185c0:	3001      	adds	r0, #1
 80185c2:	f000 80a7 	beq.w	8018714 <_vfiprintf_r+0x1ec>
 80185c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80185c8:	445a      	add	r2, fp
 80185ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80185cc:	f89a 3000 	ldrb.w	r3, [sl]
 80185d0:	2b00      	cmp	r3, #0
 80185d2:	f000 809f 	beq.w	8018714 <_vfiprintf_r+0x1ec>
 80185d6:	2300      	movs	r3, #0
 80185d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80185dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80185e0:	f10a 0a01 	add.w	sl, sl, #1
 80185e4:	9304      	str	r3, [sp, #16]
 80185e6:	9307      	str	r3, [sp, #28]
 80185e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80185ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80185ee:	4654      	mov	r4, sl
 80185f0:	2205      	movs	r2, #5
 80185f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80185f6:	4853      	ldr	r0, [pc, #332]	@ (8018744 <_vfiprintf_r+0x21c>)
 80185f8:	f7e7 fe12 	bl	8000220 <memchr>
 80185fc:	9a04      	ldr	r2, [sp, #16]
 80185fe:	b9d8      	cbnz	r0, 8018638 <_vfiprintf_r+0x110>
 8018600:	06d1      	lsls	r1, r2, #27
 8018602:	bf44      	itt	mi
 8018604:	2320      	movmi	r3, #32
 8018606:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801860a:	0713      	lsls	r3, r2, #28
 801860c:	bf44      	itt	mi
 801860e:	232b      	movmi	r3, #43	@ 0x2b
 8018610:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018614:	f89a 3000 	ldrb.w	r3, [sl]
 8018618:	2b2a      	cmp	r3, #42	@ 0x2a
 801861a:	d015      	beq.n	8018648 <_vfiprintf_r+0x120>
 801861c:	9a07      	ldr	r2, [sp, #28]
 801861e:	4654      	mov	r4, sl
 8018620:	2000      	movs	r0, #0
 8018622:	f04f 0c0a 	mov.w	ip, #10
 8018626:	4621      	mov	r1, r4
 8018628:	f811 3b01 	ldrb.w	r3, [r1], #1
 801862c:	3b30      	subs	r3, #48	@ 0x30
 801862e:	2b09      	cmp	r3, #9
 8018630:	d94b      	bls.n	80186ca <_vfiprintf_r+0x1a2>
 8018632:	b1b0      	cbz	r0, 8018662 <_vfiprintf_r+0x13a>
 8018634:	9207      	str	r2, [sp, #28]
 8018636:	e014      	b.n	8018662 <_vfiprintf_r+0x13a>
 8018638:	eba0 0308 	sub.w	r3, r0, r8
 801863c:	fa09 f303 	lsl.w	r3, r9, r3
 8018640:	4313      	orrs	r3, r2
 8018642:	9304      	str	r3, [sp, #16]
 8018644:	46a2      	mov	sl, r4
 8018646:	e7d2      	b.n	80185ee <_vfiprintf_r+0xc6>
 8018648:	9b03      	ldr	r3, [sp, #12]
 801864a:	1d19      	adds	r1, r3, #4
 801864c:	681b      	ldr	r3, [r3, #0]
 801864e:	9103      	str	r1, [sp, #12]
 8018650:	2b00      	cmp	r3, #0
 8018652:	bfbb      	ittet	lt
 8018654:	425b      	neglt	r3, r3
 8018656:	f042 0202 	orrlt.w	r2, r2, #2
 801865a:	9307      	strge	r3, [sp, #28]
 801865c:	9307      	strlt	r3, [sp, #28]
 801865e:	bfb8      	it	lt
 8018660:	9204      	strlt	r2, [sp, #16]
 8018662:	7823      	ldrb	r3, [r4, #0]
 8018664:	2b2e      	cmp	r3, #46	@ 0x2e
 8018666:	d10a      	bne.n	801867e <_vfiprintf_r+0x156>
 8018668:	7863      	ldrb	r3, [r4, #1]
 801866a:	2b2a      	cmp	r3, #42	@ 0x2a
 801866c:	d132      	bne.n	80186d4 <_vfiprintf_r+0x1ac>
 801866e:	9b03      	ldr	r3, [sp, #12]
 8018670:	1d1a      	adds	r2, r3, #4
 8018672:	681b      	ldr	r3, [r3, #0]
 8018674:	9203      	str	r2, [sp, #12]
 8018676:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801867a:	3402      	adds	r4, #2
 801867c:	9305      	str	r3, [sp, #20]
 801867e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8018754 <_vfiprintf_r+0x22c>
 8018682:	7821      	ldrb	r1, [r4, #0]
 8018684:	2203      	movs	r2, #3
 8018686:	4650      	mov	r0, sl
 8018688:	f7e7 fdca 	bl	8000220 <memchr>
 801868c:	b138      	cbz	r0, 801869e <_vfiprintf_r+0x176>
 801868e:	9b04      	ldr	r3, [sp, #16]
 8018690:	eba0 000a 	sub.w	r0, r0, sl
 8018694:	2240      	movs	r2, #64	@ 0x40
 8018696:	4082      	lsls	r2, r0
 8018698:	4313      	orrs	r3, r2
 801869a:	3401      	adds	r4, #1
 801869c:	9304      	str	r3, [sp, #16]
 801869e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80186a2:	4829      	ldr	r0, [pc, #164]	@ (8018748 <_vfiprintf_r+0x220>)
 80186a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80186a8:	2206      	movs	r2, #6
 80186aa:	f7e7 fdb9 	bl	8000220 <memchr>
 80186ae:	2800      	cmp	r0, #0
 80186b0:	d03f      	beq.n	8018732 <_vfiprintf_r+0x20a>
 80186b2:	4b26      	ldr	r3, [pc, #152]	@ (801874c <_vfiprintf_r+0x224>)
 80186b4:	bb1b      	cbnz	r3, 80186fe <_vfiprintf_r+0x1d6>
 80186b6:	9b03      	ldr	r3, [sp, #12]
 80186b8:	3307      	adds	r3, #7
 80186ba:	f023 0307 	bic.w	r3, r3, #7
 80186be:	3308      	adds	r3, #8
 80186c0:	9303      	str	r3, [sp, #12]
 80186c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80186c4:	443b      	add	r3, r7
 80186c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80186c8:	e76a      	b.n	80185a0 <_vfiprintf_r+0x78>
 80186ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80186ce:	460c      	mov	r4, r1
 80186d0:	2001      	movs	r0, #1
 80186d2:	e7a8      	b.n	8018626 <_vfiprintf_r+0xfe>
 80186d4:	2300      	movs	r3, #0
 80186d6:	3401      	adds	r4, #1
 80186d8:	9305      	str	r3, [sp, #20]
 80186da:	4619      	mov	r1, r3
 80186dc:	f04f 0c0a 	mov.w	ip, #10
 80186e0:	4620      	mov	r0, r4
 80186e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80186e6:	3a30      	subs	r2, #48	@ 0x30
 80186e8:	2a09      	cmp	r2, #9
 80186ea:	d903      	bls.n	80186f4 <_vfiprintf_r+0x1cc>
 80186ec:	2b00      	cmp	r3, #0
 80186ee:	d0c6      	beq.n	801867e <_vfiprintf_r+0x156>
 80186f0:	9105      	str	r1, [sp, #20]
 80186f2:	e7c4      	b.n	801867e <_vfiprintf_r+0x156>
 80186f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80186f8:	4604      	mov	r4, r0
 80186fa:	2301      	movs	r3, #1
 80186fc:	e7f0      	b.n	80186e0 <_vfiprintf_r+0x1b8>
 80186fe:	ab03      	add	r3, sp, #12
 8018700:	9300      	str	r3, [sp, #0]
 8018702:	462a      	mov	r2, r5
 8018704:	4b12      	ldr	r3, [pc, #72]	@ (8018750 <_vfiprintf_r+0x228>)
 8018706:	a904      	add	r1, sp, #16
 8018708:	4630      	mov	r0, r6
 801870a:	f7fd fe01 	bl	8016310 <_printf_float>
 801870e:	4607      	mov	r7, r0
 8018710:	1c78      	adds	r0, r7, #1
 8018712:	d1d6      	bne.n	80186c2 <_vfiprintf_r+0x19a>
 8018714:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018716:	07d9      	lsls	r1, r3, #31
 8018718:	d405      	bmi.n	8018726 <_vfiprintf_r+0x1fe>
 801871a:	89ab      	ldrh	r3, [r5, #12]
 801871c:	059a      	lsls	r2, r3, #22
 801871e:	d402      	bmi.n	8018726 <_vfiprintf_r+0x1fe>
 8018720:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018722:	f7fe fbf7 	bl	8016f14 <__retarget_lock_release_recursive>
 8018726:	89ab      	ldrh	r3, [r5, #12]
 8018728:	065b      	lsls	r3, r3, #25
 801872a:	f53f af1f 	bmi.w	801856c <_vfiprintf_r+0x44>
 801872e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018730:	e71e      	b.n	8018570 <_vfiprintf_r+0x48>
 8018732:	ab03      	add	r3, sp, #12
 8018734:	9300      	str	r3, [sp, #0]
 8018736:	462a      	mov	r2, r5
 8018738:	4b05      	ldr	r3, [pc, #20]	@ (8018750 <_vfiprintf_r+0x228>)
 801873a:	a904      	add	r1, sp, #16
 801873c:	4630      	mov	r0, r6
 801873e:	f7fe f87f 	bl	8016840 <_printf_i>
 8018742:	e7e4      	b.n	801870e <_vfiprintf_r+0x1e6>
 8018744:	08033210 	.word	0x08033210
 8018748:	0803321a 	.word	0x0803321a
 801874c:	08016311 	.word	0x08016311
 8018750:	08018503 	.word	0x08018503
 8018754:	08033216 	.word	0x08033216

08018758 <__sflush_r>:
 8018758:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801875c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018760:	0716      	lsls	r6, r2, #28
 8018762:	4605      	mov	r5, r0
 8018764:	460c      	mov	r4, r1
 8018766:	d454      	bmi.n	8018812 <__sflush_r+0xba>
 8018768:	684b      	ldr	r3, [r1, #4]
 801876a:	2b00      	cmp	r3, #0
 801876c:	dc02      	bgt.n	8018774 <__sflush_r+0x1c>
 801876e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8018770:	2b00      	cmp	r3, #0
 8018772:	dd48      	ble.n	8018806 <__sflush_r+0xae>
 8018774:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8018776:	2e00      	cmp	r6, #0
 8018778:	d045      	beq.n	8018806 <__sflush_r+0xae>
 801877a:	2300      	movs	r3, #0
 801877c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8018780:	682f      	ldr	r7, [r5, #0]
 8018782:	6a21      	ldr	r1, [r4, #32]
 8018784:	602b      	str	r3, [r5, #0]
 8018786:	d030      	beq.n	80187ea <__sflush_r+0x92>
 8018788:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801878a:	89a3      	ldrh	r3, [r4, #12]
 801878c:	0759      	lsls	r1, r3, #29
 801878e:	d505      	bpl.n	801879c <__sflush_r+0x44>
 8018790:	6863      	ldr	r3, [r4, #4]
 8018792:	1ad2      	subs	r2, r2, r3
 8018794:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8018796:	b10b      	cbz	r3, 801879c <__sflush_r+0x44>
 8018798:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801879a:	1ad2      	subs	r2, r2, r3
 801879c:	2300      	movs	r3, #0
 801879e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80187a0:	6a21      	ldr	r1, [r4, #32]
 80187a2:	4628      	mov	r0, r5
 80187a4:	47b0      	blx	r6
 80187a6:	1c43      	adds	r3, r0, #1
 80187a8:	89a3      	ldrh	r3, [r4, #12]
 80187aa:	d106      	bne.n	80187ba <__sflush_r+0x62>
 80187ac:	6829      	ldr	r1, [r5, #0]
 80187ae:	291d      	cmp	r1, #29
 80187b0:	d82b      	bhi.n	801880a <__sflush_r+0xb2>
 80187b2:	4a2a      	ldr	r2, [pc, #168]	@ (801885c <__sflush_r+0x104>)
 80187b4:	410a      	asrs	r2, r1
 80187b6:	07d6      	lsls	r6, r2, #31
 80187b8:	d427      	bmi.n	801880a <__sflush_r+0xb2>
 80187ba:	2200      	movs	r2, #0
 80187bc:	6062      	str	r2, [r4, #4]
 80187be:	04d9      	lsls	r1, r3, #19
 80187c0:	6922      	ldr	r2, [r4, #16]
 80187c2:	6022      	str	r2, [r4, #0]
 80187c4:	d504      	bpl.n	80187d0 <__sflush_r+0x78>
 80187c6:	1c42      	adds	r2, r0, #1
 80187c8:	d101      	bne.n	80187ce <__sflush_r+0x76>
 80187ca:	682b      	ldr	r3, [r5, #0]
 80187cc:	b903      	cbnz	r3, 80187d0 <__sflush_r+0x78>
 80187ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80187d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80187d2:	602f      	str	r7, [r5, #0]
 80187d4:	b1b9      	cbz	r1, 8018806 <__sflush_r+0xae>
 80187d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80187da:	4299      	cmp	r1, r3
 80187dc:	d002      	beq.n	80187e4 <__sflush_r+0x8c>
 80187de:	4628      	mov	r0, r5
 80187e0:	f7ff f9f6 	bl	8017bd0 <_free_r>
 80187e4:	2300      	movs	r3, #0
 80187e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80187e8:	e00d      	b.n	8018806 <__sflush_r+0xae>
 80187ea:	2301      	movs	r3, #1
 80187ec:	4628      	mov	r0, r5
 80187ee:	47b0      	blx	r6
 80187f0:	4602      	mov	r2, r0
 80187f2:	1c50      	adds	r0, r2, #1
 80187f4:	d1c9      	bne.n	801878a <__sflush_r+0x32>
 80187f6:	682b      	ldr	r3, [r5, #0]
 80187f8:	2b00      	cmp	r3, #0
 80187fa:	d0c6      	beq.n	801878a <__sflush_r+0x32>
 80187fc:	2b1d      	cmp	r3, #29
 80187fe:	d001      	beq.n	8018804 <__sflush_r+0xac>
 8018800:	2b16      	cmp	r3, #22
 8018802:	d11e      	bne.n	8018842 <__sflush_r+0xea>
 8018804:	602f      	str	r7, [r5, #0]
 8018806:	2000      	movs	r0, #0
 8018808:	e022      	b.n	8018850 <__sflush_r+0xf8>
 801880a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801880e:	b21b      	sxth	r3, r3
 8018810:	e01b      	b.n	801884a <__sflush_r+0xf2>
 8018812:	690f      	ldr	r7, [r1, #16]
 8018814:	2f00      	cmp	r7, #0
 8018816:	d0f6      	beq.n	8018806 <__sflush_r+0xae>
 8018818:	0793      	lsls	r3, r2, #30
 801881a:	680e      	ldr	r6, [r1, #0]
 801881c:	bf08      	it	eq
 801881e:	694b      	ldreq	r3, [r1, #20]
 8018820:	600f      	str	r7, [r1, #0]
 8018822:	bf18      	it	ne
 8018824:	2300      	movne	r3, #0
 8018826:	eba6 0807 	sub.w	r8, r6, r7
 801882a:	608b      	str	r3, [r1, #8]
 801882c:	f1b8 0f00 	cmp.w	r8, #0
 8018830:	dde9      	ble.n	8018806 <__sflush_r+0xae>
 8018832:	6a21      	ldr	r1, [r4, #32]
 8018834:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8018836:	4643      	mov	r3, r8
 8018838:	463a      	mov	r2, r7
 801883a:	4628      	mov	r0, r5
 801883c:	47b0      	blx	r6
 801883e:	2800      	cmp	r0, #0
 8018840:	dc08      	bgt.n	8018854 <__sflush_r+0xfc>
 8018842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018846:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801884a:	81a3      	strh	r3, [r4, #12]
 801884c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018854:	4407      	add	r7, r0
 8018856:	eba8 0800 	sub.w	r8, r8, r0
 801885a:	e7e7      	b.n	801882c <__sflush_r+0xd4>
 801885c:	dfbffffe 	.word	0xdfbffffe

08018860 <_fflush_r>:
 8018860:	b538      	push	{r3, r4, r5, lr}
 8018862:	690b      	ldr	r3, [r1, #16]
 8018864:	4605      	mov	r5, r0
 8018866:	460c      	mov	r4, r1
 8018868:	b913      	cbnz	r3, 8018870 <_fflush_r+0x10>
 801886a:	2500      	movs	r5, #0
 801886c:	4628      	mov	r0, r5
 801886e:	bd38      	pop	{r3, r4, r5, pc}
 8018870:	b118      	cbz	r0, 801887a <_fflush_r+0x1a>
 8018872:	6a03      	ldr	r3, [r0, #32]
 8018874:	b90b      	cbnz	r3, 801887a <_fflush_r+0x1a>
 8018876:	f7fe f98f 	bl	8016b98 <__sinit>
 801887a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801887e:	2b00      	cmp	r3, #0
 8018880:	d0f3      	beq.n	801886a <_fflush_r+0xa>
 8018882:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8018884:	07d0      	lsls	r0, r2, #31
 8018886:	d404      	bmi.n	8018892 <_fflush_r+0x32>
 8018888:	0599      	lsls	r1, r3, #22
 801888a:	d402      	bmi.n	8018892 <_fflush_r+0x32>
 801888c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801888e:	f7fe fb40 	bl	8016f12 <__retarget_lock_acquire_recursive>
 8018892:	4628      	mov	r0, r5
 8018894:	4621      	mov	r1, r4
 8018896:	f7ff ff5f 	bl	8018758 <__sflush_r>
 801889a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801889c:	07da      	lsls	r2, r3, #31
 801889e:	4605      	mov	r5, r0
 80188a0:	d4e4      	bmi.n	801886c <_fflush_r+0xc>
 80188a2:	89a3      	ldrh	r3, [r4, #12]
 80188a4:	059b      	lsls	r3, r3, #22
 80188a6:	d4e1      	bmi.n	801886c <_fflush_r+0xc>
 80188a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80188aa:	f7fe fb33 	bl	8016f14 <__retarget_lock_release_recursive>
 80188ae:	e7dd      	b.n	801886c <_fflush_r+0xc>

080188b0 <__swbuf_r>:
 80188b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80188b2:	460e      	mov	r6, r1
 80188b4:	4614      	mov	r4, r2
 80188b6:	4605      	mov	r5, r0
 80188b8:	b118      	cbz	r0, 80188c2 <__swbuf_r+0x12>
 80188ba:	6a03      	ldr	r3, [r0, #32]
 80188bc:	b90b      	cbnz	r3, 80188c2 <__swbuf_r+0x12>
 80188be:	f7fe f96b 	bl	8016b98 <__sinit>
 80188c2:	69a3      	ldr	r3, [r4, #24]
 80188c4:	60a3      	str	r3, [r4, #8]
 80188c6:	89a3      	ldrh	r3, [r4, #12]
 80188c8:	071a      	lsls	r2, r3, #28
 80188ca:	d501      	bpl.n	80188d0 <__swbuf_r+0x20>
 80188cc:	6923      	ldr	r3, [r4, #16]
 80188ce:	b943      	cbnz	r3, 80188e2 <__swbuf_r+0x32>
 80188d0:	4621      	mov	r1, r4
 80188d2:	4628      	mov	r0, r5
 80188d4:	f000 f82a 	bl	801892c <__swsetup_r>
 80188d8:	b118      	cbz	r0, 80188e2 <__swbuf_r+0x32>
 80188da:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80188de:	4638      	mov	r0, r7
 80188e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80188e2:	6823      	ldr	r3, [r4, #0]
 80188e4:	6922      	ldr	r2, [r4, #16]
 80188e6:	1a98      	subs	r0, r3, r2
 80188e8:	6963      	ldr	r3, [r4, #20]
 80188ea:	b2f6      	uxtb	r6, r6
 80188ec:	4283      	cmp	r3, r0
 80188ee:	4637      	mov	r7, r6
 80188f0:	dc05      	bgt.n	80188fe <__swbuf_r+0x4e>
 80188f2:	4621      	mov	r1, r4
 80188f4:	4628      	mov	r0, r5
 80188f6:	f7ff ffb3 	bl	8018860 <_fflush_r>
 80188fa:	2800      	cmp	r0, #0
 80188fc:	d1ed      	bne.n	80188da <__swbuf_r+0x2a>
 80188fe:	68a3      	ldr	r3, [r4, #8]
 8018900:	3b01      	subs	r3, #1
 8018902:	60a3      	str	r3, [r4, #8]
 8018904:	6823      	ldr	r3, [r4, #0]
 8018906:	1c5a      	adds	r2, r3, #1
 8018908:	6022      	str	r2, [r4, #0]
 801890a:	701e      	strb	r6, [r3, #0]
 801890c:	6962      	ldr	r2, [r4, #20]
 801890e:	1c43      	adds	r3, r0, #1
 8018910:	429a      	cmp	r2, r3
 8018912:	d004      	beq.n	801891e <__swbuf_r+0x6e>
 8018914:	89a3      	ldrh	r3, [r4, #12]
 8018916:	07db      	lsls	r3, r3, #31
 8018918:	d5e1      	bpl.n	80188de <__swbuf_r+0x2e>
 801891a:	2e0a      	cmp	r6, #10
 801891c:	d1df      	bne.n	80188de <__swbuf_r+0x2e>
 801891e:	4621      	mov	r1, r4
 8018920:	4628      	mov	r0, r5
 8018922:	f7ff ff9d 	bl	8018860 <_fflush_r>
 8018926:	2800      	cmp	r0, #0
 8018928:	d0d9      	beq.n	80188de <__swbuf_r+0x2e>
 801892a:	e7d6      	b.n	80188da <__swbuf_r+0x2a>

0801892c <__swsetup_r>:
 801892c:	b538      	push	{r3, r4, r5, lr}
 801892e:	4b29      	ldr	r3, [pc, #164]	@ (80189d4 <__swsetup_r+0xa8>)
 8018930:	4605      	mov	r5, r0
 8018932:	6818      	ldr	r0, [r3, #0]
 8018934:	460c      	mov	r4, r1
 8018936:	b118      	cbz	r0, 8018940 <__swsetup_r+0x14>
 8018938:	6a03      	ldr	r3, [r0, #32]
 801893a:	b90b      	cbnz	r3, 8018940 <__swsetup_r+0x14>
 801893c:	f7fe f92c 	bl	8016b98 <__sinit>
 8018940:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018944:	0719      	lsls	r1, r3, #28
 8018946:	d422      	bmi.n	801898e <__swsetup_r+0x62>
 8018948:	06da      	lsls	r2, r3, #27
 801894a:	d407      	bmi.n	801895c <__swsetup_r+0x30>
 801894c:	2209      	movs	r2, #9
 801894e:	602a      	str	r2, [r5, #0]
 8018950:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018954:	81a3      	strh	r3, [r4, #12]
 8018956:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801895a:	e033      	b.n	80189c4 <__swsetup_r+0x98>
 801895c:	0758      	lsls	r0, r3, #29
 801895e:	d512      	bpl.n	8018986 <__swsetup_r+0x5a>
 8018960:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018962:	b141      	cbz	r1, 8018976 <__swsetup_r+0x4a>
 8018964:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018968:	4299      	cmp	r1, r3
 801896a:	d002      	beq.n	8018972 <__swsetup_r+0x46>
 801896c:	4628      	mov	r0, r5
 801896e:	f7ff f92f 	bl	8017bd0 <_free_r>
 8018972:	2300      	movs	r3, #0
 8018974:	6363      	str	r3, [r4, #52]	@ 0x34
 8018976:	89a3      	ldrh	r3, [r4, #12]
 8018978:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801897c:	81a3      	strh	r3, [r4, #12]
 801897e:	2300      	movs	r3, #0
 8018980:	6063      	str	r3, [r4, #4]
 8018982:	6923      	ldr	r3, [r4, #16]
 8018984:	6023      	str	r3, [r4, #0]
 8018986:	89a3      	ldrh	r3, [r4, #12]
 8018988:	f043 0308 	orr.w	r3, r3, #8
 801898c:	81a3      	strh	r3, [r4, #12]
 801898e:	6923      	ldr	r3, [r4, #16]
 8018990:	b94b      	cbnz	r3, 80189a6 <__swsetup_r+0x7a>
 8018992:	89a3      	ldrh	r3, [r4, #12]
 8018994:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8018998:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801899c:	d003      	beq.n	80189a6 <__swsetup_r+0x7a>
 801899e:	4621      	mov	r1, r4
 80189a0:	4628      	mov	r0, r5
 80189a2:	f000 f882 	bl	8018aaa <__smakebuf_r>
 80189a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80189aa:	f013 0201 	ands.w	r2, r3, #1
 80189ae:	d00a      	beq.n	80189c6 <__swsetup_r+0x9a>
 80189b0:	2200      	movs	r2, #0
 80189b2:	60a2      	str	r2, [r4, #8]
 80189b4:	6962      	ldr	r2, [r4, #20]
 80189b6:	4252      	negs	r2, r2
 80189b8:	61a2      	str	r2, [r4, #24]
 80189ba:	6922      	ldr	r2, [r4, #16]
 80189bc:	b942      	cbnz	r2, 80189d0 <__swsetup_r+0xa4>
 80189be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80189c2:	d1c5      	bne.n	8018950 <__swsetup_r+0x24>
 80189c4:	bd38      	pop	{r3, r4, r5, pc}
 80189c6:	0799      	lsls	r1, r3, #30
 80189c8:	bf58      	it	pl
 80189ca:	6962      	ldrpl	r2, [r4, #20]
 80189cc:	60a2      	str	r2, [r4, #8]
 80189ce:	e7f4      	b.n	80189ba <__swsetup_r+0x8e>
 80189d0:	2000      	movs	r0, #0
 80189d2:	e7f7      	b.n	80189c4 <__swsetup_r+0x98>
 80189d4:	200003b4 	.word	0x200003b4

080189d8 <_sbrk_r>:
 80189d8:	b538      	push	{r3, r4, r5, lr}
 80189da:	4d06      	ldr	r5, [pc, #24]	@ (80189f4 <_sbrk_r+0x1c>)
 80189dc:	2300      	movs	r3, #0
 80189de:	4604      	mov	r4, r0
 80189e0:	4608      	mov	r0, r1
 80189e2:	602b      	str	r3, [r5, #0]
 80189e4:	f7ed fd22 	bl	800642c <_sbrk>
 80189e8:	1c43      	adds	r3, r0, #1
 80189ea:	d102      	bne.n	80189f2 <_sbrk_r+0x1a>
 80189ec:	682b      	ldr	r3, [r5, #0]
 80189ee:	b103      	cbz	r3, 80189f2 <_sbrk_r+0x1a>
 80189f0:	6023      	str	r3, [r4, #0]
 80189f2:	bd38      	pop	{r3, r4, r5, pc}
 80189f4:	20009080 	.word	0x20009080

080189f8 <_calloc_r>:
 80189f8:	b570      	push	{r4, r5, r6, lr}
 80189fa:	fba1 5402 	umull	r5, r4, r1, r2
 80189fe:	b93c      	cbnz	r4, 8018a10 <_calloc_r+0x18>
 8018a00:	4629      	mov	r1, r5
 8018a02:	f7ff f959 	bl	8017cb8 <_malloc_r>
 8018a06:	4606      	mov	r6, r0
 8018a08:	b928      	cbnz	r0, 8018a16 <_calloc_r+0x1e>
 8018a0a:	2600      	movs	r6, #0
 8018a0c:	4630      	mov	r0, r6
 8018a0e:	bd70      	pop	{r4, r5, r6, pc}
 8018a10:	220c      	movs	r2, #12
 8018a12:	6002      	str	r2, [r0, #0]
 8018a14:	e7f9      	b.n	8018a0a <_calloc_r+0x12>
 8018a16:	462a      	mov	r2, r5
 8018a18:	4621      	mov	r1, r4
 8018a1a:	f7fe f962 	bl	8016ce2 <memset>
 8018a1e:	e7f5      	b.n	8018a0c <_calloc_r+0x14>

08018a20 <__ascii_mbtowc>:
 8018a20:	b082      	sub	sp, #8
 8018a22:	b901      	cbnz	r1, 8018a26 <__ascii_mbtowc+0x6>
 8018a24:	a901      	add	r1, sp, #4
 8018a26:	b142      	cbz	r2, 8018a3a <__ascii_mbtowc+0x1a>
 8018a28:	b14b      	cbz	r3, 8018a3e <__ascii_mbtowc+0x1e>
 8018a2a:	7813      	ldrb	r3, [r2, #0]
 8018a2c:	600b      	str	r3, [r1, #0]
 8018a2e:	7812      	ldrb	r2, [r2, #0]
 8018a30:	1e10      	subs	r0, r2, #0
 8018a32:	bf18      	it	ne
 8018a34:	2001      	movne	r0, #1
 8018a36:	b002      	add	sp, #8
 8018a38:	4770      	bx	lr
 8018a3a:	4610      	mov	r0, r2
 8018a3c:	e7fb      	b.n	8018a36 <__ascii_mbtowc+0x16>
 8018a3e:	f06f 0001 	mvn.w	r0, #1
 8018a42:	e7f8      	b.n	8018a36 <__ascii_mbtowc+0x16>

08018a44 <__ascii_wctomb>:
 8018a44:	4603      	mov	r3, r0
 8018a46:	4608      	mov	r0, r1
 8018a48:	b141      	cbz	r1, 8018a5c <__ascii_wctomb+0x18>
 8018a4a:	2aff      	cmp	r2, #255	@ 0xff
 8018a4c:	d904      	bls.n	8018a58 <__ascii_wctomb+0x14>
 8018a4e:	228a      	movs	r2, #138	@ 0x8a
 8018a50:	601a      	str	r2, [r3, #0]
 8018a52:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018a56:	4770      	bx	lr
 8018a58:	700a      	strb	r2, [r1, #0]
 8018a5a:	2001      	movs	r0, #1
 8018a5c:	4770      	bx	lr

08018a5e <__swhatbuf_r>:
 8018a5e:	b570      	push	{r4, r5, r6, lr}
 8018a60:	460c      	mov	r4, r1
 8018a62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018a66:	2900      	cmp	r1, #0
 8018a68:	b096      	sub	sp, #88	@ 0x58
 8018a6a:	4615      	mov	r5, r2
 8018a6c:	461e      	mov	r6, r3
 8018a6e:	da0d      	bge.n	8018a8c <__swhatbuf_r+0x2e>
 8018a70:	89a3      	ldrh	r3, [r4, #12]
 8018a72:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8018a76:	f04f 0100 	mov.w	r1, #0
 8018a7a:	bf14      	ite	ne
 8018a7c:	2340      	movne	r3, #64	@ 0x40
 8018a7e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8018a82:	2000      	movs	r0, #0
 8018a84:	6031      	str	r1, [r6, #0]
 8018a86:	602b      	str	r3, [r5, #0]
 8018a88:	b016      	add	sp, #88	@ 0x58
 8018a8a:	bd70      	pop	{r4, r5, r6, pc}
 8018a8c:	466a      	mov	r2, sp
 8018a8e:	f000 f849 	bl	8018b24 <_fstat_r>
 8018a92:	2800      	cmp	r0, #0
 8018a94:	dbec      	blt.n	8018a70 <__swhatbuf_r+0x12>
 8018a96:	9901      	ldr	r1, [sp, #4]
 8018a98:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8018a9c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8018aa0:	4259      	negs	r1, r3
 8018aa2:	4159      	adcs	r1, r3
 8018aa4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8018aa8:	e7eb      	b.n	8018a82 <__swhatbuf_r+0x24>

08018aaa <__smakebuf_r>:
 8018aaa:	898b      	ldrh	r3, [r1, #12]
 8018aac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018aae:	079d      	lsls	r5, r3, #30
 8018ab0:	4606      	mov	r6, r0
 8018ab2:	460c      	mov	r4, r1
 8018ab4:	d507      	bpl.n	8018ac6 <__smakebuf_r+0x1c>
 8018ab6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8018aba:	6023      	str	r3, [r4, #0]
 8018abc:	6123      	str	r3, [r4, #16]
 8018abe:	2301      	movs	r3, #1
 8018ac0:	6163      	str	r3, [r4, #20]
 8018ac2:	b003      	add	sp, #12
 8018ac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018ac6:	ab01      	add	r3, sp, #4
 8018ac8:	466a      	mov	r2, sp
 8018aca:	f7ff ffc8 	bl	8018a5e <__swhatbuf_r>
 8018ace:	9f00      	ldr	r7, [sp, #0]
 8018ad0:	4605      	mov	r5, r0
 8018ad2:	4639      	mov	r1, r7
 8018ad4:	4630      	mov	r0, r6
 8018ad6:	f7ff f8ef 	bl	8017cb8 <_malloc_r>
 8018ada:	b948      	cbnz	r0, 8018af0 <__smakebuf_r+0x46>
 8018adc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018ae0:	059a      	lsls	r2, r3, #22
 8018ae2:	d4ee      	bmi.n	8018ac2 <__smakebuf_r+0x18>
 8018ae4:	f023 0303 	bic.w	r3, r3, #3
 8018ae8:	f043 0302 	orr.w	r3, r3, #2
 8018aec:	81a3      	strh	r3, [r4, #12]
 8018aee:	e7e2      	b.n	8018ab6 <__smakebuf_r+0xc>
 8018af0:	89a3      	ldrh	r3, [r4, #12]
 8018af2:	6020      	str	r0, [r4, #0]
 8018af4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018af8:	81a3      	strh	r3, [r4, #12]
 8018afa:	9b01      	ldr	r3, [sp, #4]
 8018afc:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8018b00:	b15b      	cbz	r3, 8018b1a <__smakebuf_r+0x70>
 8018b02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018b06:	4630      	mov	r0, r6
 8018b08:	f000 f81e 	bl	8018b48 <_isatty_r>
 8018b0c:	b128      	cbz	r0, 8018b1a <__smakebuf_r+0x70>
 8018b0e:	89a3      	ldrh	r3, [r4, #12]
 8018b10:	f023 0303 	bic.w	r3, r3, #3
 8018b14:	f043 0301 	orr.w	r3, r3, #1
 8018b18:	81a3      	strh	r3, [r4, #12]
 8018b1a:	89a3      	ldrh	r3, [r4, #12]
 8018b1c:	431d      	orrs	r5, r3
 8018b1e:	81a5      	strh	r5, [r4, #12]
 8018b20:	e7cf      	b.n	8018ac2 <__smakebuf_r+0x18>
	...

08018b24 <_fstat_r>:
 8018b24:	b538      	push	{r3, r4, r5, lr}
 8018b26:	4d07      	ldr	r5, [pc, #28]	@ (8018b44 <_fstat_r+0x20>)
 8018b28:	2300      	movs	r3, #0
 8018b2a:	4604      	mov	r4, r0
 8018b2c:	4608      	mov	r0, r1
 8018b2e:	4611      	mov	r1, r2
 8018b30:	602b      	str	r3, [r5, #0]
 8018b32:	f7ed fc53 	bl	80063dc <_fstat>
 8018b36:	1c43      	adds	r3, r0, #1
 8018b38:	d102      	bne.n	8018b40 <_fstat_r+0x1c>
 8018b3a:	682b      	ldr	r3, [r5, #0]
 8018b3c:	b103      	cbz	r3, 8018b40 <_fstat_r+0x1c>
 8018b3e:	6023      	str	r3, [r4, #0]
 8018b40:	bd38      	pop	{r3, r4, r5, pc}
 8018b42:	bf00      	nop
 8018b44:	20009080 	.word	0x20009080

08018b48 <_isatty_r>:
 8018b48:	b538      	push	{r3, r4, r5, lr}
 8018b4a:	4d06      	ldr	r5, [pc, #24]	@ (8018b64 <_isatty_r+0x1c>)
 8018b4c:	2300      	movs	r3, #0
 8018b4e:	4604      	mov	r4, r0
 8018b50:	4608      	mov	r0, r1
 8018b52:	602b      	str	r3, [r5, #0]
 8018b54:	f7ed fc52 	bl	80063fc <_isatty>
 8018b58:	1c43      	adds	r3, r0, #1
 8018b5a:	d102      	bne.n	8018b62 <_isatty_r+0x1a>
 8018b5c:	682b      	ldr	r3, [r5, #0]
 8018b5e:	b103      	cbz	r3, 8018b62 <_isatty_r+0x1a>
 8018b60:	6023      	str	r3, [r4, #0]
 8018b62:	bd38      	pop	{r3, r4, r5, pc}
 8018b64:	20009080 	.word	0x20009080

08018b68 <_init>:
 8018b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b6a:	bf00      	nop
 8018b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018b6e:	bc08      	pop	{r3}
 8018b70:	469e      	mov	lr, r3
 8018b72:	4770      	bx	lr

08018b74 <_fini>:
 8018b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b76:	bf00      	nop
 8018b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018b7a:	bc08      	pop	{r3}
 8018b7c:	469e      	mov	lr, r3
 8018b7e:	4770      	bx	lr
