# do Exp2Circuit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/pedro/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/pedro/Downloads/Arquivos VHDL para a Experiencia 2-20230114/ram_16x4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:27:34 on Jan 15,2023
# vcom -reportprogress 300 -93 -work work /home/pedro/Downloads/Arquivos VHDL para a Experiencia 2-20230114/ram_16x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram_16x4
# -- Compiling architecture ram_mif of ram_16x4
# -- Compiling architecture ram_modelsim of ram_16x4
# -- Loading entity ram_16x4
# End time: 20:27:34 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/pedro/Downloads/Arquivos VHDL para a Experiencia 2-20230114/contador_163.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:27:34 on Jan 15,2023
# vcom -reportprogress 300 -93 -work work /home/pedro/Downloads/Arquivos VHDL para a Experiencia 2-20230114/contador_163.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador_163
# -- Compiling architecture comportamental of contador_163
# End time: 20:27:34 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/pedro/Downloads/Arquivos VHDL para a Experiencia 2-20230114/comparador_85.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:27:34 on Jan 15,2023
# vcom -reportprogress 300 -93 -work work /home/pedro/Downloads/Arquivos VHDL para a Experiencia 2-20230114/comparador_85.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparador_85
# -- Compiling architecture dataflow of comparador_85
# End time: 20:27:34 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/pedro/Downloads/Arquivos VHDL para a Experiencia 2-20230114/circuito_exp2_ativ2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:27:34 on Jan 15,2023
# vcom -reportprogress 300 -93 -work work /home/pedro/Downloads/Arquivos VHDL para a Experiencia 2-20230114/circuito_exp2_ativ2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_exp2_ativ2
# -- Compiling architecture estrutural of circuito_exp2_ativ2
# -- Loading package NUMERIC_STD
# -- Loading entity ram_16x4
# End time: 20:27:34 on Jan 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /ram_16x4/clk
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# ram_16x4
wave create -pattern none -portmode in -language vhdl -range 3 0 /ram_16x4/endereco
# ram_16x4
wave create -pattern none -portmode in -language vhdl -range 3 0 /ram_16x4/dado_entrada
# ram_16x4
wave create -pattern none -portmode in -language vhdl /ram_16x4/we
# ram_16x4
wave create -pattern none -portmode in -language vhdl /ram_16x4/ce
# ram_16x4
wave create -pattern none -portmode out -language vhdl -range 3 0 /ram_16x4/dado_saida
# ram_16x4
# couldn't load file "/home/pedro/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
