|Network
CLK => CLK.IN24
RST_N => RST_N.IN24
send_ports_0_putFlit_flit_in[0] => Router_0$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_0_putFlit_flit_in[1] => Router_0$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_0_putFlit_flit_in[2] => Router_0$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_0_putFlit_flit_in[3] => Router_0$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_0_putFlit_flit_in[4] => Router_0$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_0_putFlit_flit_in[5] => Router_0$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_0_putFlit_flit_in[6] => Router_0$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_0_putFlit_flit_in[7] => Router_0$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_0_putFlit_flit_in[8] => Router_0$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_0_putFlit_flit_in[9] => Router_0$in_ports_0_putRoutedFlit_flit_in[12].IN2
send_ports_0_putFlit_flit_in[10] => Router_0$in_ports_0_putRoutedFlit_flit_in[13].IN2
send_ports_0_putFlit_flit_in[11] => Router_0$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_0_putFlit_flit_in[12] => Router_0$in_ports_0_putRoutedFlit_flit_in[15].IN1
EN_send_ports_0_putFlit => Router_0$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_0_getCredits => Router_0$EN_in_ports_0_getCredits.IN1
send_ports_0_getCredits[0] <= RouterCore:Router_0.in_ports_0_getCredits
send_ports_0_getCredits[1] <= RouterCore:Router_0.in_ports_0_getCredits
send_ports_1_putFlit_flit_in[0] => Router_1$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_1_putFlit_flit_in[1] => Router_1$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_1_putFlit_flit_in[2] => Router_1$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_1_putFlit_flit_in[3] => Router_1$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_1_putFlit_flit_in[4] => Router_1$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_1_putFlit_flit_in[5] => Router_1$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_1_putFlit_flit_in[6] => Router_1$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_1_putFlit_flit_in[7] => Router_1$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_1_putFlit_flit_in[8] => Router_1$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_1_putFlit_flit_in[9] => Router_1$in_ports_0_putRoutedFlit_flit_in[12].IN2
send_ports_1_putFlit_flit_in[10] => Router_1$in_ports_0_putRoutedFlit_flit_in[13].IN2
send_ports_1_putFlit_flit_in[11] => Router_1$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_1_putFlit_flit_in[12] => Router_1$in_ports_0_putRoutedFlit_flit_in[15].IN1
EN_send_ports_1_putFlit => Router_1$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_1_getCredits => Router_1$EN_in_ports_0_getCredits.IN1
send_ports_1_getCredits[0] <= RouterCore:Router_1.in_ports_0_getCredits
send_ports_1_getCredits[1] <= RouterCore:Router_1.in_ports_0_getCredits
send_ports_2_putFlit_flit_in[0] => Router_2$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_2_putFlit_flit_in[1] => Router_2$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_2_putFlit_flit_in[2] => Router_2$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_2_putFlit_flit_in[3] => Router_2$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_2_putFlit_flit_in[4] => Router_2$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_2_putFlit_flit_in[5] => Router_2$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_2_putFlit_flit_in[6] => Router_2$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_2_putFlit_flit_in[7] => Router_2$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_2_putFlit_flit_in[8] => Router_2$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_2_putFlit_flit_in[9] => Router_2$in_ports_0_putRoutedFlit_flit_in[12].IN2
send_ports_2_putFlit_flit_in[10] => Router_2$in_ports_0_putRoutedFlit_flit_in[13].IN2
send_ports_2_putFlit_flit_in[11] => Router_2$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_2_putFlit_flit_in[12] => Router_2$in_ports_0_putRoutedFlit_flit_in[15].IN1
EN_send_ports_2_putFlit => Router_2$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_2_getCredits => Router_2$EN_in_ports_0_getCredits.IN1
send_ports_2_getCredits[0] <= RouterCore:Router_2.in_ports_0_getCredits
send_ports_2_getCredits[1] <= RouterCore:Router_2.in_ports_0_getCredits
send_ports_3_putFlit_flit_in[0] => Router_3$in_ports_0_putRoutedFlit_flit_in[3].IN1
send_ports_3_putFlit_flit_in[1] => Router_3$in_ports_0_putRoutedFlit_flit_in[4].IN1
send_ports_3_putFlit_flit_in[2] => Router_3$in_ports_0_putRoutedFlit_flit_in[5].IN1
send_ports_3_putFlit_flit_in[3] => Router_3$in_ports_0_putRoutedFlit_flit_in[6].IN1
send_ports_3_putFlit_flit_in[4] => Router_3$in_ports_0_putRoutedFlit_flit_in[7].IN1
send_ports_3_putFlit_flit_in[5] => Router_3$in_ports_0_putRoutedFlit_flit_in[8].IN1
send_ports_3_putFlit_flit_in[6] => Router_3$in_ports_0_putRoutedFlit_flit_in[9].IN1
send_ports_3_putFlit_flit_in[7] => Router_3$in_ports_0_putRoutedFlit_flit_in[10].IN1
send_ports_3_putFlit_flit_in[8] => Router_3$in_ports_0_putRoutedFlit_flit_in[11].IN1
send_ports_3_putFlit_flit_in[9] => Router_3$in_ports_0_putRoutedFlit_flit_in[12].IN2
send_ports_3_putFlit_flit_in[10] => Router_3$in_ports_0_putRoutedFlit_flit_in[13].IN2
send_ports_3_putFlit_flit_in[11] => Router_3$in_ports_0_putRoutedFlit_flit_in[14].IN1
send_ports_3_putFlit_flit_in[12] => Router_3$in_ports_0_putRoutedFlit_flit_in[15].IN1
EN_send_ports_3_putFlit => Router_3$EN_in_ports_0_putRoutedFlit.IN1
EN_send_ports_3_getCredits => Router_3$EN_in_ports_0_getCredits.IN1
send_ports_3_getCredits[0] <= RouterCore:Router_3.in_ports_0_getCredits
send_ports_3_getCredits[1] <= RouterCore:Router_3.in_ports_0_getCredits
EN_recv_ports_0_getFlit => Router_0$EN_out_ports_0_getFlit.IN1
recv_ports_0_getFlit[0] <= RouterCore:Router_0.out_ports_0_getFlit
recv_ports_0_getFlit[1] <= RouterCore:Router_0.out_ports_0_getFlit
recv_ports_0_getFlit[2] <= RouterCore:Router_0.out_ports_0_getFlit
recv_ports_0_getFlit[3] <= RouterCore:Router_0.out_ports_0_getFlit
recv_ports_0_getFlit[4] <= RouterCore:Router_0.out_ports_0_getFlit
recv_ports_0_getFlit[5] <= RouterCore:Router_0.out_ports_0_getFlit
recv_ports_0_getFlit[6] <= RouterCore:Router_0.out_ports_0_getFlit
recv_ports_0_getFlit[7] <= RouterCore:Router_0.out_ports_0_getFlit
recv_ports_0_getFlit[8] <= RouterCore:Router_0.out_ports_0_getFlit
recv_ports_0_getFlit[9] <= RouterCore:Router_0.out_ports_0_getFlit
recv_ports_0_getFlit[10] <= RouterCore:Router_0.out_ports_0_getFlit
recv_ports_0_getFlit[11] <= RouterCore:Router_0.out_ports_0_getFlit
recv_ports_0_getFlit[12] <= RouterCore:Router_0.out_ports_0_getFlit
recv_ports_0_putCredits_cr_in[0] => Router_0$out_ports_0_putCredits_cr_in[0].IN1
recv_ports_0_putCredits_cr_in[1] => Router_0$out_ports_0_putCredits_cr_in[1].IN1
EN_recv_ports_0_putCredits => Router_0$EN_out_ports_0_putCredits.IN1
EN_recv_ports_1_getFlit => Router_1$EN_out_ports_0_getFlit.IN1
recv_ports_1_getFlit[0] <= RouterCore:Router_1.out_ports_0_getFlit
recv_ports_1_getFlit[1] <= RouterCore:Router_1.out_ports_0_getFlit
recv_ports_1_getFlit[2] <= RouterCore:Router_1.out_ports_0_getFlit
recv_ports_1_getFlit[3] <= RouterCore:Router_1.out_ports_0_getFlit
recv_ports_1_getFlit[4] <= RouterCore:Router_1.out_ports_0_getFlit
recv_ports_1_getFlit[5] <= RouterCore:Router_1.out_ports_0_getFlit
recv_ports_1_getFlit[6] <= RouterCore:Router_1.out_ports_0_getFlit
recv_ports_1_getFlit[7] <= RouterCore:Router_1.out_ports_0_getFlit
recv_ports_1_getFlit[8] <= RouterCore:Router_1.out_ports_0_getFlit
recv_ports_1_getFlit[9] <= RouterCore:Router_1.out_ports_0_getFlit
recv_ports_1_getFlit[10] <= RouterCore:Router_1.out_ports_0_getFlit
recv_ports_1_getFlit[11] <= RouterCore:Router_1.out_ports_0_getFlit
recv_ports_1_getFlit[12] <= RouterCore:Router_1.out_ports_0_getFlit
recv_ports_1_putCredits_cr_in[0] => Router_1$out_ports_0_putCredits_cr_in[0].IN1
recv_ports_1_putCredits_cr_in[1] => Router_1$out_ports_0_putCredits_cr_in[1].IN1
EN_recv_ports_1_putCredits => Router_1$EN_out_ports_0_putCredits.IN1
EN_recv_ports_2_getFlit => Router_2$EN_out_ports_0_getFlit.IN1
recv_ports_2_getFlit[0] <= RouterCore:Router_2.out_ports_0_getFlit
recv_ports_2_getFlit[1] <= RouterCore:Router_2.out_ports_0_getFlit
recv_ports_2_getFlit[2] <= RouterCore:Router_2.out_ports_0_getFlit
recv_ports_2_getFlit[3] <= RouterCore:Router_2.out_ports_0_getFlit
recv_ports_2_getFlit[4] <= RouterCore:Router_2.out_ports_0_getFlit
recv_ports_2_getFlit[5] <= RouterCore:Router_2.out_ports_0_getFlit
recv_ports_2_getFlit[6] <= RouterCore:Router_2.out_ports_0_getFlit
recv_ports_2_getFlit[7] <= RouterCore:Router_2.out_ports_0_getFlit
recv_ports_2_getFlit[8] <= RouterCore:Router_2.out_ports_0_getFlit
recv_ports_2_getFlit[9] <= RouterCore:Router_2.out_ports_0_getFlit
recv_ports_2_getFlit[10] <= RouterCore:Router_2.out_ports_0_getFlit
recv_ports_2_getFlit[11] <= RouterCore:Router_2.out_ports_0_getFlit
recv_ports_2_getFlit[12] <= RouterCore:Router_2.out_ports_0_getFlit
recv_ports_2_putCredits_cr_in[0] => Router_2$out_ports_0_putCredits_cr_in[0].IN1
recv_ports_2_putCredits_cr_in[1] => Router_2$out_ports_0_putCredits_cr_in[1].IN1
EN_recv_ports_2_putCredits => Router_2$EN_out_ports_0_putCredits.IN1
EN_recv_ports_3_getFlit => Router_3$EN_out_ports_0_getFlit.IN1
recv_ports_3_getFlit[0] <= RouterCore:Router_3.out_ports_0_getFlit
recv_ports_3_getFlit[1] <= RouterCore:Router_3.out_ports_0_getFlit
recv_ports_3_getFlit[2] <= RouterCore:Router_3.out_ports_0_getFlit
recv_ports_3_getFlit[3] <= RouterCore:Router_3.out_ports_0_getFlit
recv_ports_3_getFlit[4] <= RouterCore:Router_3.out_ports_0_getFlit
recv_ports_3_getFlit[5] <= RouterCore:Router_3.out_ports_0_getFlit
recv_ports_3_getFlit[6] <= RouterCore:Router_3.out_ports_0_getFlit
recv_ports_3_getFlit[7] <= RouterCore:Router_3.out_ports_0_getFlit
recv_ports_3_getFlit[8] <= RouterCore:Router_3.out_ports_0_getFlit
recv_ports_3_getFlit[9] <= RouterCore:Router_3.out_ports_0_getFlit
recv_ports_3_getFlit[10] <= RouterCore:Router_3.out_ports_0_getFlit
recv_ports_3_getFlit[11] <= RouterCore:Router_3.out_ports_0_getFlit
recv_ports_3_getFlit[12] <= RouterCore:Router_3.out_ports_0_getFlit
recv_ports_3_putCredits_cr_in[0] => Router_3$out_ports_0_putCredits_cr_in[0].IN1
recv_ports_3_putCredits_cr_in[1] => Router_3$out_ports_0_putCredits_cr_in[1].IN1
EN_recv_ports_3_putCredits => Router_3$EN_out_ports_0_putCredits.IN1
recv_ports_info_0_getRecvPortID[0] <= <GND>
recv_ports_info_0_getRecvPortID[1] <= <GND>
recv_ports_info_1_getRecvPortID[0] <= <VCC>
recv_ports_info_1_getRecvPortID[1] <= <GND>
recv_ports_info_2_getRecvPortID[0] <= <GND>
recv_ports_info_2_getRecvPortID[1] <= <VCC>
recv_ports_info_3_getRecvPortID[0] <= <VCC>
recv_ports_info_3_getRecvPortID[1] <= <VCC>


|Network|File_load:RoutingTable_1_bank
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_1_bank_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_1_bank_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_1_bank_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_1_bank_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_2_bank
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_2_bank_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_2_bank_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_2_bank_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_2_bank_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_3_bank
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_3_bank_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_3_bank_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_3_bank_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_3_bank_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_0_bank
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_0_bank_1
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_0_bank_2
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_0_bank_3
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|File_load:RoutingTable_0_bank_4
CLK => arr.we_a.CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
RST_N => always0.IN0
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
WE => always0.IN1
ADDR_1[0] => arr.RADDR
ADDR_1[1] => arr.RADDR1
D_OUT_1[0] <= arr.DATAOUT
D_OUT_1[1] <= arr.DATAOUT1
D_OUT_1[2] <= arr.DATAOUT2


|Network|RouterCore:Router_0
CLK => CLK.IN11
RST_N => RST_N.IN11
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[15] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getCredits => ~NO_FANOUT~
in_ports_0_getCredits[0] <= <GND>
in_ports_0_getCredits[1] <= outport_encoder___d964[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[15] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getCredits => ~NO_FANOUT~
in_ports_1_getCredits[0] <= <GND>
in_ports_1_getCredits[1] <= outport_encoder___d963[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[15] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getCredits => ~NO_FANOUT~
in_ports_2_getCredits[0] <= <GND>
in_ports_2_getCredits[1] <= outport_encoder___d962[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[15] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getCredits => ~NO_FANOUT~
in_ports_3_getCredits[0] <= <GND>
in_ports_3_getCredits[1] <= outport_encoder___d961[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[15] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getCredits => ~NO_FANOUT~
in_ports_4_getCredits[0] <= <GND>
in_ports_4_getCredits[1] <= outport_encoder___d960[3].DB_MAX_OUTPUT_PORT_TYPE
EN_out_ports_0_getFlit => credits_clear$whas.IN1
out_ports_0_getFlit[0] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_0_putCredits_cr_in[1] => credits_set$whas.IN0
EN_out_ports_0_putCredits => credits_set$whas.IN1
EN_out_ports_1_getFlit => credits_clear_1$whas.IN1
out_ports_1_getFlit[0] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_1_putCredits_cr_in[1] => credits_set_1$whas.IN0
EN_out_ports_1_putCredits => credits_set_1$whas.IN1
EN_out_ports_2_getFlit => credits_clear_2$whas.IN1
out_ports_2_getFlit[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_2_putCredits_cr_in[1] => credits_set_2$whas.IN0
EN_out_ports_2_putCredits => credits_set_2$whas.IN1
EN_out_ports_3_getFlit => credits_clear_3$whas.IN1
out_ports_3_getFlit[0] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_3_putCredits_cr_in[1] => credits_set_3$whas.IN0
EN_out_ports_3_putCredits => credits_set_3$whas.IN1
EN_out_ports_4_getFlit => credits_clear_4$whas.IN1
out_ports_4_getFlit[0] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_4_putCredits_cr_in[1] => credits_set_4$whas.IN0
EN_out_ports_4_putCredits => credits_set_4$whas.IN1


|Network|RouterCore:Router_0|InputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_0|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_0|InputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_0|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_0|InputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_0|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_0|InputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_0|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_0|InputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_0|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_0|OutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_0|RouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_4_select_requests[4].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
allocate[0] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[1] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[2] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[3] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[4] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[5] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[6] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[7] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[8] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[9] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[10] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[11] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[12] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[13] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[14] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[15] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[16] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[17] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[18] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[19] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[20] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[21] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[22] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[23] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[24] <= OutputArbiter:outputArbs.output_arbs_4_select
EN_next => outputArbs$EN_output_arbs_4_next.IN10


|Network|RouterCore:Router_0|RouterAllocator:routerAlloc|InputArbiter:inputArbs
CLK => ~NO_FANOUT~
RST_N => ~NO_FANOUT~
input_arbs_0_select_requests[0] => input_arbs_0_select.IN1
input_arbs_0_select_requests[1] => input_arbs_0_select.IN1
input_arbs_0_select_requests[1] => input_arbs_0_select.IN1
input_arbs_0_select_requests[2] => input_arbs_0_select.IN1
input_arbs_0_select_requests[2] => input_arbs_0_select.IN1
input_arbs_0_select_requests[3] => input_arbs_0_select.IN0
input_arbs_0_select_requests[3] => input_arbs_0_select.IN0
input_arbs_0_select_requests[4] => input_arbs_0_select[4].DATAIN
input_arbs_0_select_requests[4] => input_arbs_0_select.IN1
input_arbs_0_select_requests[4] => input_arbs_0_select.IN1
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select_requests[4].DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ~NO_FANOUT~
input_arbs_1_select_requests[0] => input_arbs_1_select[0].DATAIN
input_arbs_1_select_requests[0] => input_arbs_1_select.IN0
input_arbs_1_select_requests[0] => input_arbs_1_select.IN0
input_arbs_1_select_requests[1] => input_arbs_1_select.IN1
input_arbs_1_select_requests[2] => input_arbs_1_select.IN1
input_arbs_1_select_requests[2] => input_arbs_1_select.IN1
input_arbs_1_select_requests[3] => input_arbs_1_select.IN1
input_arbs_1_select_requests[3] => input_arbs_1_select.IN1
input_arbs_1_select_requests[4] => input_arbs_1_select.IN1
input_arbs_1_select_requests[4] => input_arbs_1_select.IN1
input_arbs_1_select[0] <= input_arbs_1_select_requests[0].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ~NO_FANOUT~
input_arbs_2_select_requests[0] => input_arbs_2_select.IN0
input_arbs_2_select_requests[0] => input_arbs_2_select.IN0
input_arbs_2_select_requests[1] => input_arbs_2_select[1].DATAIN
input_arbs_2_select_requests[1] => input_arbs_2_select.IN1
input_arbs_2_select_requests[1] => input_arbs_2_select.IN1
input_arbs_2_select_requests[2] => input_arbs_2_select.IN1
input_arbs_2_select_requests[3] => input_arbs_2_select.IN1
input_arbs_2_select_requests[3] => input_arbs_2_select.IN1
input_arbs_2_select_requests[4] => input_arbs_2_select.IN1
input_arbs_2_select_requests[4] => input_arbs_2_select.IN1
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= input_arbs_2_select_requests[1].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ~NO_FANOUT~
input_arbs_3_select_requests[0] => input_arbs_3_select.IN1
input_arbs_3_select_requests[0] => input_arbs_3_select.IN1
input_arbs_3_select_requests[1] => input_arbs_3_select.IN0
input_arbs_3_select_requests[1] => input_arbs_3_select.IN0
input_arbs_3_select_requests[2] => input_arbs_3_select[2].DATAIN
input_arbs_3_select_requests[2] => input_arbs_3_select.IN1
input_arbs_3_select_requests[2] => input_arbs_3_select.IN1
input_arbs_3_select_requests[3] => input_arbs_3_select.IN1
input_arbs_3_select_requests[4] => input_arbs_3_select.IN1
input_arbs_3_select_requests[4] => input_arbs_3_select.IN1
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select_requests[2].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ~NO_FANOUT~
input_arbs_4_select_requests[0] => input_arbs_4_select.IN1
input_arbs_4_select_requests[0] => input_arbs_4_select.IN1
input_arbs_4_select_requests[1] => input_arbs_4_select.IN1
input_arbs_4_select_requests[1] => input_arbs_4_select.IN1
input_arbs_4_select_requests[2] => input_arbs_4_select.IN0
input_arbs_4_select_requests[2] => input_arbs_4_select.IN0
input_arbs_4_select_requests[3] => input_arbs_4_select[3].DATAIN
input_arbs_4_select_requests[3] => input_arbs_4_select.IN1
input_arbs_4_select_requests[3] => input_arbs_4_select.IN1
input_arbs_4_select_requests[4] => input_arbs_4_select.IN1
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= input_arbs_4_select_requests[3].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ~NO_FANOUT~


|Network|RouterCore:Router_0|RouterAllocator:routerAlloc|OutputArbiter:outputArbs
CLK => ~NO_FANOUT~
RST_N => ~NO_FANOUT~
output_arbs_0_select_requests[0] => output_arbs_0_select.IN1
output_arbs_0_select_requests[1] => output_arbs_0_select.IN1
output_arbs_0_select_requests[1] => output_arbs_0_select.IN1
output_arbs_0_select_requests[2] => output_arbs_0_select.IN1
output_arbs_0_select_requests[2] => output_arbs_0_select.IN1
output_arbs_0_select_requests[3] => output_arbs_0_select.IN0
output_arbs_0_select_requests[3] => output_arbs_0_select.IN0
output_arbs_0_select_requests[4] => output_arbs_0_select[4].DATAIN
output_arbs_0_select_requests[4] => output_arbs_0_select.IN1
output_arbs_0_select_requests[4] => output_arbs_0_select.IN1
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select_requests[4].DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => ~NO_FANOUT~
output_arbs_1_select_requests[0] => output_arbs_1_select[0].DATAIN
output_arbs_1_select_requests[0] => output_arbs_1_select.IN0
output_arbs_1_select_requests[0] => output_arbs_1_select.IN0
output_arbs_1_select_requests[1] => output_arbs_1_select.IN1
output_arbs_1_select_requests[2] => output_arbs_1_select.IN1
output_arbs_1_select_requests[2] => output_arbs_1_select.IN1
output_arbs_1_select_requests[3] => output_arbs_1_select.IN1
output_arbs_1_select_requests[3] => output_arbs_1_select.IN1
output_arbs_1_select_requests[4] => output_arbs_1_select.IN1
output_arbs_1_select_requests[4] => output_arbs_1_select.IN1
output_arbs_1_select[0] <= output_arbs_1_select_requests[0].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => ~NO_FANOUT~
output_arbs_2_select_requests[0] => output_arbs_2_select.IN0
output_arbs_2_select_requests[0] => output_arbs_2_select.IN0
output_arbs_2_select_requests[1] => output_arbs_2_select[1].DATAIN
output_arbs_2_select_requests[1] => output_arbs_2_select.IN1
output_arbs_2_select_requests[1] => output_arbs_2_select.IN1
output_arbs_2_select_requests[2] => output_arbs_2_select.IN1
output_arbs_2_select_requests[3] => output_arbs_2_select.IN1
output_arbs_2_select_requests[3] => output_arbs_2_select.IN1
output_arbs_2_select_requests[4] => output_arbs_2_select.IN1
output_arbs_2_select_requests[4] => output_arbs_2_select.IN1
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= output_arbs_2_select_requests[1].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => ~NO_FANOUT~
output_arbs_3_select_requests[0] => output_arbs_3_select.IN1
output_arbs_3_select_requests[0] => output_arbs_3_select.IN1
output_arbs_3_select_requests[1] => output_arbs_3_select.IN0
output_arbs_3_select_requests[1] => output_arbs_3_select.IN0
output_arbs_3_select_requests[2] => output_arbs_3_select[2].DATAIN
output_arbs_3_select_requests[2] => output_arbs_3_select.IN1
output_arbs_3_select_requests[2] => output_arbs_3_select.IN1
output_arbs_3_select_requests[3] => output_arbs_3_select.IN1
output_arbs_3_select_requests[4] => output_arbs_3_select.IN1
output_arbs_3_select_requests[4] => output_arbs_3_select.IN1
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select_requests[2].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => ~NO_FANOUT~
output_arbs_4_select_requests[0] => output_arbs_4_select.IN1
output_arbs_4_select_requests[0] => output_arbs_4_select.IN1
output_arbs_4_select_requests[1] => output_arbs_4_select.IN1
output_arbs_4_select_requests[1] => output_arbs_4_select.IN1
output_arbs_4_select_requests[2] => output_arbs_4_select.IN0
output_arbs_4_select_requests[2] => output_arbs_4_select.IN0
output_arbs_4_select_requests[3] => output_arbs_4_select[3].DATAIN
output_arbs_4_select_requests[3] => output_arbs_4_select.IN1
output_arbs_4_select_requests[3] => output_arbs_4_select.IN1
output_arbs_4_select_requests[4] => output_arbs_4_select.IN1
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= output_arbs_4_select_requests[3].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => ~NO_FANOUT~


|Network|RouterCore:Router_0|Outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_0|Outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_0|Outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_0|Outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_0|Outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_1
CLK => CLK.IN11
RST_N => RST_N.IN11
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[15] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getCredits => ~NO_FANOUT~
in_ports_0_getCredits[0] <= <GND>
in_ports_0_getCredits[1] <= outport_encoder___d964[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[15] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getCredits => ~NO_FANOUT~
in_ports_1_getCredits[0] <= <GND>
in_ports_1_getCredits[1] <= outport_encoder___d963[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[15] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getCredits => ~NO_FANOUT~
in_ports_2_getCredits[0] <= <GND>
in_ports_2_getCredits[1] <= outport_encoder___d962[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[15] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getCredits => ~NO_FANOUT~
in_ports_3_getCredits[0] <= <GND>
in_ports_3_getCredits[1] <= outport_encoder___d961[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[15] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getCredits => ~NO_FANOUT~
in_ports_4_getCredits[0] <= <GND>
in_ports_4_getCredits[1] <= outport_encoder___d960[3].DB_MAX_OUTPUT_PORT_TYPE
EN_out_ports_0_getFlit => credits_clear$whas.IN1
out_ports_0_getFlit[0] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_0_putCredits_cr_in[1] => credits_set$whas.IN0
EN_out_ports_0_putCredits => credits_set$whas.IN1
EN_out_ports_1_getFlit => credits_clear_1$whas.IN1
out_ports_1_getFlit[0] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_1_putCredits_cr_in[1] => credits_set_1$whas.IN0
EN_out_ports_1_putCredits => credits_set_1$whas.IN1
EN_out_ports_2_getFlit => credits_clear_2$whas.IN1
out_ports_2_getFlit[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_2_putCredits_cr_in[1] => credits_set_2$whas.IN0
EN_out_ports_2_putCredits => credits_set_2$whas.IN1
EN_out_ports_3_getFlit => credits_clear_3$whas.IN1
out_ports_3_getFlit[0] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_3_putCredits_cr_in[1] => credits_set_3$whas.IN0
EN_out_ports_3_putCredits => credits_set_3$whas.IN1
EN_out_ports_4_getFlit => credits_clear_4$whas.IN1
out_ports_4_getFlit[0] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_4_putCredits_cr_in[1] => credits_set_4$whas.IN0
EN_out_ports_4_putCredits => credits_set_4$whas.IN1


|Network|RouterCore:Router_1|InputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_1|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_1|InputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_1|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_1|InputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_1|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_1|InputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_1|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_1|InputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_1|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_1|OutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_1|RouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_4_select_requests[4].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
allocate[0] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[1] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[2] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[3] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[4] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[5] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[6] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[7] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[8] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[9] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[10] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[11] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[12] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[13] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[14] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[15] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[16] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[17] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[18] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[19] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[20] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[21] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[22] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[23] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[24] <= OutputArbiter:outputArbs.output_arbs_4_select
EN_next => outputArbs$EN_output_arbs_4_next.IN10


|Network|RouterCore:Router_1|RouterAllocator:routerAlloc|InputArbiter:inputArbs
CLK => ~NO_FANOUT~
RST_N => ~NO_FANOUT~
input_arbs_0_select_requests[0] => input_arbs_0_select.IN1
input_arbs_0_select_requests[1] => input_arbs_0_select.IN1
input_arbs_0_select_requests[1] => input_arbs_0_select.IN1
input_arbs_0_select_requests[2] => input_arbs_0_select.IN1
input_arbs_0_select_requests[2] => input_arbs_0_select.IN1
input_arbs_0_select_requests[3] => input_arbs_0_select.IN0
input_arbs_0_select_requests[3] => input_arbs_0_select.IN0
input_arbs_0_select_requests[4] => input_arbs_0_select[4].DATAIN
input_arbs_0_select_requests[4] => input_arbs_0_select.IN1
input_arbs_0_select_requests[4] => input_arbs_0_select.IN1
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select_requests[4].DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ~NO_FANOUT~
input_arbs_1_select_requests[0] => input_arbs_1_select[0].DATAIN
input_arbs_1_select_requests[0] => input_arbs_1_select.IN0
input_arbs_1_select_requests[0] => input_arbs_1_select.IN0
input_arbs_1_select_requests[1] => input_arbs_1_select.IN1
input_arbs_1_select_requests[2] => input_arbs_1_select.IN1
input_arbs_1_select_requests[2] => input_arbs_1_select.IN1
input_arbs_1_select_requests[3] => input_arbs_1_select.IN1
input_arbs_1_select_requests[3] => input_arbs_1_select.IN1
input_arbs_1_select_requests[4] => input_arbs_1_select.IN1
input_arbs_1_select_requests[4] => input_arbs_1_select.IN1
input_arbs_1_select[0] <= input_arbs_1_select_requests[0].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ~NO_FANOUT~
input_arbs_2_select_requests[0] => input_arbs_2_select.IN0
input_arbs_2_select_requests[0] => input_arbs_2_select.IN0
input_arbs_2_select_requests[1] => input_arbs_2_select[1].DATAIN
input_arbs_2_select_requests[1] => input_arbs_2_select.IN1
input_arbs_2_select_requests[1] => input_arbs_2_select.IN1
input_arbs_2_select_requests[2] => input_arbs_2_select.IN1
input_arbs_2_select_requests[3] => input_arbs_2_select.IN1
input_arbs_2_select_requests[3] => input_arbs_2_select.IN1
input_arbs_2_select_requests[4] => input_arbs_2_select.IN1
input_arbs_2_select_requests[4] => input_arbs_2_select.IN1
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= input_arbs_2_select_requests[1].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ~NO_FANOUT~
input_arbs_3_select_requests[0] => input_arbs_3_select.IN1
input_arbs_3_select_requests[0] => input_arbs_3_select.IN1
input_arbs_3_select_requests[1] => input_arbs_3_select.IN0
input_arbs_3_select_requests[1] => input_arbs_3_select.IN0
input_arbs_3_select_requests[2] => input_arbs_3_select[2].DATAIN
input_arbs_3_select_requests[2] => input_arbs_3_select.IN1
input_arbs_3_select_requests[2] => input_arbs_3_select.IN1
input_arbs_3_select_requests[3] => input_arbs_3_select.IN1
input_arbs_3_select_requests[4] => input_arbs_3_select.IN1
input_arbs_3_select_requests[4] => input_arbs_3_select.IN1
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select_requests[2].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ~NO_FANOUT~
input_arbs_4_select_requests[0] => input_arbs_4_select.IN1
input_arbs_4_select_requests[0] => input_arbs_4_select.IN1
input_arbs_4_select_requests[1] => input_arbs_4_select.IN1
input_arbs_4_select_requests[1] => input_arbs_4_select.IN1
input_arbs_4_select_requests[2] => input_arbs_4_select.IN0
input_arbs_4_select_requests[2] => input_arbs_4_select.IN0
input_arbs_4_select_requests[3] => input_arbs_4_select[3].DATAIN
input_arbs_4_select_requests[3] => input_arbs_4_select.IN1
input_arbs_4_select_requests[3] => input_arbs_4_select.IN1
input_arbs_4_select_requests[4] => input_arbs_4_select.IN1
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= input_arbs_4_select_requests[3].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ~NO_FANOUT~


|Network|RouterCore:Router_1|RouterAllocator:routerAlloc|OutputArbiter:outputArbs
CLK => ~NO_FANOUT~
RST_N => ~NO_FANOUT~
output_arbs_0_select_requests[0] => output_arbs_0_select.IN1
output_arbs_0_select_requests[1] => output_arbs_0_select.IN1
output_arbs_0_select_requests[1] => output_arbs_0_select.IN1
output_arbs_0_select_requests[2] => output_arbs_0_select.IN1
output_arbs_0_select_requests[2] => output_arbs_0_select.IN1
output_arbs_0_select_requests[3] => output_arbs_0_select.IN0
output_arbs_0_select_requests[3] => output_arbs_0_select.IN0
output_arbs_0_select_requests[4] => output_arbs_0_select[4].DATAIN
output_arbs_0_select_requests[4] => output_arbs_0_select.IN1
output_arbs_0_select_requests[4] => output_arbs_0_select.IN1
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select_requests[4].DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => ~NO_FANOUT~
output_arbs_1_select_requests[0] => output_arbs_1_select[0].DATAIN
output_arbs_1_select_requests[0] => output_arbs_1_select.IN0
output_arbs_1_select_requests[0] => output_arbs_1_select.IN0
output_arbs_1_select_requests[1] => output_arbs_1_select.IN1
output_arbs_1_select_requests[2] => output_arbs_1_select.IN1
output_arbs_1_select_requests[2] => output_arbs_1_select.IN1
output_arbs_1_select_requests[3] => output_arbs_1_select.IN1
output_arbs_1_select_requests[3] => output_arbs_1_select.IN1
output_arbs_1_select_requests[4] => output_arbs_1_select.IN1
output_arbs_1_select_requests[4] => output_arbs_1_select.IN1
output_arbs_1_select[0] <= output_arbs_1_select_requests[0].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => ~NO_FANOUT~
output_arbs_2_select_requests[0] => output_arbs_2_select.IN0
output_arbs_2_select_requests[0] => output_arbs_2_select.IN0
output_arbs_2_select_requests[1] => output_arbs_2_select[1].DATAIN
output_arbs_2_select_requests[1] => output_arbs_2_select.IN1
output_arbs_2_select_requests[1] => output_arbs_2_select.IN1
output_arbs_2_select_requests[2] => output_arbs_2_select.IN1
output_arbs_2_select_requests[3] => output_arbs_2_select.IN1
output_arbs_2_select_requests[3] => output_arbs_2_select.IN1
output_arbs_2_select_requests[4] => output_arbs_2_select.IN1
output_arbs_2_select_requests[4] => output_arbs_2_select.IN1
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= output_arbs_2_select_requests[1].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => ~NO_FANOUT~
output_arbs_3_select_requests[0] => output_arbs_3_select.IN1
output_arbs_3_select_requests[0] => output_arbs_3_select.IN1
output_arbs_3_select_requests[1] => output_arbs_3_select.IN0
output_arbs_3_select_requests[1] => output_arbs_3_select.IN0
output_arbs_3_select_requests[2] => output_arbs_3_select[2].DATAIN
output_arbs_3_select_requests[2] => output_arbs_3_select.IN1
output_arbs_3_select_requests[2] => output_arbs_3_select.IN1
output_arbs_3_select_requests[3] => output_arbs_3_select.IN1
output_arbs_3_select_requests[4] => output_arbs_3_select.IN1
output_arbs_3_select_requests[4] => output_arbs_3_select.IN1
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select_requests[2].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => ~NO_FANOUT~
output_arbs_4_select_requests[0] => output_arbs_4_select.IN1
output_arbs_4_select_requests[0] => output_arbs_4_select.IN1
output_arbs_4_select_requests[1] => output_arbs_4_select.IN1
output_arbs_4_select_requests[1] => output_arbs_4_select.IN1
output_arbs_4_select_requests[2] => output_arbs_4_select.IN0
output_arbs_4_select_requests[2] => output_arbs_4_select.IN0
output_arbs_4_select_requests[3] => output_arbs_4_select[3].DATAIN
output_arbs_4_select_requests[3] => output_arbs_4_select.IN1
output_arbs_4_select_requests[3] => output_arbs_4_select.IN1
output_arbs_4_select_requests[4] => output_arbs_4_select.IN1
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= output_arbs_4_select_requests[3].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => ~NO_FANOUT~


|Network|RouterCore:Router_1|Outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_1|Outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_1|Outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_1|Outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_1|Outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_2
CLK => CLK.IN11
RST_N => RST_N.IN11
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[15] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getCredits => ~NO_FANOUT~
in_ports_0_getCredits[0] <= <GND>
in_ports_0_getCredits[1] <= outport_encoder___d964[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[15] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getCredits => ~NO_FANOUT~
in_ports_1_getCredits[0] <= <GND>
in_ports_1_getCredits[1] <= outport_encoder___d963[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[15] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getCredits => ~NO_FANOUT~
in_ports_2_getCredits[0] <= <GND>
in_ports_2_getCredits[1] <= outport_encoder___d962[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[15] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getCredits => ~NO_FANOUT~
in_ports_3_getCredits[0] <= <GND>
in_ports_3_getCredits[1] <= outport_encoder___d961[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[15] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getCredits => ~NO_FANOUT~
in_ports_4_getCredits[0] <= <GND>
in_ports_4_getCredits[1] <= outport_encoder___d960[3].DB_MAX_OUTPUT_PORT_TYPE
EN_out_ports_0_getFlit => credits_clear$whas.IN1
out_ports_0_getFlit[0] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_0_putCredits_cr_in[1] => credits_set$whas.IN0
EN_out_ports_0_putCredits => credits_set$whas.IN1
EN_out_ports_1_getFlit => credits_clear_1$whas.IN1
out_ports_1_getFlit[0] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_1_putCredits_cr_in[1] => credits_set_1$whas.IN0
EN_out_ports_1_putCredits => credits_set_1$whas.IN1
EN_out_ports_2_getFlit => credits_clear_2$whas.IN1
out_ports_2_getFlit[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_2_putCredits_cr_in[1] => credits_set_2$whas.IN0
EN_out_ports_2_putCredits => credits_set_2$whas.IN1
EN_out_ports_3_getFlit => credits_clear_3$whas.IN1
out_ports_3_getFlit[0] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_3_putCredits_cr_in[1] => credits_set_3$whas.IN0
EN_out_ports_3_putCredits => credits_set_3$whas.IN1
EN_out_ports_4_getFlit => credits_clear_4$whas.IN1
out_ports_4_getFlit[0] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_4_putCredits_cr_in[1] => credits_set_4$whas.IN0
EN_out_ports_4_putCredits => credits_set_4$whas.IN1


|Network|RouterCore:Router_2|InputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_2|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_2|InputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_2|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_2|InputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_2|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_2|InputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_2|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_2|InputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_2|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_2|OutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_2|RouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_4_select_requests[4].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
allocate[0] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[1] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[2] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[3] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[4] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[5] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[6] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[7] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[8] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[9] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[10] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[11] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[12] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[13] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[14] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[15] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[16] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[17] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[18] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[19] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[20] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[21] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[22] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[23] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[24] <= OutputArbiter:outputArbs.output_arbs_4_select
EN_next => outputArbs$EN_output_arbs_4_next.IN10


|Network|RouterCore:Router_2|RouterAllocator:routerAlloc|InputArbiter:inputArbs
CLK => ~NO_FANOUT~
RST_N => ~NO_FANOUT~
input_arbs_0_select_requests[0] => input_arbs_0_select.IN1
input_arbs_0_select_requests[1] => input_arbs_0_select.IN1
input_arbs_0_select_requests[1] => input_arbs_0_select.IN1
input_arbs_0_select_requests[2] => input_arbs_0_select.IN1
input_arbs_0_select_requests[2] => input_arbs_0_select.IN1
input_arbs_0_select_requests[3] => input_arbs_0_select.IN0
input_arbs_0_select_requests[3] => input_arbs_0_select.IN0
input_arbs_0_select_requests[4] => input_arbs_0_select[4].DATAIN
input_arbs_0_select_requests[4] => input_arbs_0_select.IN1
input_arbs_0_select_requests[4] => input_arbs_0_select.IN1
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select_requests[4].DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ~NO_FANOUT~
input_arbs_1_select_requests[0] => input_arbs_1_select[0].DATAIN
input_arbs_1_select_requests[0] => input_arbs_1_select.IN0
input_arbs_1_select_requests[0] => input_arbs_1_select.IN0
input_arbs_1_select_requests[1] => input_arbs_1_select.IN1
input_arbs_1_select_requests[2] => input_arbs_1_select.IN1
input_arbs_1_select_requests[2] => input_arbs_1_select.IN1
input_arbs_1_select_requests[3] => input_arbs_1_select.IN1
input_arbs_1_select_requests[3] => input_arbs_1_select.IN1
input_arbs_1_select_requests[4] => input_arbs_1_select.IN1
input_arbs_1_select_requests[4] => input_arbs_1_select.IN1
input_arbs_1_select[0] <= input_arbs_1_select_requests[0].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ~NO_FANOUT~
input_arbs_2_select_requests[0] => input_arbs_2_select.IN0
input_arbs_2_select_requests[0] => input_arbs_2_select.IN0
input_arbs_2_select_requests[1] => input_arbs_2_select[1].DATAIN
input_arbs_2_select_requests[1] => input_arbs_2_select.IN1
input_arbs_2_select_requests[1] => input_arbs_2_select.IN1
input_arbs_2_select_requests[2] => input_arbs_2_select.IN1
input_arbs_2_select_requests[3] => input_arbs_2_select.IN1
input_arbs_2_select_requests[3] => input_arbs_2_select.IN1
input_arbs_2_select_requests[4] => input_arbs_2_select.IN1
input_arbs_2_select_requests[4] => input_arbs_2_select.IN1
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= input_arbs_2_select_requests[1].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ~NO_FANOUT~
input_arbs_3_select_requests[0] => input_arbs_3_select.IN1
input_arbs_3_select_requests[0] => input_arbs_3_select.IN1
input_arbs_3_select_requests[1] => input_arbs_3_select.IN0
input_arbs_3_select_requests[1] => input_arbs_3_select.IN0
input_arbs_3_select_requests[2] => input_arbs_3_select[2].DATAIN
input_arbs_3_select_requests[2] => input_arbs_3_select.IN1
input_arbs_3_select_requests[2] => input_arbs_3_select.IN1
input_arbs_3_select_requests[3] => input_arbs_3_select.IN1
input_arbs_3_select_requests[4] => input_arbs_3_select.IN1
input_arbs_3_select_requests[4] => input_arbs_3_select.IN1
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select_requests[2].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ~NO_FANOUT~
input_arbs_4_select_requests[0] => input_arbs_4_select.IN1
input_arbs_4_select_requests[0] => input_arbs_4_select.IN1
input_arbs_4_select_requests[1] => input_arbs_4_select.IN1
input_arbs_4_select_requests[1] => input_arbs_4_select.IN1
input_arbs_4_select_requests[2] => input_arbs_4_select.IN0
input_arbs_4_select_requests[2] => input_arbs_4_select.IN0
input_arbs_4_select_requests[3] => input_arbs_4_select[3].DATAIN
input_arbs_4_select_requests[3] => input_arbs_4_select.IN1
input_arbs_4_select_requests[3] => input_arbs_4_select.IN1
input_arbs_4_select_requests[4] => input_arbs_4_select.IN1
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= input_arbs_4_select_requests[3].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ~NO_FANOUT~


|Network|RouterCore:Router_2|RouterAllocator:routerAlloc|OutputArbiter:outputArbs
CLK => ~NO_FANOUT~
RST_N => ~NO_FANOUT~
output_arbs_0_select_requests[0] => output_arbs_0_select.IN1
output_arbs_0_select_requests[1] => output_arbs_0_select.IN1
output_arbs_0_select_requests[1] => output_arbs_0_select.IN1
output_arbs_0_select_requests[2] => output_arbs_0_select.IN1
output_arbs_0_select_requests[2] => output_arbs_0_select.IN1
output_arbs_0_select_requests[3] => output_arbs_0_select.IN0
output_arbs_0_select_requests[3] => output_arbs_0_select.IN0
output_arbs_0_select_requests[4] => output_arbs_0_select[4].DATAIN
output_arbs_0_select_requests[4] => output_arbs_0_select.IN1
output_arbs_0_select_requests[4] => output_arbs_0_select.IN1
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select_requests[4].DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => ~NO_FANOUT~
output_arbs_1_select_requests[0] => output_arbs_1_select[0].DATAIN
output_arbs_1_select_requests[0] => output_arbs_1_select.IN0
output_arbs_1_select_requests[0] => output_arbs_1_select.IN0
output_arbs_1_select_requests[1] => output_arbs_1_select.IN1
output_arbs_1_select_requests[2] => output_arbs_1_select.IN1
output_arbs_1_select_requests[2] => output_arbs_1_select.IN1
output_arbs_1_select_requests[3] => output_arbs_1_select.IN1
output_arbs_1_select_requests[3] => output_arbs_1_select.IN1
output_arbs_1_select_requests[4] => output_arbs_1_select.IN1
output_arbs_1_select_requests[4] => output_arbs_1_select.IN1
output_arbs_1_select[0] <= output_arbs_1_select_requests[0].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => ~NO_FANOUT~
output_arbs_2_select_requests[0] => output_arbs_2_select.IN0
output_arbs_2_select_requests[0] => output_arbs_2_select.IN0
output_arbs_2_select_requests[1] => output_arbs_2_select[1].DATAIN
output_arbs_2_select_requests[1] => output_arbs_2_select.IN1
output_arbs_2_select_requests[1] => output_arbs_2_select.IN1
output_arbs_2_select_requests[2] => output_arbs_2_select.IN1
output_arbs_2_select_requests[3] => output_arbs_2_select.IN1
output_arbs_2_select_requests[3] => output_arbs_2_select.IN1
output_arbs_2_select_requests[4] => output_arbs_2_select.IN1
output_arbs_2_select_requests[4] => output_arbs_2_select.IN1
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= output_arbs_2_select_requests[1].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => ~NO_FANOUT~
output_arbs_3_select_requests[0] => output_arbs_3_select.IN1
output_arbs_3_select_requests[0] => output_arbs_3_select.IN1
output_arbs_3_select_requests[1] => output_arbs_3_select.IN0
output_arbs_3_select_requests[1] => output_arbs_3_select.IN0
output_arbs_3_select_requests[2] => output_arbs_3_select[2].DATAIN
output_arbs_3_select_requests[2] => output_arbs_3_select.IN1
output_arbs_3_select_requests[2] => output_arbs_3_select.IN1
output_arbs_3_select_requests[3] => output_arbs_3_select.IN1
output_arbs_3_select_requests[4] => output_arbs_3_select.IN1
output_arbs_3_select_requests[4] => output_arbs_3_select.IN1
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select_requests[2].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => ~NO_FANOUT~
output_arbs_4_select_requests[0] => output_arbs_4_select.IN1
output_arbs_4_select_requests[0] => output_arbs_4_select.IN1
output_arbs_4_select_requests[1] => output_arbs_4_select.IN1
output_arbs_4_select_requests[1] => output_arbs_4_select.IN1
output_arbs_4_select_requests[2] => output_arbs_4_select.IN0
output_arbs_4_select_requests[2] => output_arbs_4_select.IN0
output_arbs_4_select_requests[3] => output_arbs_4_select[3].DATAIN
output_arbs_4_select_requests[3] => output_arbs_4_select.IN1
output_arbs_4_select_requests[3] => output_arbs_4_select.IN1
output_arbs_4_select_requests[4] => output_arbs_4_select.IN1
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= output_arbs_4_select_requests[3].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => ~NO_FANOUT~


|Network|RouterCore:Router_2|Outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_2|Outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_2|Outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_2|Outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_2|Outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_3
CLK => CLK.IN11
RST_N => RST_N.IN11
in_ports_0_putRoutedFlit_flit_in[0] => outPortFIFOs$enq_sendData[0].IN1
in_ports_0_putRoutedFlit_flit_in[1] => outPortFIFOs$enq_sendData[1].IN1
in_ports_0_putRoutedFlit_flit_in[2] => outPortFIFOs$enq_sendData[2].IN1
in_ports_0_putRoutedFlit_flit_in[3] => flitBuffers$enq_data_in[0].IN1
in_ports_0_putRoutedFlit_flit_in[4] => flitBuffers$enq_data_in[1].IN1
in_ports_0_putRoutedFlit_flit_in[5] => flitBuffers$enq_data_in[2].IN1
in_ports_0_putRoutedFlit_flit_in[6] => flitBuffers$enq_data_in[3].IN1
in_ports_0_putRoutedFlit_flit_in[7] => flitBuffers$enq_data_in[4].IN1
in_ports_0_putRoutedFlit_flit_in[8] => flitBuffers$enq_data_in[5].IN1
in_ports_0_putRoutedFlit_flit_in[9] => flitBuffers$enq_data_in[6].IN1
in_ports_0_putRoutedFlit_flit_in[10] => flitBuffers$enq_data_in[7].IN1
in_ports_0_putRoutedFlit_flit_in[11] => flitBuffers$enq_data_in[8].IN1
in_ports_0_putRoutedFlit_flit_in[12] => flitBuffers$enq_data_in[9].IN1
in_ports_0_putRoutedFlit_flit_in[13] => flitBuffers$enq_data_in[10].IN1
in_ports_0_putRoutedFlit_flit_in[14] => flitBuffers$enq_data_in[11].IN1
in_ports_0_putRoutedFlit_flit_in[15] => flitBuffers$EN_enq.IN0
in_ports_0_putRoutedFlit_flit_in[15] => outPortFIFOs$EN_enq.IN0
EN_in_ports_0_putRoutedFlit => flitBuffers$EN_enq.IN1
EN_in_ports_0_putRoutedFlit => outPortFIFOs$EN_enq.IN1
EN_in_ports_0_getCredits => ~NO_FANOUT~
in_ports_0_getCredits[0] <= <GND>
in_ports_0_getCredits[1] <= outport_encoder___d964[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_1_putRoutedFlit_flit_in[0] => outPortFIFOs_1$enq_sendData[0].IN1
in_ports_1_putRoutedFlit_flit_in[1] => outPortFIFOs_1$enq_sendData[1].IN1
in_ports_1_putRoutedFlit_flit_in[2] => outPortFIFOs_1$enq_sendData[2].IN1
in_ports_1_putRoutedFlit_flit_in[3] => flitBuffers_1$enq_data_in[0].IN1
in_ports_1_putRoutedFlit_flit_in[4] => flitBuffers_1$enq_data_in[1].IN1
in_ports_1_putRoutedFlit_flit_in[5] => flitBuffers_1$enq_data_in[2].IN1
in_ports_1_putRoutedFlit_flit_in[6] => flitBuffers_1$enq_data_in[3].IN1
in_ports_1_putRoutedFlit_flit_in[7] => flitBuffers_1$enq_data_in[4].IN1
in_ports_1_putRoutedFlit_flit_in[8] => flitBuffers_1$enq_data_in[5].IN1
in_ports_1_putRoutedFlit_flit_in[9] => flitBuffers_1$enq_data_in[6].IN1
in_ports_1_putRoutedFlit_flit_in[10] => flitBuffers_1$enq_data_in[7].IN1
in_ports_1_putRoutedFlit_flit_in[11] => flitBuffers_1$enq_data_in[8].IN1
in_ports_1_putRoutedFlit_flit_in[12] => flitBuffers_1$enq_data_in[9].IN1
in_ports_1_putRoutedFlit_flit_in[13] => flitBuffers_1$enq_data_in[10].IN1
in_ports_1_putRoutedFlit_flit_in[14] => flitBuffers_1$enq_data_in[11].IN1
in_ports_1_putRoutedFlit_flit_in[15] => flitBuffers_1$EN_enq.IN0
in_ports_1_putRoutedFlit_flit_in[15] => outPortFIFOs_1$EN_enq.IN0
EN_in_ports_1_putRoutedFlit => flitBuffers_1$EN_enq.IN1
EN_in_ports_1_putRoutedFlit => outPortFIFOs_1$EN_enq.IN1
EN_in_ports_1_getCredits => ~NO_FANOUT~
in_ports_1_getCredits[0] <= <GND>
in_ports_1_getCredits[1] <= outport_encoder___d963[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_2_putRoutedFlit_flit_in[0] => outPortFIFOs_2$enq_sendData[0].IN1
in_ports_2_putRoutedFlit_flit_in[1] => outPortFIFOs_2$enq_sendData[1].IN1
in_ports_2_putRoutedFlit_flit_in[2] => outPortFIFOs_2$enq_sendData[2].IN1
in_ports_2_putRoutedFlit_flit_in[3] => flitBuffers_2$enq_data_in[0].IN1
in_ports_2_putRoutedFlit_flit_in[4] => flitBuffers_2$enq_data_in[1].IN1
in_ports_2_putRoutedFlit_flit_in[5] => flitBuffers_2$enq_data_in[2].IN1
in_ports_2_putRoutedFlit_flit_in[6] => flitBuffers_2$enq_data_in[3].IN1
in_ports_2_putRoutedFlit_flit_in[7] => flitBuffers_2$enq_data_in[4].IN1
in_ports_2_putRoutedFlit_flit_in[8] => flitBuffers_2$enq_data_in[5].IN1
in_ports_2_putRoutedFlit_flit_in[9] => flitBuffers_2$enq_data_in[6].IN1
in_ports_2_putRoutedFlit_flit_in[10] => flitBuffers_2$enq_data_in[7].IN1
in_ports_2_putRoutedFlit_flit_in[11] => flitBuffers_2$enq_data_in[8].IN1
in_ports_2_putRoutedFlit_flit_in[12] => flitBuffers_2$enq_data_in[9].IN1
in_ports_2_putRoutedFlit_flit_in[13] => flitBuffers_2$enq_data_in[10].IN1
in_ports_2_putRoutedFlit_flit_in[14] => flitBuffers_2$enq_data_in[11].IN1
in_ports_2_putRoutedFlit_flit_in[15] => flitBuffers_2$EN_enq.IN0
in_ports_2_putRoutedFlit_flit_in[15] => outPortFIFOs_2$EN_enq.IN0
EN_in_ports_2_putRoutedFlit => flitBuffers_2$EN_enq.IN1
EN_in_ports_2_putRoutedFlit => outPortFIFOs_2$EN_enq.IN1
EN_in_ports_2_getCredits => ~NO_FANOUT~
in_ports_2_getCredits[0] <= <GND>
in_ports_2_getCredits[1] <= outport_encoder___d962[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_3_putRoutedFlit_flit_in[0] => outPortFIFOs_3$enq_sendData[0].IN1
in_ports_3_putRoutedFlit_flit_in[1] => outPortFIFOs_3$enq_sendData[1].IN1
in_ports_3_putRoutedFlit_flit_in[2] => outPortFIFOs_3$enq_sendData[2].IN1
in_ports_3_putRoutedFlit_flit_in[3] => flitBuffers_3$enq_data_in[0].IN1
in_ports_3_putRoutedFlit_flit_in[4] => flitBuffers_3$enq_data_in[1].IN1
in_ports_3_putRoutedFlit_flit_in[5] => flitBuffers_3$enq_data_in[2].IN1
in_ports_3_putRoutedFlit_flit_in[6] => flitBuffers_3$enq_data_in[3].IN1
in_ports_3_putRoutedFlit_flit_in[7] => flitBuffers_3$enq_data_in[4].IN1
in_ports_3_putRoutedFlit_flit_in[8] => flitBuffers_3$enq_data_in[5].IN1
in_ports_3_putRoutedFlit_flit_in[9] => flitBuffers_3$enq_data_in[6].IN1
in_ports_3_putRoutedFlit_flit_in[10] => flitBuffers_3$enq_data_in[7].IN1
in_ports_3_putRoutedFlit_flit_in[11] => flitBuffers_3$enq_data_in[8].IN1
in_ports_3_putRoutedFlit_flit_in[12] => flitBuffers_3$enq_data_in[9].IN1
in_ports_3_putRoutedFlit_flit_in[13] => flitBuffers_3$enq_data_in[10].IN1
in_ports_3_putRoutedFlit_flit_in[14] => flitBuffers_3$enq_data_in[11].IN1
in_ports_3_putRoutedFlit_flit_in[15] => flitBuffers_3$EN_enq.IN0
in_ports_3_putRoutedFlit_flit_in[15] => outPortFIFOs_3$EN_enq.IN0
EN_in_ports_3_putRoutedFlit => flitBuffers_3$EN_enq.IN1
EN_in_ports_3_putRoutedFlit => outPortFIFOs_3$EN_enq.IN1
EN_in_ports_3_getCredits => ~NO_FANOUT~
in_ports_3_getCredits[0] <= <GND>
in_ports_3_getCredits[1] <= outport_encoder___d961[3].DB_MAX_OUTPUT_PORT_TYPE
in_ports_4_putRoutedFlit_flit_in[0] => outPortFIFOs_4$enq_sendData[0].IN1
in_ports_4_putRoutedFlit_flit_in[1] => outPortFIFOs_4$enq_sendData[1].IN1
in_ports_4_putRoutedFlit_flit_in[2] => outPortFIFOs_4$enq_sendData[2].IN1
in_ports_4_putRoutedFlit_flit_in[3] => flitBuffers_4$enq_data_in[0].IN1
in_ports_4_putRoutedFlit_flit_in[4] => flitBuffers_4$enq_data_in[1].IN1
in_ports_4_putRoutedFlit_flit_in[5] => flitBuffers_4$enq_data_in[2].IN1
in_ports_4_putRoutedFlit_flit_in[6] => flitBuffers_4$enq_data_in[3].IN1
in_ports_4_putRoutedFlit_flit_in[7] => flitBuffers_4$enq_data_in[4].IN1
in_ports_4_putRoutedFlit_flit_in[8] => flitBuffers_4$enq_data_in[5].IN1
in_ports_4_putRoutedFlit_flit_in[9] => flitBuffers_4$enq_data_in[6].IN1
in_ports_4_putRoutedFlit_flit_in[10] => flitBuffers_4$enq_data_in[7].IN1
in_ports_4_putRoutedFlit_flit_in[11] => flitBuffers_4$enq_data_in[8].IN1
in_ports_4_putRoutedFlit_flit_in[12] => flitBuffers_4$enq_data_in[9].IN1
in_ports_4_putRoutedFlit_flit_in[13] => flitBuffers_4$enq_data_in[10].IN1
in_ports_4_putRoutedFlit_flit_in[14] => flitBuffers_4$enq_data_in[11].IN1
in_ports_4_putRoutedFlit_flit_in[15] => flitBuffers_4$EN_enq.IN0
in_ports_4_putRoutedFlit_flit_in[15] => outPortFIFOs_4$EN_enq.IN0
EN_in_ports_4_putRoutedFlit => flitBuffers_4$EN_enq.IN1
EN_in_ports_4_putRoutedFlit => outPortFIFOs_4$EN_enq.IN1
EN_in_ports_4_getCredits => ~NO_FANOUT~
in_ports_4_getCredits[0] <= <GND>
in_ports_4_getCredits[1] <= outport_encoder___d960[3].DB_MAX_OUTPUT_PORT_TYPE
EN_out_ports_0_getFlit => credits_clear$whas.IN1
out_ports_0_getFlit[0] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[1] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[2] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[3] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[4] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[5] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[6] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[7] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[8] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[9] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[10] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[11] <= IF_IF_outport_encoder_45_BIT_3_46_THEN_NOT_out_ETC___d976.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_getFlit[12] <= out_ports_0_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_0_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_0_putCredits_cr_in[1] => credits_set$whas.IN0
EN_out_ports_0_putCredits => credits_set$whas.IN1
EN_out_ports_1_getFlit => credits_clear_1$whas.IN1
out_ports_1_getFlit[0] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[1] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[2] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[3] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[4] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[5] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[6] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[7] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[8] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[9] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[10] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[11] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_getFlit[12] <= out_ports_1_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_1_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_1_putCredits_cr_in[1] => credits_set_1$whas.IN0
EN_out_ports_1_putCredits => credits_set_1$whas.IN1
EN_out_ports_2_getFlit => credits_clear_2$whas.IN1
out_ports_2_getFlit[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_getFlit[12] <= out_ports_2_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_2_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_2_putCredits_cr_in[1] => credits_set_2$whas.IN0
EN_out_ports_2_putCredits => credits_set_2$whas.IN1
EN_out_ports_3_getFlit => credits_clear_3$whas.IN1
out_ports_3_getFlit[0] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[1] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[2] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[3] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[4] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[5] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[6] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[7] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[8] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[9] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[10] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[11] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_getFlit[12] <= out_ports_3_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_3_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_3_putCredits_cr_in[1] => credits_set_3$whas.IN0
EN_out_ports_3_putCredits => credits_set_3$whas.IN1
EN_out_ports_4_getFlit => credits_clear_4$whas.IN1
out_ports_4_getFlit[0] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[1] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[2] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[3] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[4] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[5] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[6] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[7] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[8] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[9] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[10] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[11] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_getFlit[12] <= out_ports_4_getFlit.DB_MAX_OUTPUT_PORT_TYPE
out_ports_4_putCredits_cr_in[0] => ~NO_FANOUT~
out_ports_4_putCredits_cr_in[1] => credits_set_4$whas.IN0
EN_out_ports_4_putCredits => credits_set_4$whas.IN1


|Network|RouterCore:Router_3|InputQueue:flitBuffers
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_3|InputQueue:flitBuffers|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_3|InputQueue:flitBuffers_1
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_3|InputQueue:flitBuffers_1|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_3|InputQueue:flitBuffers_2
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_3|InputQueue:flitBuffers_2|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_3|InputQueue:flitBuffers_3
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_3|InputQueue:flitBuffers_3|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_3|InputQueue:flitBuffers_4
CLK => CLK.IN1
RST_N => RST_N.IN1
enq_data_in[0] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[0].IN1
enq_data_in[1] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[1].IN1
enq_data_in[2] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[2].IN1
enq_data_in[3] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[3].IN1
enq_data_in[4] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[4].IN1
enq_data_in[5] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[5].IN1
enq_data_in[6] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[6].IN1
enq_data_in[7] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[7].IN1
enq_data_in[8] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[8].IN1
enq_data_in[9] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[9].IN1
enq_data_in[10] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[10].IN1
enq_data_in[11] => inputQueue_ifc_mf_ifc_fifoMem$D_IN[11].IN1
EN_enq => inputQueue_ifc_mf_ifc_fifoMem$WE.IN1
EN_deq => inputQueue_ifc_mf_ifc_rdFIFO_whas_AND_inputQue_ETC___d28.IN0
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[2].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[1].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads$D_IN[0].OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_heads.OUTPUTSELECT
EN_deq => inputQueue_ifc_mf_ifc_not_empty$D_IN.IN0
deq[0] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[1] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[2] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[3] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[4] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[5] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[6] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[7] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[8] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[9] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[10] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
deq[11] <= Register:inputQueue_ifc_mf_ifc_fifoMem.D_OUT
notEmpty <= inputQueue_ifc_mf_ifc_not_empty.DB_MAX_OUTPUT_PORT_TYPE
notFull <= inputQueue_ifc_mf_ifc_not_full.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_3|InputQueue:flitBuffers_4|Register:inputQueue_ifc_mf_ifc_fifoMem
CLK => arr.we_a.CLK
CLK => arr.waddr_a[2].CLK
CLK => arr.waddr_a[1].CLK
CLK => arr.waddr_a[0].CLK
CLK => arr.data_a[11].CLK
CLK => arr.data_a[10].CLK
CLK => arr.data_a[9].CLK
CLK => arr.data_a[8].CLK
CLK => arr.data_a[7].CLK
CLK => arr.data_a[6].CLK
CLK => arr.data_a[5].CLK
CLK => arr.data_a[4].CLK
CLK => arr.data_a[3].CLK
CLK => arr.data_a[2].CLK
CLK => arr.data_a[1].CLK
CLK => arr.data_a[0].CLK
CLK => arr.CLK0
rst_n => ~NO_FANOUT~
ADDR_IN[0] => arr.waddr_a[0].DATAIN
ADDR_IN[0] => arr.WADDR
ADDR_IN[1] => arr.waddr_a[1].DATAIN
ADDR_IN[1] => arr.WADDR1
ADDR_IN[2] => arr.waddr_a[2].DATAIN
ADDR_IN[2] => arr.WADDR2
D_IN[0] => arr.data_a[0].DATAIN
D_IN[0] => arr.DATAIN
D_IN[1] => arr.data_a[1].DATAIN
D_IN[1] => arr.DATAIN1
D_IN[2] => arr.data_a[2].DATAIN
D_IN[2] => arr.DATAIN2
D_IN[3] => arr.data_a[3].DATAIN
D_IN[3] => arr.DATAIN3
D_IN[4] => arr.data_a[4].DATAIN
D_IN[4] => arr.DATAIN4
D_IN[5] => arr.data_a[5].DATAIN
D_IN[5] => arr.DATAIN5
D_IN[6] => arr.data_a[6].DATAIN
D_IN[6] => arr.DATAIN6
D_IN[7] => arr.data_a[7].DATAIN
D_IN[7] => arr.DATAIN7
D_IN[8] => arr.data_a[8].DATAIN
D_IN[8] => arr.DATAIN8
D_IN[9] => arr.data_a[9].DATAIN
D_IN[9] => arr.DATAIN9
D_IN[10] => arr.data_a[10].DATAIN
D_IN[10] => arr.DATAIN10
D_IN[11] => arr.data_a[11].DATAIN
D_IN[11] => arr.DATAIN11
WE => arr.we_a.DATAIN
WE => arr.WE
ADDR_OUT[0] => arr.RADDR
ADDR_OUT[1] => arr.RADDR1
ADDR_OUT[2] => arr.RADDR2
D_OUT[0] <= arr.DATAOUT
D_OUT[1] <= arr.DATAOUT1
D_OUT[2] <= arr.DATAOUT2
D_OUT[3] <= arr.DATAOUT3
D_OUT[4] <= arr.DATAOUT4
D_OUT[5] <= arr.DATAOUT5
D_OUT[6] <= arr.DATAOUT6
D_OUT[7] <= arr.DATAOUT7
D_OUT[8] <= arr.DATAOUT8
D_OUT[9] <= arr.DATAOUT9
D_OUT[10] <= arr.DATAOUT10
D_OUT[11] <= arr.DATAOUT11


|Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_1
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_2
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_3
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_3|OutPortFIFO:outPortFIFOs_4
CLK => outPortFIFO_ifc_fifo_tail[0].CLK
CLK => outPortFIFO_ifc_fifo_tail[1].CLK
CLK => outPortFIFO_ifc_fifo_tail[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[0].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[1].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[2].CLK
CLK => outPortFIFO_ifc_fifo_size_cnt[3].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_7[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_6[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_5[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_4[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_3[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_2[2].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[0].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[1].CLK
CLK => outPortFIFO_ifc_fifo_mem_1[2].CLK
CLK => outPortFIFO_ifc_fifo_mem[0].CLK
CLK => outPortFIFO_ifc_fifo_mem[1].CLK
CLK => outPortFIFO_ifc_fifo_mem[2].CLK
CLK => outPortFIFO_ifc_fifo_head[0].CLK
CLK => outPortFIFO_ifc_fifo_head[1].CLK
CLK => outPortFIFO_ifc_fifo_head[2].CLK
CLK => outPortFIFO_ifc_fifo_full.CLK
CLK => outPortFIFO_ifc_fifo_empty.CLK
RST_N => outPortFIFO_ifc_fifo_empty.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_full.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_head.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_1.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_2.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_3.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_4.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_5.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_6.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_mem_7.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_size_cnt.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
RST_N => outPortFIFO_ifc_fifo_tail.OUTPUTSELECT
enq_sendData[0] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[0] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[1] => outPortFIFO_ifc_fifo_mem_7.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_1.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_2.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_3.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_4.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_5.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_6.DATAB
enq_sendData[2] => outPortFIFO_ifc_fifo_mem_7.DATAB
EN_enq => outPortFIFO_ifc_fifo_mem$EN.IN0
EN_enq => outPortFIFO_ifc_fifo_tail$EN.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN0
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_enq_whas_THEN_outPor_ETC___d23.OUTPUTSELECT
EN_enq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.IN1
RDY_enq <= <VCC>
EN_deq => outPortFIFO_ifc_fifo_head$EN.IN0
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d48.IN1
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d40.OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[3].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[2].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[1].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_THEN_outPor_ETC___d47[0].OUTPUTSELECT
EN_deq => IF_outPortFIFO_ifc_fifo_w_deq_whas_AND_outPort_ETC___d115.IN1
RDY_deq <= <VCC>
first[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RDY_first <= <VCC>
notFull <= outPortFIFO_ifc_fifo_full.DB_MAX_OUTPUT_PORT_TYPE
RDY_notFull <= <VCC>
notEmpty <= outPortFIFO_ifc_fifo_empty.DB_MAX_OUTPUT_PORT_TYPE
RDY_notEmpty <= <VCC>
count[0] <= outPortFIFO_ifc_fifo_size_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= outPortFIFO_ifc_fifo_size_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= outPortFIFO_ifc_fifo_size_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= outPortFIFO_ifc_fifo_size_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
RDY_count <= <VCC>
EN_clear => outPortFIFO_ifc_fifo_empty$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_head$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[3].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_size_cnt$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[2].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[1].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$D_IN[0].OUTPUTSELECT
EN_clear => outPortFIFO_ifc_fifo_tail$EN.IN1
EN_clear => outPortFIFO_ifc_fifo_full$D_IN.IN1
EN_clear => outPortFIFO_ifc_fifo_mem$EN.IN1
RDY_clear <= <VCC>


|Network|RouterCore:Router_3|RouterAllocator:routerAlloc
pipeline => as_inputArbGrants_reg_0$EN.IN0
pipeline => as_inputArbGrants_reg_0_1$EN.IN0
pipeline => as_inputArbGrants_reg_0_2$EN.IN0
pipeline => as_inputArbGrants_reg_0_3$EN.IN0
pipeline => as_inputArbGrants_reg_0_4$EN.IN0
pipeline => as_inputArbGrants_reg_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_1$EN.IN0
pipeline => as_inputArbGrants_reg_1_2$EN.IN0
pipeline => as_inputArbGrants_reg_1_3$EN.IN0
pipeline => as_inputArbGrants_reg_1_4$EN.IN0
pipeline => as_inputArbGrants_reg_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_1$EN.IN0
pipeline => as_inputArbGrants_reg_2_2$EN.IN0
pipeline => as_inputArbGrants_reg_2_3$EN.IN0
pipeline => as_inputArbGrants_reg_2_4$EN.IN0
pipeline => as_inputArbGrants_reg_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_1$EN.IN0
pipeline => as_inputArbGrants_reg_3_2$EN.IN0
pipeline => as_inputArbGrants_reg_3_3$EN.IN0
pipeline => as_inputArbGrants_reg_3_4$EN.IN0
pipeline => as_inputArbGrants_reg_4$EN.IN0
pipeline => as_inputArbGrants_reg_4_1$EN.IN0
pipeline => as_inputArbGrants_reg_4_2$EN.IN0
pipeline => as_inputArbGrants_reg_4_3$EN.IN0
pipeline => as_inputArbGrants_reg_4_4$EN.IN0
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_0_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_1_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_2_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_3_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
pipeline => outputArbs$output_arbs_4_select_requests.OUTPUTSELECT
CLK => CLK.IN2
RST_N => RST_N.IN2
allocate_alloc_input[0] => inputArbs$input_arbs_0_select_requests[0].IN1
allocate_alloc_input[1] => inputArbs$input_arbs_0_select_requests[1].IN1
allocate_alloc_input[2] => inputArbs$input_arbs_0_select_requests[2].IN1
allocate_alloc_input[3] => inputArbs$input_arbs_0_select_requests[3].IN1
allocate_alloc_input[4] => inputArbs$input_arbs_0_select_requests[4].IN1
allocate_alloc_input[5] => inputArbs$input_arbs_1_select_requests[0].IN1
allocate_alloc_input[6] => inputArbs$input_arbs_1_select_requests[1].IN1
allocate_alloc_input[7] => inputArbs$input_arbs_1_select_requests[2].IN1
allocate_alloc_input[8] => inputArbs$input_arbs_1_select_requests[3].IN1
allocate_alloc_input[9] => inputArbs$input_arbs_1_select_requests[4].IN1
allocate_alloc_input[10] => inputArbs$input_arbs_2_select_requests[0].IN1
allocate_alloc_input[11] => inputArbs$input_arbs_2_select_requests[1].IN1
allocate_alloc_input[12] => inputArbs$input_arbs_2_select_requests[2].IN1
allocate_alloc_input[13] => inputArbs$input_arbs_2_select_requests[3].IN1
allocate_alloc_input[14] => inputArbs$input_arbs_2_select_requests[4].IN1
allocate_alloc_input[15] => inputArbs$input_arbs_3_select_requests[0].IN1
allocate_alloc_input[16] => inputArbs$input_arbs_3_select_requests[1].IN1
allocate_alloc_input[17] => inputArbs$input_arbs_3_select_requests[2].IN1
allocate_alloc_input[18] => inputArbs$input_arbs_3_select_requests[3].IN1
allocate_alloc_input[19] => inputArbs$input_arbs_3_select_requests[4].IN1
allocate_alloc_input[20] => inputArbs$input_arbs_4_select_requests[0].IN1
allocate_alloc_input[21] => inputArbs$input_arbs_4_select_requests[1].IN1
allocate_alloc_input[22] => inputArbs$input_arbs_4_select_requests[2].IN1
allocate_alloc_input[23] => inputArbs$input_arbs_4_select_requests[3].IN1
allocate_alloc_input[24] => inputArbs$input_arbs_4_select_requests[4].IN1
EN_allocate => as_inputArbGrants_reg_0$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_0_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_1_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_2_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_3_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_1$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_2$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_3$EN.IN1
EN_allocate => as_inputArbGrants_reg_4_4$EN.IN1
allocate[0] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[1] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[2] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[3] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[4] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[5] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[6] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[7] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[8] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[9] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[10] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[11] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[12] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[13] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[14] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[15] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[16] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[17] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[18] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[19] <= OutputArbiter:outputArbs.output_arbs_4_select
allocate[20] <= OutputArbiter:outputArbs.output_arbs_0_select
allocate[21] <= OutputArbiter:outputArbs.output_arbs_1_select
allocate[22] <= OutputArbiter:outputArbs.output_arbs_2_select
allocate[23] <= OutputArbiter:outputArbs.output_arbs_3_select
allocate[24] <= OutputArbiter:outputArbs.output_arbs_4_select
EN_next => outputArbs$EN_output_arbs_4_next.IN10


|Network|RouterCore:Router_3|RouterAllocator:routerAlloc|InputArbiter:inputArbs
CLK => ~NO_FANOUT~
RST_N => ~NO_FANOUT~
input_arbs_0_select_requests[0] => input_arbs_0_select.IN1
input_arbs_0_select_requests[1] => input_arbs_0_select.IN1
input_arbs_0_select_requests[1] => input_arbs_0_select.IN1
input_arbs_0_select_requests[2] => input_arbs_0_select.IN1
input_arbs_0_select_requests[2] => input_arbs_0_select.IN1
input_arbs_0_select_requests[3] => input_arbs_0_select.IN0
input_arbs_0_select_requests[3] => input_arbs_0_select.IN0
input_arbs_0_select_requests[4] => input_arbs_0_select[4].DATAIN
input_arbs_0_select_requests[4] => input_arbs_0_select.IN1
input_arbs_0_select_requests[4] => input_arbs_0_select.IN1
input_arbs_0_select[0] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[1] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[2] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[3] <= input_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_0_select[4] <= input_arbs_0_select_requests[4].DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_0_next => ~NO_FANOUT~
input_arbs_1_select_requests[0] => input_arbs_1_select[0].DATAIN
input_arbs_1_select_requests[0] => input_arbs_1_select.IN0
input_arbs_1_select_requests[0] => input_arbs_1_select.IN0
input_arbs_1_select_requests[1] => input_arbs_1_select.IN1
input_arbs_1_select_requests[2] => input_arbs_1_select.IN1
input_arbs_1_select_requests[2] => input_arbs_1_select.IN1
input_arbs_1_select_requests[3] => input_arbs_1_select.IN1
input_arbs_1_select_requests[3] => input_arbs_1_select.IN1
input_arbs_1_select_requests[4] => input_arbs_1_select.IN1
input_arbs_1_select_requests[4] => input_arbs_1_select.IN1
input_arbs_1_select[0] <= input_arbs_1_select_requests[0].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[1] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[2] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[3] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_1_select[4] <= input_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_1_next => ~NO_FANOUT~
input_arbs_2_select_requests[0] => input_arbs_2_select.IN0
input_arbs_2_select_requests[0] => input_arbs_2_select.IN0
input_arbs_2_select_requests[1] => input_arbs_2_select[1].DATAIN
input_arbs_2_select_requests[1] => input_arbs_2_select.IN1
input_arbs_2_select_requests[1] => input_arbs_2_select.IN1
input_arbs_2_select_requests[2] => input_arbs_2_select.IN1
input_arbs_2_select_requests[3] => input_arbs_2_select.IN1
input_arbs_2_select_requests[3] => input_arbs_2_select.IN1
input_arbs_2_select_requests[4] => input_arbs_2_select.IN1
input_arbs_2_select_requests[4] => input_arbs_2_select.IN1
input_arbs_2_select[0] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[1] <= input_arbs_2_select_requests[1].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[2] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[3] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_2_select[4] <= input_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_2_next => ~NO_FANOUT~
input_arbs_3_select_requests[0] => input_arbs_3_select.IN1
input_arbs_3_select_requests[0] => input_arbs_3_select.IN1
input_arbs_3_select_requests[1] => input_arbs_3_select.IN0
input_arbs_3_select_requests[1] => input_arbs_3_select.IN0
input_arbs_3_select_requests[2] => input_arbs_3_select[2].DATAIN
input_arbs_3_select_requests[2] => input_arbs_3_select.IN1
input_arbs_3_select_requests[2] => input_arbs_3_select.IN1
input_arbs_3_select_requests[3] => input_arbs_3_select.IN1
input_arbs_3_select_requests[4] => input_arbs_3_select.IN1
input_arbs_3_select_requests[4] => input_arbs_3_select.IN1
input_arbs_3_select[0] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[1] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[2] <= input_arbs_3_select_requests[2].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[3] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_3_select[4] <= input_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_3_next => ~NO_FANOUT~
input_arbs_4_select_requests[0] => input_arbs_4_select.IN1
input_arbs_4_select_requests[0] => input_arbs_4_select.IN1
input_arbs_4_select_requests[1] => input_arbs_4_select.IN1
input_arbs_4_select_requests[1] => input_arbs_4_select.IN1
input_arbs_4_select_requests[2] => input_arbs_4_select.IN0
input_arbs_4_select_requests[2] => input_arbs_4_select.IN0
input_arbs_4_select_requests[3] => input_arbs_4_select[3].DATAIN
input_arbs_4_select_requests[3] => input_arbs_4_select.IN1
input_arbs_4_select_requests[3] => input_arbs_4_select.IN1
input_arbs_4_select_requests[4] => input_arbs_4_select.IN1
input_arbs_4_select[0] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[1] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[2] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[3] <= input_arbs_4_select_requests[3].DB_MAX_OUTPUT_PORT_TYPE
input_arbs_4_select[4] <= input_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_input_arbs_4_next => ~NO_FANOUT~


|Network|RouterCore:Router_3|RouterAllocator:routerAlloc|OutputArbiter:outputArbs
CLK => ~NO_FANOUT~
RST_N => ~NO_FANOUT~
output_arbs_0_select_requests[0] => output_arbs_0_select.IN1
output_arbs_0_select_requests[1] => output_arbs_0_select.IN1
output_arbs_0_select_requests[1] => output_arbs_0_select.IN1
output_arbs_0_select_requests[2] => output_arbs_0_select.IN1
output_arbs_0_select_requests[2] => output_arbs_0_select.IN1
output_arbs_0_select_requests[3] => output_arbs_0_select.IN0
output_arbs_0_select_requests[3] => output_arbs_0_select.IN0
output_arbs_0_select_requests[4] => output_arbs_0_select[4].DATAIN
output_arbs_0_select_requests[4] => output_arbs_0_select.IN1
output_arbs_0_select_requests[4] => output_arbs_0_select.IN1
output_arbs_0_select[0] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[1] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[2] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[3] <= output_arbs_0_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_0_select[4] <= output_arbs_0_select_requests[4].DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_0_next => ~NO_FANOUT~
output_arbs_1_select_requests[0] => output_arbs_1_select[0].DATAIN
output_arbs_1_select_requests[0] => output_arbs_1_select.IN0
output_arbs_1_select_requests[0] => output_arbs_1_select.IN0
output_arbs_1_select_requests[1] => output_arbs_1_select.IN1
output_arbs_1_select_requests[2] => output_arbs_1_select.IN1
output_arbs_1_select_requests[2] => output_arbs_1_select.IN1
output_arbs_1_select_requests[3] => output_arbs_1_select.IN1
output_arbs_1_select_requests[3] => output_arbs_1_select.IN1
output_arbs_1_select_requests[4] => output_arbs_1_select.IN1
output_arbs_1_select_requests[4] => output_arbs_1_select.IN1
output_arbs_1_select[0] <= output_arbs_1_select_requests[0].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[1] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[2] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[3] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_1_select[4] <= output_arbs_1_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_1_next => ~NO_FANOUT~
output_arbs_2_select_requests[0] => output_arbs_2_select.IN0
output_arbs_2_select_requests[0] => output_arbs_2_select.IN0
output_arbs_2_select_requests[1] => output_arbs_2_select[1].DATAIN
output_arbs_2_select_requests[1] => output_arbs_2_select.IN1
output_arbs_2_select_requests[1] => output_arbs_2_select.IN1
output_arbs_2_select_requests[2] => output_arbs_2_select.IN1
output_arbs_2_select_requests[3] => output_arbs_2_select.IN1
output_arbs_2_select_requests[3] => output_arbs_2_select.IN1
output_arbs_2_select_requests[4] => output_arbs_2_select.IN1
output_arbs_2_select_requests[4] => output_arbs_2_select.IN1
output_arbs_2_select[0] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[1] <= output_arbs_2_select_requests[1].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[2] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[3] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_2_select[4] <= output_arbs_2_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_2_next => ~NO_FANOUT~
output_arbs_3_select_requests[0] => output_arbs_3_select.IN1
output_arbs_3_select_requests[0] => output_arbs_3_select.IN1
output_arbs_3_select_requests[1] => output_arbs_3_select.IN0
output_arbs_3_select_requests[1] => output_arbs_3_select.IN0
output_arbs_3_select_requests[2] => output_arbs_3_select[2].DATAIN
output_arbs_3_select_requests[2] => output_arbs_3_select.IN1
output_arbs_3_select_requests[2] => output_arbs_3_select.IN1
output_arbs_3_select_requests[3] => output_arbs_3_select.IN1
output_arbs_3_select_requests[4] => output_arbs_3_select.IN1
output_arbs_3_select_requests[4] => output_arbs_3_select.IN1
output_arbs_3_select[0] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[1] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[2] <= output_arbs_3_select_requests[2].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[3] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_3_select[4] <= output_arbs_3_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_3_next => ~NO_FANOUT~
output_arbs_4_select_requests[0] => output_arbs_4_select.IN1
output_arbs_4_select_requests[0] => output_arbs_4_select.IN1
output_arbs_4_select_requests[1] => output_arbs_4_select.IN1
output_arbs_4_select_requests[1] => output_arbs_4_select.IN1
output_arbs_4_select_requests[2] => output_arbs_4_select.IN0
output_arbs_4_select_requests[2] => output_arbs_4_select.IN0
output_arbs_4_select_requests[3] => output_arbs_4_select[3].DATAIN
output_arbs_4_select_requests[3] => output_arbs_4_select.IN1
output_arbs_4_select_requests[3] => output_arbs_4_select.IN1
output_arbs_4_select_requests[4] => output_arbs_4_select.IN1
output_arbs_4_select[0] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[1] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[2] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[3] <= output_arbs_4_select_requests[3].DB_MAX_OUTPUT_PORT_TYPE
output_arbs_4_select[4] <= output_arbs_4_select.DB_MAX_OUTPUT_PORT_TYPE
EN_output_arbs_4_next => ~NO_FANOUT~


|Network|RouterCore:Router_3|Outport_encoder:instance_outport_encoder_0
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_3|Outport_encoder:instance_outport_encoder_1
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_3|Outport_encoder:instance_outport_encoder_2
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_3|Outport_encoder:instance_outport_encoder_3
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


|Network|RouterCore:Router_3|Outport_encoder:instance_outport_encoder_4
outport_encoder_vec[0] => outport_encoder.IN0
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[0] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.IN1
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[1] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.IN1
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[2] => outport_encoder.OUTPUTSELECT
outport_encoder_vec[3] => outport_encoder.IN1
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[3] => outport_encoder.DATAA
outport_encoder_vec[4] => outport_encoder.IN1
outport_encoder[0] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[1] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[2] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE
outport_encoder[3] <= outport_encoder.DB_MAX_OUTPUT_PORT_TYPE


