============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 15:16:18 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net u_image_process/figuredata[19]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net u_image_process/figuredata[18]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net u_image_process/figuredata[17]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net u_image_process/figuredata[16]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net u_image_process/figuredata[15]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net u_image_process/figuredata[14]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net u_image_process/figuredata[13]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net u_image_process/figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5622 instances
RUN-0007 : 2234 luts, 1975 seqs, 810 mslices, 429 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 6749 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4603 nets have 2 pins
RUN-1001 : 1373 nets have [3 - 5] pins
RUN-1001 : 611 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1289     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |     478     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    59   |  33   |    101     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 192
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5620 instances, 2234 luts, 1975 seqs, 1239 slices, 235 macros(1238 instances: 809 mslices 429 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1575 pins
PHY-0007 : Cell area utilization is 24%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26538, tnet num: 6747, tinst num: 5620, tnode num: 32928, tedge num: 43986.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.139995s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (100.1%)

RUN-1004 : used memory is 256 MB, reserved memory is 235 MB, peak memory is 256 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6747 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.279970s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.64571e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5620.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.08599e+06, overlap = 48.25
PHY-3002 : Step(2): len = 918927, overlap = 53.875
PHY-3002 : Step(3): len = 567069, overlap = 65.8125
PHY-3002 : Step(4): len = 497440, overlap = 88.3438
PHY-3002 : Step(5): len = 406560, overlap = 100
PHY-3002 : Step(6): len = 368880, overlap = 116.875
PHY-3002 : Step(7): len = 332321, overlap = 159.688
PHY-3002 : Step(8): len = 294442, overlap = 179.5
PHY-3002 : Step(9): len = 257976, overlap = 202.688
PHY-3002 : Step(10): len = 232282, overlap = 216.531
PHY-3002 : Step(11): len = 226053, overlap = 242.875
PHY-3002 : Step(12): len = 204987, overlap = 260.531
PHY-3002 : Step(13): len = 190397, overlap = 286.906
PHY-3002 : Step(14): len = 179990, overlap = 290.594
PHY-3002 : Step(15): len = 169472, overlap = 300.531
PHY-3002 : Step(16): len = 161112, overlap = 308.094
PHY-3002 : Step(17): len = 155873, overlap = 309.094
PHY-3002 : Step(18): len = 146188, overlap = 317.688
PHY-3002 : Step(19): len = 141450, overlap = 319.312
PHY-3002 : Step(20): len = 140599, overlap = 324.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.87324e-06
PHY-3002 : Step(21): len = 156169, overlap = 246.125
PHY-3002 : Step(22): len = 162010, overlap = 229.438
PHY-3002 : Step(23): len = 150319, overlap = 197.281
PHY-3002 : Step(24): len = 153523, overlap = 187.375
PHY-3002 : Step(25): len = 152376, overlap = 175.375
PHY-3002 : Step(26): len = 153177, overlap = 163.188
PHY-3002 : Step(27): len = 149352, overlap = 152.125
PHY-3002 : Step(28): len = 147831, overlap = 147.156
PHY-3002 : Step(29): len = 142633, overlap = 140.531
PHY-3002 : Step(30): len = 139252, overlap = 131.094
PHY-3002 : Step(31): len = 136409, overlap = 139.938
PHY-3002 : Step(32): len = 130955, overlap = 140.906
PHY-3002 : Step(33): len = 130281, overlap = 142.062
PHY-3002 : Step(34): len = 128081, overlap = 146
PHY-3002 : Step(35): len = 123799, overlap = 146.094
PHY-3002 : Step(36): len = 121730, overlap = 147.75
PHY-3002 : Step(37): len = 117153, overlap = 141
PHY-3002 : Step(38): len = 117238, overlap = 139.312
PHY-3002 : Step(39): len = 116524, overlap = 140.812
PHY-3002 : Step(40): len = 115770, overlap = 141.969
PHY-3002 : Step(41): len = 113779, overlap = 139.625
PHY-3002 : Step(42): len = 111984, overlap = 138.906
PHY-3002 : Step(43): len = 110920, overlap = 137.625
PHY-3002 : Step(44): len = 109732, overlap = 141.062
PHY-3002 : Step(45): len = 109247, overlap = 139.75
PHY-3002 : Step(46): len = 108291, overlap = 139.625
PHY-3002 : Step(47): len = 106750, overlap = 141.781
PHY-3002 : Step(48): len = 105963, overlap = 142.562
PHY-3002 : Step(49): len = 105645, overlap = 134.969
PHY-3002 : Step(50): len = 105802, overlap = 137.062
PHY-3002 : Step(51): len = 105366, overlap = 135.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.97465e-05
PHY-3002 : Step(52): len = 104869, overlap = 133.781
PHY-3002 : Step(53): len = 104773, overlap = 133.375
PHY-3002 : Step(54): len = 104533, overlap = 130.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.9493e-05
PHY-3002 : Step(55): len = 105655, overlap = 132.062
PHY-3002 : Step(56): len = 105767, overlap = 129.656
PHY-3002 : Step(57): len = 106208, overlap = 129.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.89859e-05
PHY-3002 : Step(58): len = 107132, overlap = 129.844
PHY-3002 : Step(59): len = 107517, overlap = 129.938
PHY-3002 : Step(60): len = 109149, overlap = 132.906
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000130085
PHY-3002 : Step(61): len = 110025, overlap = 125.719
PHY-3002 : Step(62): len = 110041, overlap = 123.344
PHY-3002 : Step(63): len = 109476, overlap = 124.188
PHY-3002 : Step(64): len = 109483, overlap = 125.938
PHY-3002 : Step(65): len = 109858, overlap = 125.344
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024483s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (191.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6747 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.128540s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.71162e-06
PHY-3002 : Step(66): len = 130919, overlap = 201.094
PHY-3002 : Step(67): len = 131760, overlap = 203.25
PHY-3002 : Step(68): len = 127470, overlap = 221.656
PHY-3002 : Step(69): len = 127679, overlap = 226.438
PHY-3002 : Step(70): len = 123777, overlap = 218.844
PHY-3002 : Step(71): len = 123598, overlap = 220.688
PHY-3002 : Step(72): len = 122045, overlap = 220.406
PHY-3002 : Step(73): len = 122126, overlap = 220.719
PHY-3002 : Step(74): len = 121910, overlap = 220.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.42323e-06
PHY-3002 : Step(75): len = 120531, overlap = 222.812
PHY-3002 : Step(76): len = 120531, overlap = 222.812
PHY-3002 : Step(77): len = 120249, overlap = 221.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.08465e-05
PHY-3002 : Step(78): len = 123849, overlap = 211.594
PHY-3002 : Step(79): len = 123849, overlap = 211.594
PHY-3002 : Step(80): len = 123532, overlap = 207.062
PHY-3002 : Step(81): len = 123586, overlap = 207.156
PHY-3002 : Step(82): len = 123640, overlap = 207.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.16929e-05
PHY-3002 : Step(83): len = 129636, overlap = 189.875
PHY-3002 : Step(84): len = 130256, overlap = 187.062
PHY-3002 : Step(85): len = 133654, overlap = 168.531
PHY-3002 : Step(86): len = 134454, overlap = 170.375
PHY-3002 : Step(87): len = 135247, overlap = 164.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.33859e-05
PHY-3002 : Step(88): len = 134086, overlap = 164.906
PHY-3002 : Step(89): len = 134044, overlap = 164.156
PHY-3002 : Step(90): len = 132603, overlap = 167.156
PHY-3002 : Step(91): len = 132647, overlap = 159.312
PHY-3002 : Step(92): len = 131931, overlap = 163.25
PHY-3002 : Step(93): len = 131892, overlap = 166.5
PHY-3002 : Step(94): len = 130983, overlap = 148.938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.67718e-05
PHY-3002 : Step(95): len = 132734, overlap = 152.688
PHY-3002 : Step(96): len = 132734, overlap = 152.688
PHY-3002 : Step(97): len = 132333, overlap = 148.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000173544
PHY-3002 : Step(98): len = 136233, overlap = 137.25
PHY-3002 : Step(99): len = 136669, overlap = 132.75
PHY-3002 : Step(100): len = 136879, overlap = 123.594
PHY-3002 : Step(101): len = 137102, overlap = 123.969
PHY-3002 : Step(102): len = 135995, overlap = 118.438
PHY-3002 : Step(103): len = 133715, overlap = 115.594
PHY-3002 : Step(104): len = 133527, overlap = 118.031
PHY-3002 : Step(105): len = 132134, overlap = 118.375
PHY-3002 : Step(106): len = 132062, overlap = 114.25
PHY-3002 : Step(107): len = 132004, overlap = 119.719
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000347087
PHY-3002 : Step(108): len = 131484, overlap = 121.656
PHY-3002 : Step(109): len = 131454, overlap = 121.688
PHY-3002 : Step(110): len = 131245, overlap = 119.062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000694174
PHY-3002 : Step(111): len = 130782, overlap = 116
PHY-3002 : Step(112): len = 130755, overlap = 114.469
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6747 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.128313s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.26034e-05
PHY-3002 : Step(113): len = 136970, overlap = 305.531
PHY-3002 : Step(114): len = 136970, overlap = 305.531
PHY-3002 : Step(115): len = 134680, overlap = 313.5
PHY-3002 : Step(116): len = 134499, overlap = 313.438
PHY-3002 : Step(117): len = 134212, overlap = 309.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.52068e-05
PHY-3002 : Step(118): len = 136395, overlap = 288.031
PHY-3002 : Step(119): len = 136643, overlap = 286.781
PHY-3002 : Step(120): len = 142755, overlap = 249.094
PHY-3002 : Step(121): len = 144358, overlap = 239.469
PHY-3002 : Step(122): len = 145111, overlap = 225.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.04135e-05
PHY-3002 : Step(123): len = 145261, overlap = 210.875
PHY-3002 : Step(124): len = 145422, overlap = 211.094
PHY-3002 : Step(125): len = 146598, overlap = 203.656
PHY-3002 : Step(126): len = 146091, overlap = 197.531
PHY-3002 : Step(127): len = 146126, overlap = 196.469
PHY-3002 : Step(128): len = 146094, overlap = 194.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000100827
PHY-3002 : Step(129): len = 149906, overlap = 182.438
PHY-3002 : Step(130): len = 150607, overlap = 180.469
PHY-3002 : Step(131): len = 153307, overlap = 167.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000201654
PHY-3002 : Step(132): len = 154437, overlap = 156.719
PHY-3002 : Step(133): len = 155408, overlap = 150.406
PHY-3002 : Step(134): len = 157482, overlap = 142.938
PHY-3002 : Step(135): len = 159076, overlap = 138.906
PHY-3002 : Step(136): len = 157091, overlap = 144.812
PHY-3002 : Step(137): len = 155859, overlap = 139.906
PHY-3002 : Step(138): len = 155519, overlap = 142
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000403308
PHY-3002 : Step(139): len = 157637, overlap = 128.594
PHY-3002 : Step(140): len = 158968, overlap = 126.688
PHY-3002 : Step(141): len = 160107, overlap = 114.969
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000806617
PHY-3002 : Step(142): len = 160356, overlap = 108.594
PHY-3002 : Step(143): len = 160522, overlap = 106.969
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26538, tnet num: 6747, tinst num: 5620, tnode num: 32928, tedge num: 43986.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.184855s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (100.2%)

RUN-1004 : used memory is 253 MB, reserved memory is 233 MB, peak memory is 265 MB
OPT-1001 : Total overflow 345.44 peak overflow 5.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6749.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 188936, over cnt = 857(2%), over = 3409, worst = 23
PHY-1001 : End global iterations;  0.405760s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (134.8%)

PHY-1001 : Congestion index: top1 = 47.95, top5 = 37.54, top10 = 31.28, top15 = 27.04.
PHY-1001 : End incremental global routing;  0.504521s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (130.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6747 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.160120s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.775627s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (118.9%)

OPT-1001 : Current memory(MB): used = 292, reserve = 271, peak = 292.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4905/6749.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 188936, over cnt = 857(2%), over = 3409, worst = 23
PHY-1002 : len = 207648, over cnt = 608(1%), over = 1585, worst = 17
PHY-1002 : len = 219776, over cnt = 220(0%), over = 545, worst = 14
PHY-1002 : len = 224384, over cnt = 59(0%), over = 95, worst = 6
PHY-1002 : len = 226000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.465226s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (141.1%)

PHY-1001 : Congestion index: top1 = 40.19, top5 = 33.48, top10 = 29.39, top15 = 26.41.
OPT-1001 : End congestion update;  0.556369s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (134.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6747 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.126717s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.6%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.683216s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (128.1%)

OPT-1001 : Current memory(MB): used = 296, reserve = 276, peak = 296.
OPT-1001 : End physical optimization;  2.696839s wall, 3.000000s user + 0.031250s system = 3.031250s CPU (112.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2234 LUT to BLE ...
SYN-4008 : Packed 2234 LUT and 1040 SEQ to BLE.
SYN-4003 : Packing 935 remaining SEQ's ...
SYN-4005 : Packed 564 SEQ with LUT/SLICE
SYN-4006 : 811 single LUT's are left
SYN-4006 : 371 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2605/5026 primitive instances ...
PHY-3001 : End packing;  0.255534s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.8%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2879 instances
RUN-1001 : 1352 mslices, 1353 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5772 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3607 nets have 2 pins
RUN-1001 : 1374 nets have [3 - 5] pins
RUN-1001 : 631 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 2877 instances, 2705 slices, 235 macros(1238 instances: 809 mslices 429 lslices)
PHY-3001 : Cell area utilization is 33%
PHY-3001 : After packing: Len = 162660, Over = 162.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23133, tnet num: 5770, tinst num: 2877, tnode num: 27789, tedge num: 40002.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.248734s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.1%)

RUN-1004 : used memory is 301 MB, reserved memory is 283 MB, peak memory is 301 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5770 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.368069s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50112e-05
PHY-3002 : Step(144): len = 159232, overlap = 166.75
PHY-3002 : Step(145): len = 157767, overlap = 166.25
PHY-3002 : Step(146): len = 154691, overlap = 166.25
PHY-3002 : Step(147): len = 152293, overlap = 173
PHY-3002 : Step(148): len = 151258, overlap = 171.75
PHY-3002 : Step(149): len = 150833, overlap = 171.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.00225e-05
PHY-3002 : Step(150): len = 152402, overlap = 164.75
PHY-3002 : Step(151): len = 152825, overlap = 164.25
PHY-3002 : Step(152): len = 156969, overlap = 153
PHY-3002 : Step(153): len = 157878, overlap = 148.5
PHY-3002 : Step(154): len = 158194, overlap = 144.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100045
PHY-3002 : Step(155): len = 161116, overlap = 139.25
PHY-3002 : Step(156): len = 161552, overlap = 138
PHY-3002 : Step(157): len = 163821, overlap = 135.25
PHY-3002 : Step(158): len = 164389, overlap = 134.5
PHY-3002 : Step(159): len = 166340, overlap = 128.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.335543s wall, 0.296875s user + 0.578125s system = 0.875000s CPU (260.8%)

PHY-3001 : Trial Legalized: Len = 203026
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5770 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.110892s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000186915
PHY-3002 : Step(160): len = 194548, overlap = 6.5
PHY-3002 : Step(161): len = 184437, overlap = 30.5
PHY-3002 : Step(162): len = 180427, overlap = 39.25
PHY-3002 : Step(163): len = 178401, overlap = 40.25
PHY-3002 : Step(164): len = 176699, overlap = 45.25
PHY-3002 : Step(165): len = 176010, overlap = 47.5
PHY-3002 : Step(166): len = 175873, overlap = 48.75
PHY-3002 : Step(167): len = 175315, overlap = 49.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008259s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 188129, Over = 0
PHY-3001 : Spreading special nets. 30 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.018793s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (166.3%)

PHY-3001 : 43 instances has been re-located, deltaX = 13, deltaY = 25, maxDist = 2.
PHY-3001 : Final: Len = 188845, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23133, tnet num: 5770, tinst num: 2877, tnode num: 27789, tedge num: 40002.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.279961s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.1%)

RUN-1004 : used memory is 299 MB, reserved memory is 282 MB, peak memory is 305 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 316/5772.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 234400, over cnt = 644(1%), over = 1051, worst = 7
PHY-1002 : len = 238520, over cnt = 357(1%), over = 537, worst = 5
PHY-1002 : len = 242888, over cnt = 114(0%), over = 173, worst = 5
PHY-1002 : len = 244648, over cnt = 20(0%), over = 26, worst = 3
PHY-1002 : len = 244976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.762650s wall, 1.015625s user + 0.187500s system = 1.203125s CPU (157.8%)

PHY-1001 : Congestion index: top1 = 34.38, top5 = 29.96, top10 = 27.24, top15 = 25.19.
PHY-1001 : End incremental global routing;  0.895042s wall, 1.140625s user + 0.187500s system = 1.328125s CPU (148.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5770 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.149670s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.160391s wall, 1.406250s user + 0.187500s system = 1.593750s CPU (137.3%)

OPT-1001 : Current memory(MB): used = 306, reserve = 287, peak = 306.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4859/5772.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 244976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028943s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.0%)

PHY-1001 : Congestion index: top1 = 34.38, top5 = 29.96, top10 = 27.24, top15 = 25.19.
OPT-1001 : End congestion update;  0.133253s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5770 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.107006s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.2%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.240397s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.5%)

OPT-1001 : Current memory(MB): used = 308, reserve = 290, peak = 308.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5770 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.109426s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4859/5772.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 244976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028547s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.5%)

PHY-1001 : Congestion index: top1 = 34.38, top5 = 29.96, top10 = 27.24, top15 = 25.19.
PHY-1001 : End incremental global routing;  0.132708s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (106.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5770 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.143020s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4859/5772.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 244976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030018s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.1%)

PHY-1001 : Congestion index: top1 = 34.38, top5 = 29.96, top10 = 27.24, top15 = 25.19.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5770 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.110646s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (113.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.931034
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.355359s wall, 3.609375s user + 0.218750s system = 3.828125s CPU (114.1%)

RUN-1003 : finish command "place" in  16.602963s wall, 29.359375s user + 8.437500s system = 37.796875s CPU (227.7%)

RUN-1004 : used memory is 283 MB, reserved memory is 264 MB, peak memory is 309 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2879 instances
RUN-1001 : 1352 mslices, 1353 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5772 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3607 nets have 2 pins
RUN-1001 : 1374 nets have [3 - 5] pins
RUN-1001 : 631 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23133, tnet num: 5770, tinst num: 2877, tnode num: 27789, tedge num: 40002.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.240474s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.8%)

RUN-1004 : used memory is 302 MB, reserved memory is 285 MB, peak memory is 335 MB
PHY-1001 : 1352 mslices, 1353 lslices, 144 pads, 14 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5770 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 231200, over cnt = 667(1%), over = 1078, worst = 7
PHY-1002 : len = 235616, over cnt = 377(1%), over = 544, worst = 5
PHY-1002 : len = 238928, over cnt = 208(0%), over = 277, worst = 4
PHY-1002 : len = 242400, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 242448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.797461s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (131.3%)

PHY-1001 : Congestion index: top1 = 34.42, top5 = 29.78, top10 = 26.98, top15 = 24.94.
PHY-1001 : End global routing;  0.917106s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (126.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 339, reserve = 321, peak = 341.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 594, reserve = 579, peak = 594.
PHY-1001 : End build detailed router design. 3.927440s wall, 3.843750s user + 0.093750s system = 3.937500s CPU (100.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 72704, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.391799s wall, 4.390625s user + 0.000000s system = 4.390625s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 627, reserve = 613, peak = 627.
PHY-1001 : End phase 1; 4.398155s wall, 4.390625s user + 0.000000s system = 4.390625s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 2486 net; 1.754386s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (99.8%)

PHY-1022 : len = 639992, over cnt = 238(0%), over = 238, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 632, reserve = 618, peak = 632.
PHY-1001 : End initial routed; 7.931788s wall, 10.906250s user + 0.109375s system = 11.015625s CPU (138.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4698(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.576263s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 638, reserve = 624, peak = 638.
PHY-1001 : End phase 2; 9.508127s wall, 12.468750s user + 0.109375s system = 12.578125s CPU (132.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 639992, over cnt = 238(0%), over = 238, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.025044s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 638872, over cnt = 59(0%), over = 59, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.162798s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (144.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 639168, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.076808s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (122.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 639200, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.046953s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (133.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4698(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.533129s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 58 feed throughs used by 44 nets
PHY-1001 : End commit to database; 0.641112s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 670, reserve = 657, peak = 670.
PHY-1001 : End phase 3; 2.664016s wall, 2.718750s user + 0.031250s system = 2.750000s CPU (103.2%)

PHY-1003 : Routed, final wirelength = 639200
PHY-1001 : Current memory(MB): used = 671, reserve = 659, peak = 671.
PHY-1001 : End export database. 0.021932s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.2%)

PHY-1001 : End detail routing;  20.793208s wall, 23.703125s user + 0.250000s system = 23.953125s CPU (115.2%)

RUN-1003 : finish command "route" in  23.186234s wall, 26.312500s user + 0.281250s system = 26.593750s CPU (114.7%)

RUN-1004 : used memory is 608 MB, reserved memory is 595 MB, peak memory is 671 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4800   out of  19600   24.49%
#reg                     1978   out of  19600   10.09%
#le                      5169
  #lut only              3191   out of   5169   61.73%
  #reg only               369   out of   5169    7.14%
  #lut&reg               1609   out of   5169   31.13%
#dsp                        7   out of     29   24.14%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                               Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                                    862
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                                 186
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                                 43
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                                 22
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_53.q1                                                         21
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_53.q0                                                         17
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_select/sel1_syn_67.f0                                                        10
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_Dilation_Detector/u_three_martix_4/u_fifo_1/empty_flag_syn_7.f0    9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                                     6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                                 0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                                 0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5169   |3561    |1239    |1978    |14      |7       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |711    |477     |132     |394     |2       |0       |
|    command1                          |command                                    |44     |44      |0       |38      |0       |0       |
|    control1                          |control_interface                          |104    |73      |24      |55      |0       |0       |
|    data_path1                        |sdr_data_path                              |15     |15      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |126    |61      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |61      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |18      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |21      |0       |34      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |124    |70      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |70      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |17      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |27      |0       |36      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |153    |88      |64      |26      |0       |0       |
|  u_camera_init                       |camera_init                                |554    |541     |9       |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |170    |170     |0       |48      |0       |0       |
|  u_camera_reader                     |camera_reader                              |92     |58      |17      |54      |0       |0       |
|  u_image_process                     |image_process                              |3471   |2243    |983     |1347    |12      |7       |
|    u_Dilation_Detector               |Dilation_Detector                          |172    |117     |45      |83      |2       |0       |
|      u_three_martix_4                |three_martix                               |163    |112     |45      |74      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |168    |120     |45      |79      |2       |0       |
|      u_three_martix_3                |three_martix                               |157    |110     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |945    |668     |252     |256     |0       |3       |
|    u_Median_Gray                     |Median_Gray                                |170    |106     |45      |68      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |10     |0       |0       |10      |0       |0       |
|      u_three_martix                  |three_martix                               |160    |106     |45      |58      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |701    |428     |235     |256     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |494    |304     |190     |137     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |15      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |207    |124     |45      |119     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |714    |429     |235     |267     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |489    |299     |190     |134     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |23      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |24      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |16      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |16      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |15      |0       |0       |
|      u_three_martix                  |three_martix                               |225    |130     |45      |133     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |76     |23      |14      |50      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |343    |207     |92      |157     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |149    |99      |47      |53      |0       |0       |
|      u_three_martix_2                |three_martix                               |194    |108     |45      |104     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |48     |48      |0       |31      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |85     |63      |22      |25      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3538  
    #2          2       616   
    #3          3       528   
    #4          4       182   
    #5        5-10      642   
    #6        11-50     123   
    #7       51-100      9    
    #8       101-500     3    
    #9        >500       1    
  Average     2.84            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2877
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5772, pip num: 51273
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 58
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2321 valid insts, and 160049 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.886874s wall, 53.875000s user + 0.328125s system = 54.203125s CPU (1109.2%)

RUN-1004 : used memory is 629 MB, reserved memory is 623 MB, peak memory is 795 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_151618.log"
