$date
	Mon Aug 18 13:14:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MUX4x1_tb $end
$var wire 1 ! Y $end
$var reg 4 " I [3:0] $end
$var reg 2 # S [1:0] $end
$scope module uut $end
$var wire 4 $ I [3:0] $end
$var wire 2 % S [1:0] $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1010 $
b0 #
b1010 "
0!
$end
#10000
1!
b1 #
b1 %
#20000
0!
b10 #
b10 %
#30000
1!
b11 #
b11 %
#40000
