Analysis & Synthesis report for TR1_CCD
Tue Apr 04 20:03:13 2006
Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |TR1_CCD|I2C_CCD_Config:u7|mSetup_ST
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2
 13. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 14. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated
 15. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3
 16. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw
 17. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw
 18. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp
 19. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp
 20. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6
 21. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw
 22. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw
 23. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp
 24. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10
 25. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp
 26. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 27. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated
 28. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3
 29. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw
 30. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw
 31. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp
 32. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp
 33. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6
 34. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw
 35. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw
 36. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp
 37. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10
 38. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp
 39. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 40. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated
 41. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3
 42. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw
 43. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw
 44. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp
 45. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp
 46. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6
 47. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw
 48. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw
 49. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp
 50. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10
 51. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp
 52. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 53. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated
 54. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3
 55. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw
 56. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw
 57. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp
 58. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp
 59. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6
 60. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw
 61. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw
 62. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp
 63. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10
 64. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp
 65. Parameter Settings for User Entity Instance: VGA_Controller:u1
 66. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
 67. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
 68. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
 69. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
 70. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
 71. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
 72. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 73. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 74. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 75. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 76. Parameter Settings for User Entity Instance: I2C_CCD_Config:u7
 77. Parameter Settings for User Entity Instance: SEG7_Driver:u8
 78. altshift_taps Parameter Settings by Entity Instance
 79. dcfifo Parameter Settings by Entity Instance
 80. Analysis & Synthesis Equations
 81. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Apr 04 20:03:13 2006         ;
; Quartus II Version          ; 5.1 Build 213 01/19/2006 SP 1 SJ Full Version ;
; Revision Name               ; TR1_CCD                                       ;
; Top-level Entity Name       ; TR1_CCD                                       ;
; Family                      ; Cyclone                                       ;
; Total logic elements        ; 1,493                                         ;
; Total pins                  ; 159                                           ;
; Total virtual pins          ; 0                                             ;
; Total memory bits           ; 48,088                                        ;
; Total PLLs                  ; 1                                             ;
+-----------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP1C6Q240C8        ;                    ;
; Top-level entity name                                              ; TR1_CCD            ; TR1_CCD            ;
; Family name                                                        ; Cyclone            ; Stratix            ;
; Use smart compilation                                              ; Off                ; Off                ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- Cyclone                                  ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Remove Duplicate Logic                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto RAM Block Balancing                                           ; On                 ; On                 ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Maximum Number of M512 Memory Blocks                               ; -1                 ; -1                 ;
; Maximum Number of M4K Memory Blocks                                ; -1                 ; -1                 ;
; Maximum Number of M-RAM Memory Blocks                              ; -1                 ; -1                 ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
+--------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+-------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ;
+-------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/Sdram_Control_4Port/command.v             ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/Sdram_Control_4Port/control_interface.v   ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/Sdram_Control_4Port/sdr_data_path.v       ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v ;
; Sdram_Control_4Port/Sdram_FIFO.v          ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/Sdram_Control_4Port/Sdram_FIFO.v          ;
; Sdram_Control_4Port/Sdram_PLL.v           ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/Sdram_Control_4Port/Sdram_PLL.v           ;
; CCD_Capture.v                             ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/CCD_Capture.v                             ;
; I2C_CCD_Config.v                          ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/I2C_CCD_Config.v                          ;
; I2C_Controller.v                          ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/I2C_Controller.v                          ;
; Line_Buffer.v                             ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/Line_Buffer.v                             ;
; RAW2RGB.v                                 ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/RAW2RGB.v                                 ;
; Reset_Delay.v                             ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/Reset_Delay.v                             ;
; TR1_CCD.v                                 ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/TR1_CCD.v                                 ;
; VGA_Controller.v                          ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/VGA_Controller.v                          ;
; VGA_DATA_REQ.v                            ; yes             ; User Verilog HDL File        ; C:/TR1/TR1_CCD_new/TR1_CCD/VGA_DATA_REQ.v                            ;
; VGA_Param.h                               ; yes             ; User File                    ; C:/TR1/TR1_CCD_new/TR1_CCD/VGA_Param.h                               ;
; Sdram_Control_4Port/Sdram_Params.h        ; yes             ; Other                        ; C:/TR1/TR1_CCD_new/TR1_CCD/Sdram_Control_4Port/Sdram_Params.h        ;
; altshift_taps.tdf                         ; yes             ; Megafunction                 ; c:/altera/quartus51/libraries/megafunctions/altshift_taps.tdf        ;
; altdpram.inc                              ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/altdpram.inc             ;
; lpm_counter.inc                           ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_counter.inc          ;
; lpm_compare.inc                           ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_compare.inc          ;
; lpm_constant.inc                          ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_constant.inc         ;
; db/shift_taps_17i.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/shift_taps_17i.tdf                     ;
; db/altsyncram_6av.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/altsyncram_6av.tdf                     ;
; db/cntr_flc.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/cntr_flc.tdf                           ;
; altpll.tdf                                ; yes             ; Megafunction                 ; c:/altera/quartus51/libraries/megafunctions/altpll.tdf               ;
; aglobal51.inc                             ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/aglobal51.inc            ;
; stratix_pll.inc                           ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/stratix_pll.inc          ;
; stratixii_pll.inc                         ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/stratixii_pll.inc        ;
; cycloneii_pll.inc                         ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/cycloneii_pll.inc        ;
; dcfifo.tdf                                ; yes             ; Megafunction                 ; c:/altera/quartus51/libraries/megafunctions/dcfifo.tdf               ;
; lpm_add_sub.inc                           ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/lpm_add_sub.inc          ;
; a_graycounter.inc                         ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/a_graycounter.inc        ;
; a_fefifo.inc                              ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/a_fefifo.inc             ;
; a_gray2bin.inc                            ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/a_gray2bin.inc           ;
; dffpipe.inc                               ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/dffpipe.inc              ;
; alt_sync_fifo.inc                         ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/alt_sync_fifo.inc        ;
; altsyncram_fifo.inc                       ; yes             ; Other                        ; c:/altera/quartus51/libraries/megafunctions/altsyncram_fifo.inc      ;
; db/dcfifo_ldb1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/dcfifo_ldb1.tdf                        ;
; db/a_fefifo_ctc.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/a_fefifo_ctc.tdf                       ;
; db/a_fefifo_htc.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/a_fefifo_htc.tdf                       ;
; db/a_gray2bin_q4b.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/a_gray2bin_q4b.tdf                     ;
; db/a_graycounter_u06.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/a_graycounter_u06.tdf                  ;
; db/dpram_0er.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/dpram_0er.tdf                          ;
; db/altsyncram_4fc1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/altsyncram_4fc1.tdf                    ;
; db/dffpipe_gd9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/dffpipe_gd9.tdf                        ;
; db/alt_synch_pipe_oc8.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/alt_synch_pipe_oc8.tdf                 ;
; db/dffpipe_id9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/dffpipe_id9.tdf                        ;
; db/alt_synch_pipe_pc8.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/alt_synch_pipe_pc8.tdf                 ;
; db/dffpipe_jd9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/dffpipe_jd9.tdf                        ;
; db/add_sub_gub.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/add_sub_gub.tdf                        ;
; db/cntr_av7.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/TR1/TR1_CCD_new/TR1_CCD/db/cntr_av7.tdf                           ;
; SEG7_Driver.v                             ; yes             ; Other                        ; C:/TR1/TR1_CCD_new/TR1_CCD/SEG7_Driver.v                             ;
+-------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 1493                  ;
;     -- Combinational with no register       ; 391                   ;
;     -- Register only                        ; 396                   ;
;     -- Combinational with a register        ; 706                   ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 408                   ;
;     -- 3 input functions                    ; 317                   ;
;     -- 2 input functions                    ; 349                   ;
;     -- 1 input functions                    ; 22                    ;
;     -- 0 input functions                    ; 1                     ;
;         -- Combinational cells for routing  ; 0                     ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 1043                  ;
;     -- arithmetic mode                      ; 450                   ;
;     -- qfbk mode                            ; 0                     ;
;     -- register cascade mode                ; 0                     ;
;     -- synchronous clear/load mode          ; 181                   ;
;     -- asynchronous clear/load mode         ; 816                   ;
;                                             ;                       ;
; Total registers                             ; 1102                  ;
; Total logic cells in carry chains           ; 494                   ;
; I/O pins                                    ; 159                   ;
; Total memory bits                           ; 48088                 ;
; Total PLLs                                  ; 1                     ;
; Maximum fan-out node                        ; Reset_Delay:u2|oRST_0 ;
; Maximum fan-out                             ; 588                   ;
; Total fan-out                               ; 7403                  ;
; Average fan-out                             ; 4.31                  ;
+---------------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                          ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TR1_CCD                                            ; 1493 (14)   ; 1102         ; 48088       ; 159  ; 0            ; 391 (1)      ; 396 (12)          ; 706 (1)          ; 494 (0)         ; 0 (0)      ; |TR1_CCD                                                                                                                                                           ;
;    |CCD_Capture:u3|                                 ; 57 (57)     ; 49           ; 0           ; 0    ; 0            ; 8 (8)        ; 12 (12)           ; 37 (37)          ; 35 (35)         ; 0 (0)      ; |TR1_CCD|CCD_Capture:u3                                                                                                                                            ;
;    |I2C_CCD_Config:u7|                              ; 116 (57)    ; 67           ; 0           ; 0    ; 0            ; 49 (16)      ; 15 (1)            ; 52 (40)          ; 28 (22)         ; 0 (0)      ; |TR1_CCD|I2C_CCD_Config:u7                                                                                                                                         ;
;       |I2C_Controller:u0|                           ; 59 (59)     ; 26           ; 0           ; 0    ; 0            ; 33 (33)      ; 14 (14)           ; 12 (12)          ; 6 (6)           ; 0 (0)      ; |TR1_CCD|I2C_CCD_Config:u7|I2C_Controller:u0                                                                                                                       ;
;    |RAW2RGB:u4|                                     ; 108 (92)    ; 62           ; 25560       ; 0    ; 0            ; 46 (41)      ; 20 (20)           ; 42 (31)          ; 23 (11)         ; 0 (0)      ; |TR1_CCD|RAW2RGB:u4                                                                                                                                                ;
;       |Line_Buffer:u0|                              ; 16 (0)      ; 11           ; 25560       ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; 12 (0)          ; 0 (0)      ; |TR1_CCD|RAW2RGB:u4|Line_Buffer:u0                                                                                                                                 ;
;          |altshift_taps:altshift_taps_component|    ; 16 (0)      ; 11           ; 25560       ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; 12 (0)          ; 0 (0)      ; |TR1_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component                                                                                           ;
;             |shift_taps_17i:auto_generated|         ; 16 (0)      ; 11           ; 25560       ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; 12 (0)          ; 0 (0)      ; |TR1_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated                                                             ;
;                |altsyncram_6av:altsyncram2|         ; 0 (0)       ; 0            ; 25560       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2                                  ;
;                |cntr_flc:cntr1|                     ; 16 (16)     ; 11           ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 11 (11)          ; 12 (12)         ; 0 (0)      ; |TR1_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1                                              ;
;    |Reset_Delay:u2|                                 ; 33 (33)     ; 25           ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; 22 (22)         ; 0 (0)      ; |TR1_CCD|Reset_Delay:u2                                                                                                                                            ;
;    |SEG7_Driver:u8|                                 ; 64 (64)     ; 35           ; 0           ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 35 (35)          ; 32 (32)         ; 0 (0)      ; |TR1_CCD|SEG7_Driver:u8                                                                                                                                            ;
;    |Sdram_Control_4Port:u6|                         ; 1007 (244)  ; 796          ; 22528       ; 0    ; 0            ; 211 (115)    ; 313 (14)          ; 483 (115)        ; 326 (70)        ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6                                                                                                                                    ;
;       |Sdram_FIFO:read_fifo1|                       ; 154 (0)     ; 141          ; 4096        ; 0    ; 0            ; 13 (0)       ; 70 (0)            ; 71 (0)           ; 56 (0)          ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1                                                                                                              ;
;          |dcfifo:dcfifo_component|                  ; 154 (0)     ; 141          ; 4096        ; 0    ; 0            ; 13 (0)       ; 70 (0)            ; 71 (0)           ; 56 (0)          ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                      ;
;             |dcfifo_ldb1:auto_generated|            ; 154 (11)    ; 141          ; 4096        ; 0    ; 0            ; 13 (2)       ; 70 (9)            ; 71 (0)           ; 56 (0)          ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated                                                           ;
;                |a_fefifo_ctc:read_state|            ; 8 (8)       ; 3            ; 0           ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state                                   ;
;                |a_fefifo_htc:write_state|           ; 3 (3)       ; 1            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state                                  ;
;                |a_gray2bin_q4b:gray2bin_rs_nbwp|    ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp                           ;
;                |a_gray2bin_q4b:gray2bin_ws_nbrp|    ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp                           ;
;                |a_graycounter_u06:rdptr_g|          ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g                                 ;
;                |a_graycounter_u06:wrptr_g|          ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g                                 ;
;                |alt_synch_pipe_oc8:dffpipe_rs_dgwp| ; 27 (0)      ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp                        ;
;                   |dffpipe_id9:dffpipe6|            ; 27 (27)     ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6   ;
;                |alt_synch_pipe_pc8:dffpipe_ws_dgrp| ; 27 (0)      ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp                        ;
;                   |dffpipe_jd9:dffpipe10|           ; 27 (27)     ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10  ;
;                |cntr_av7:rdptr_b|                   ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b                                          ;
;                |cntr_av7:wrptr_b|                   ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b                                          ;
;                |dffpipe_gd9:dffpipe_rdbuw|          ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw                                 ;
;                |dffpipe_gd9:dffpipe_rs_dbwp|        ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp                               ;
;                |dffpipe_gd9:dffpipe_wrusedw|        ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw                               ;
;                |dffpipe_gd9:dffpipe_ws_nbrp|        ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp                               ;
;                |dpram_0er:fiforam|                  ; 0 (0)       ; 0            ; 4096        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam                                         ;
;                   |altsyncram_4fc1:altsyncram3|     ; 0 (0)       ; 0            ; 4096        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3             ;
;       |Sdram_FIFO:read_fifo2|                       ; 154 (0)     ; 141          ; 2048        ; 0    ; 0            ; 13 (0)       ; 70 (0)            ; 71 (0)           ; 56 (0)          ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2                                                                                                              ;
;          |dcfifo:dcfifo_component|                  ; 154 (0)     ; 141          ; 2048        ; 0    ; 0            ; 13 (0)       ; 70 (0)            ; 71 (0)           ; 56 (0)          ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                      ;
;             |dcfifo_ldb1:auto_generated|            ; 154 (11)    ; 141          ; 2048        ; 0    ; 0            ; 13 (2)       ; 70 (9)            ; 71 (0)           ; 56 (0)          ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated                                                           ;
;                |a_fefifo_ctc:read_state|            ; 8 (8)       ; 3            ; 0           ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state                                   ;
;                |a_fefifo_htc:write_state|           ; 3 (3)       ; 1            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state                                  ;
;                |a_gray2bin_q4b:gray2bin_rs_nbwp|    ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp                           ;
;                |a_gray2bin_q4b:gray2bin_ws_nbrp|    ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp                           ;
;                |a_graycounter_u06:rdptr_g|          ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g                                 ;
;                |a_graycounter_u06:wrptr_g|          ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g                                 ;
;                |alt_synch_pipe_oc8:dffpipe_rs_dgwp| ; 27 (0)      ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp                        ;
;                   |dffpipe_id9:dffpipe6|            ; 27 (27)     ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6   ;
;                |alt_synch_pipe_pc8:dffpipe_ws_dgrp| ; 27 (0)      ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp                        ;
;                   |dffpipe_jd9:dffpipe10|           ; 27 (27)     ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10  ;
;                |cntr_av7:rdptr_b|                   ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b                                          ;
;                |cntr_av7:wrptr_b|                   ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b                                          ;
;                |dffpipe_gd9:dffpipe_rdbuw|          ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw                                 ;
;                |dffpipe_gd9:dffpipe_rs_dbwp|        ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp                               ;
;                |dffpipe_gd9:dffpipe_wrusedw|        ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw                               ;
;                |dffpipe_gd9:dffpipe_ws_nbrp|        ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp                               ;
;                |dpram_0er:fiforam|                  ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam                                         ;
;                   |altsyncram_4fc1:altsyncram3|     ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3             ;
;       |Sdram_FIFO:write_fifo1|                      ; 155 (0)     ; 141          ; 8192        ; 0    ; 0            ; 14 (0)       ; 70 (0)            ; 71 (0)           ; 56 (0)          ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1                                                                                                             ;
;          |dcfifo:dcfifo_component|                  ; 155 (0)     ; 141          ; 8192        ; 0    ; 0            ; 14 (0)       ; 70 (0)            ; 71 (0)           ; 56 (0)          ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                     ;
;             |dcfifo_ldb1:auto_generated|            ; 155 (12)    ; 141          ; 8192        ; 0    ; 0            ; 14 (3)       ; 70 (9)            ; 71 (0)           ; 56 (0)          ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated                                                          ;
;                |a_fefifo_ctc:read_state|            ; 8 (8)       ; 3            ; 0           ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state                                  ;
;                |a_fefifo_htc:write_state|           ; 3 (3)       ; 1            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state                                 ;
;                |a_gray2bin_q4b:gray2bin_rs_nbwp|    ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp                          ;
;                |a_gray2bin_q4b:gray2bin_ws_nbrp|    ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp                          ;
;                |a_graycounter_u06:rdptr_g|          ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g                                ;
;                |a_graycounter_u06:wrptr_g|          ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g                                ;
;                |alt_synch_pipe_oc8:dffpipe_rs_dgwp| ; 27 (0)      ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp                       ;
;                   |dffpipe_id9:dffpipe6|            ; 27 (27)     ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6  ;
;                |alt_synch_pipe_pc8:dffpipe_ws_dgrp| ; 27 (0)      ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp                       ;
;                   |dffpipe_jd9:dffpipe10|           ; 27 (27)     ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10 ;
;                |cntr_av7:rdptr_b|                   ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b                                         ;
;                |cntr_av7:wrptr_b|                   ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b                                         ;
;                |dffpipe_gd9:dffpipe_rdusedw|        ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw                              ;
;                |dffpipe_gd9:dffpipe_rs_dbwp|        ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp                              ;
;                |dffpipe_gd9:dffpipe_wr_dbuw|        ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw                              ;
;                |dffpipe_gd9:dffpipe_ws_nbrp|        ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp                              ;
;                |dpram_0er:fiforam|                  ; 0 (0)       ; 0            ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam                                        ;
;                   |altsyncram_4fc1:altsyncram3|     ; 0 (0)       ; 0            ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3            ;
;       |Sdram_FIFO:write_fifo2|                      ; 155 (0)     ; 141          ; 8192        ; 0    ; 0            ; 14 (0)       ; 70 (0)            ; 71 (0)           ; 56 (0)          ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2                                                                                                             ;
;          |dcfifo:dcfifo_component|                  ; 155 (0)     ; 141          ; 8192        ; 0    ; 0            ; 14 (0)       ; 70 (0)            ; 71 (0)           ; 56 (0)          ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                     ;
;             |dcfifo_ldb1:auto_generated|            ; 155 (12)    ; 141          ; 8192        ; 0    ; 0            ; 14 (3)       ; 70 (9)            ; 71 (0)           ; 56 (0)          ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated                                                          ;
;                |a_fefifo_ctc:read_state|            ; 8 (8)       ; 3            ; 0           ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state                                  ;
;                |a_fefifo_htc:write_state|           ; 3 (3)       ; 1            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state                                 ;
;                |a_gray2bin_q4b:gray2bin_rs_nbwp|    ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp                          ;
;                |a_gray2bin_q4b:gray2bin_ws_nbrp|    ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp                          ;
;                |a_graycounter_u06:rdptr_g|          ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g                                ;
;                |a_graycounter_u06:wrptr_g|          ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g                                ;
;                |alt_synch_pipe_oc8:dffpipe_rs_dgwp| ; 27 (0)      ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp                       ;
;                   |dffpipe_id9:dffpipe6|            ; 27 (27)     ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6  ;
;                |alt_synch_pipe_pc8:dffpipe_ws_dgrp| ; 27 (0)      ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp                       ;
;                   |dffpipe_jd9:dffpipe10|           ; 27 (27)     ; 27           ; 0           ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10 ;
;                |cntr_av7:rdptr_b|                   ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b                                         ;
;                |cntr_av7:wrptr_b|                   ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b                                         ;
;                |dffpipe_gd9:dffpipe_rdusedw|        ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw                              ;
;                |dffpipe_gd9:dffpipe_rs_dbwp|        ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp                              ;
;                |dffpipe_gd9:dffpipe_wr_dbuw|        ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw                              ;
;                |dffpipe_gd9:dffpipe_ws_nbrp|        ; 9 (9)       ; 9            ; 0           ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp                              ;
;                |dpram_0er:fiforam|                  ; 0 (0)       ; 0            ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam                                        ;
;                   |altsyncram_4fc1:altsyncram3|     ; 0 (0)       ; 0            ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3            ;
;       |Sdram_PLL:sdram_pll1|                        ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                               ;
;          |altpll:altpll_component|                  ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                       ;
;       |command:command1|                            ; 66 (66)     ; 48           ; 0           ; 0    ; 0            ; 18 (18)      ; 3 (3)             ; 45 (45)          ; 0 (0)           ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|command:command1                                                                                                                   ;
;       |control_interface:control1|                  ; 79 (79)     ; 55           ; 0           ; 0    ; 0            ; 24 (24)      ; 16 (16)           ; 39 (39)          ; 32 (32)         ; 0 (0)      ; |TR1_CCD|Sdram_Control_4Port:u6|control_interface:control1                                                                                                         ;
;    |VGA_Controller:u1|                              ; 77 (77)     ; 44           ; 0           ; 0    ; 0            ; 33 (33)      ; 14 (14)           ; 30 (30)          ; 28 (28)         ; 0 (0)      ; |TR1_CCD|VGA_Controller:u1                                                                                                                                         ;
;    |VGA_DATA_REQ:u0|                                ; 17 (17)     ; 11           ; 0           ; 0    ; 0            ; 6 (6)        ; 10 (10)           ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |TR1_CCD|VGA_DATA_REQ:u0                                                                                                                                           ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 1278         ; 20           ; 1278         ; 20           ; 25560 ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ALTSYNCRAM  ; M4K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ALTSYNCRAM  ; M4K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ALTSYNCRAM ; M4K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ALTSYNCRAM ; M4K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------+
; State Machine - |TR1_CCD|I2C_CCD_Config:u7|mSetup_ST              ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1102  ;
; Number of registers using Synchronous Clear  ; 123   ;
; Number of registers using Synchronous Load   ; 58    ;
; Number of registers using Asynchronous Clear ; 810   ;
; Number of registers using Asynchronous Load  ; 6     ;
; Number of registers using Clock Enable       ; 228   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK     ; 2       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0 ; 4       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|END      ; 5       ;
; Total number of inverted registers = 3       ;         ;
+----------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |TR1_CCD|CCD_Capture:u3|Y_Cont[6]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|command:command1|SA[0]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|command:command1|SA[3]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|command:command1|command_delay[0]   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|control_interface:control1|timer[5] ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |TR1_CCD|CCD_Capture:u3|X_Cont[4]                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|rRD2_ADDR[16]                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|rRD2_ADDR[13]                       ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|rRD1_ADDR[18]                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|rRD1_ADDR[13]                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|rWR2_ADDR[8]                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|rWR1_ADDR[10]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|command:command1|rp_shift[0]        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |TR1_CCD|RAW2RGB:u4|mCCD_G[1]                                       ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |TR1_CCD|RAW2RGB:u4|mCCD_R[0]                                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|mADDR[22]                           ;
; 64:1               ; 4 bits    ; 168 LEs       ; 32 LEs               ; 136 LEs                ; Yes        ; |TR1_CCD|I2C_CCD_Config:u7|mI2C_DATA[4]                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|CMD[1]                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|mRD                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|WR_MASK[0]                          ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |TR1_CCD|Sdram_Control_4Port:u6|ST[0]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TR1_CCD|SEG7_Driver:u8|mDEC_in[1]                                  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |TR1_CCD|RAW2RGB:u4|add~0                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; from ; to                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated ;
+---------------------------------+-------+---------------------------------------+---------------------------------------+
; Assignment                      ; Value ; from                                  ; to                                    ;
+---------------------------------+-------+---------------------------------------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -                                     ; -                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -                                     ; -                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -                                     ; -                                     ;
; CUT                             ; ON    ; write_delay_cycle                     ; dffpipe_rs_dgwp|dffpipe6|dffe7a       ;
; CUT                             ; ON    ; rdptr_g|power_modified_counter_values ; dffpipe_ws_dgrp|dffpipe10|dffe11a     ;
+---------------------------------+-------+---------------------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                                  ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                   ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                                  ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                   ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; from ; to                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated ;
+---------------------------------+-------+---------------------------------------+---------------------------------------+
; Assignment                      ; Value ; from                                  ; to                                    ;
+---------------------------------+-------+---------------------------------------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -                                     ; -                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -                                     ; -                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -                                     ; -                                     ;
; CUT                             ; ON    ; write_delay_cycle                     ; dffpipe_rs_dgwp|dffpipe6|dffe7a       ;
; CUT                             ; ON    ; rdptr_g|power_modified_counter_values ; dffpipe_ws_dgrp|dffpipe10|dffe11a     ;
+---------------------------------+-------+---------------------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                                  ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                   ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                                  ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                   ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; from ; to                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated ;
+---------------------------------+-------+---------------------------------------+--------------------------------------+
; Assignment                      ; Value ; from                                  ; to                                   ;
+---------------------------------+-------+---------------------------------------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -                                     ; -                                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -                                     ; -                                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -                                     ; -                                    ;
; CUT                             ; ON    ; write_delay_cycle                     ; dffpipe_rs_dgwp|dffpipe6|dffe7a      ;
; CUT                             ; ON    ; rdptr_g|power_modified_counter_values ; dffpipe_ws_dgrp|dffpipe10|dffe11a    ;
+---------------------------------+-------+---------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                                 ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                  ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                                 ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                  ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; from ; to                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated ;
+---------------------------------+-------+---------------------------------------+--------------------------------------+
; Assignment                      ; Value ; from                                  ; to                                   ;
+---------------------------------+-------+---------------------------------------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -                                     ; -                                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -                                     ; -                                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -                                     ; -                                    ;
; CUT                             ; ON    ; write_delay_cycle                     ; dffpipe_rs_dgwp|dffpipe6|dffe7a      ;
; CUT                             ; ON    ; rdptr_g|power_modified_counter_values ; dffpipe_ws_dgrp|dffpipe10|dffe11a    ;
+---------------------------------+-------+---------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; from ; to                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                                 ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                  ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; from ; to                                                                                                                 ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                  ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; from ; to                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Integer                               ;
; H_SYNC_BACK    ; 48    ; Integer                               ;
; H_SYNC_ACT     ; 640   ; Integer                               ;
; H_SYNC_FRONT   ; 16    ; Integer                               ;
; H_SYNC_TOTAL   ; 800   ; Integer                               ;
; V_SYNC_CYC     ; 2     ; Integer                               ;
; V_SYNC_BACK    ; 32    ; Integer                               ;
; V_SYNC_ACT     ; 480   ; Integer                               ;
; V_SYNC_FRONT   ; 11    ; Integer                               ;
; V_SYNC_TOTAL   ; 525   ; Integer                               ;
; X_START        ; 148   ; Integer                               ;
; Y_START        ; 34    ; Integer                               ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------+
; NUMBER_OF_TAPS ; 2              ; Integer                                                                    ;
; TAP_DISTANCE   ; 1280           ; Integer                                                                    ;
; WIDTH          ; 10             ; Integer                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_17i ; Untyped                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Integer                                    ;
; REF_PER        ; 1024  ; Integer                                    ;
; SC_CL          ; 3     ; Integer                                    ;
; SC_RCD         ; 3     ; Integer                                    ;
; SC_RRD         ; 7     ; Integer                                    ;
; SC_PM          ; 1     ; Integer                                    ;
; SC_BL          ; 1     ; Integer                                    ;
; SDR_BL         ; 111   ; Binary                                     ;
; SDR_BT         ; 0     ; Binary                                     ;
; SDR_CL         ; 011   ; Binary                                     ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Integer                                                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK0_MULTIPLY_BY              ; 2                 ; Integer                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK0_DIVIDE_BY                ; 1                 ; Integer                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Integer                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 2                 ; Integer                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Integer                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; -3000             ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Integer                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; 0                 ; Untyped                                                      ;
; C2_USE_CASC_IN                ; 0                 ; Untyped                                                      ;
; C3_USE_CASC_IN                ; 0                 ; Untyped                                                      ;
; C4_USE_CASC_IN                ; 0                 ; Untyped                                                      ;
; C5_USE_CASC_IN                ; 0                 ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone           ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone           ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Integer                                                               ;
; REF_PER        ; 1024  ; Integer                                                               ;
; SC_CL          ; 3     ; Integer                                                               ;
; SC_RCD         ; 3     ; Integer                                                               ;
; SC_RRD         ; 7     ; Integer                                                               ;
; SC_PM          ; 1     ; Integer                                                               ;
; SC_BL          ; 1     ; Integer                                                               ;
; SDR_BL         ; 111   ; Binary                                                                ;
; SDR_BT         ; 0     ; Binary                                                                ;
; SDR_CL         ; 011   ; Binary                                                                ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Integer                                                     ;
; REF_PER        ; 1024  ; Integer                                                     ;
; SC_CL          ; 3     ; Integer                                                     ;
; SC_RCD         ; 3     ; Integer                                                     ;
; SC_RRD         ; 7     ; Integer                                                     ;
; SC_PM          ; 1     ; Integer                                                     ;
; SC_BL          ; 1     ; Integer                                                     ;
; SDR_BL         ; 111   ; Binary                                                      ;
; SDR_BT         ; 0     ; Binary                                                      ;
; SDR_CL         ; 011   ; Binary                                                      ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Integer                                                             ;
; REF_PER        ; 1024  ; Integer                                                             ;
; SC_CL          ; 3     ; Integer                                                             ;
; SC_RCD         ; 3     ; Integer                                                             ;
; SC_RRD         ; 7     ; Integer                                                             ;
; SC_PM          ; 1     ; Integer                                                             ;
; SC_BL          ; 1     ; Integer                                                             ;
; SDR_BL         ; 111   ; Binary                                                              ;
; SDR_BT         ; 0     ; Binary                                                              ;
; SDR_CL         ; 011   ; Binary                                                              ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Integer                                                                    ;
; LPM_NUMWORDS            ; 512         ; Integer                                                                    ;
; LPM_WIDTHU              ; 9           ; Integer                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone     ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_ldb1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Integer                                                                    ;
; LPM_NUMWORDS            ; 512         ; Integer                                                                    ;
; LPM_WIDTHU              ; 9           ; Integer                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone     ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_ldb1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Integer                                                                   ;
; LPM_NUMWORDS            ; 512         ; Integer                                                                   ;
; LPM_WIDTHU              ; 9           ; Integer                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone     ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_ldb1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Integer                                                                   ;
; LPM_NUMWORDS            ; 512         ; Integer                                                                   ;
; LPM_WIDTHU              ; 9           ; Integer                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone     ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_ldb1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u7 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLK_Freq       ; 50000000 ; Integer                            ;
; I2C_Freq       ; 20000    ; Integer                            ;
; LUT_SIZE       ; 17       ; Integer                            ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SEG7_Driver:u8 ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; iCLK_Freq      ; 50000000 ; Integer                         ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                          ;
+----------------------------+-----------------------------------------------------------------+
; Name                       ; Value                                                           ;
+----------------------------+-----------------------------------------------------------------+
; Number of entity instances ; 1                                                               ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                               ;
;     -- TAP_DISTANCE        ; 1280                                                            ;
;     -- WIDTH               ; 10                                                              ;
+----------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 4                                                                     ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/TR1/TR1_CCD_new/TR1_CCD/TR1_CCD.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Apr 04 20:02:42 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TR1_CCD -c TR1_CCD
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/command.v
    Info: Found entity 1: command
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/control_interface.v
    Info: Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/sdr_data_path.v
    Info: Found entity 1: sdr_data_path
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_Control_4Port.v
    Info: Found entity 1: Sdram_Control_4Port
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_FIFO.v
    Info: Found entity 1: Sdram_FIFO
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_PLL.v
    Info: Found entity 1: Sdram_PLL
Info: Found 1 design units, including 1 entities, in source file CCD_Capture.v
    Info: Found entity 1: CCD_Capture
Info: Found 1 design units, including 1 entities, in source file I2C_CCD_Config.v
    Info: Found entity 1: I2C_CCD_Config
Info: Found 1 design units, including 1 entities, in source file I2C_Controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file Line_Buffer.v
    Info: Found entity 1: Line_Buffer
Info: Found 1 design units, including 1 entities, in source file RAW2RGB.v
    Info: Found entity 1: RAW2RGB
Info: Found 1 design units, including 1 entities, in source file Reset_Delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file TR1_CCD.v
    Info: Found entity 1: TR1_CCD
Info: Found 1 design units, including 1 entities, in source file VGA_Controller.v
    Info: Found entity 1: VGA_Controller
Info: Found 1 design units, including 1 entities, in source file VGA_DATA_REQ.v
    Info: Found entity 1: VGA_DATA_REQ
Info: Elaborating entity "TR1_CCD" for the top level hierarchy
Info (10035): Verilog HDL or VHDL information at TR1_CCD.v(100): object "AUD_BCK" declared but not used
Info (10035): Verilog HDL or VHDL information at TR1_CCD.v(101): object "AUD_DATA" declared but not used
Info (10035): Verilog HDL or VHDL information at TR1_CCD.v(102): object "AUD_LRCK" declared but not used
Info (10035): Verilog HDL or VHDL information at TR1_CCD.v(109): object "OSC_27" declared but not used
Info (10035): Verilog HDL or VHDL information at TR1_CCD.v(118): object "TR_TXD" declared but not used
Info (10035): Verilog HDL or VHDL information at TR1_CCD.v(119): object "TR_RXD" declared but not used
Info (10035): Verilog HDL or VHDL information at TR1_CCD.v(141): object "TDI" declared but not used
Info (10035): Verilog HDL or VHDL information at TR1_CCD.v(142): object "TCK" declared but not used
Info (10035): Verilog HDL or VHDL information at TR1_CCD.v(143): object "TCS" declared but not used
Info (10035): Verilog HDL or VHDL information at TR1_CCD.v(144): object "TDO" declared but not used
Info (10035): Verilog HDL or VHDL information at TR1_CCD.v(146): object "JP1" declared but not used
Info (10035): Verilog HDL or VHDL information at TR1_CCD.v(161): object "CCD_FLASH" declared but not used
Warning (10230): Verilog HDL assignment warning at TR1_CCD.v(214): truncated value with size 10 to match size of target (8)
Warning (10034): Output port "AUD_BCK" at TR1_CCD.v(100) has no driver
Warning (10034): Output port "AUD_DATA" at TR1_CCD.v(101) has no driver
Warning (10034): Output port "AUD_LRCK" at TR1_CCD.v(102) has no driver
Warning (10034): Output port "TR_TXD" at TR1_CCD.v(118) has no driver
Warning (10034): Output port "TDO" at TR1_CCD.v(144) has no driver
Info: Elaborating entity "VGA_DATA_REQ" for hierarchy "VGA_DATA_REQ:u0"
Info: Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10036): Verilog HDL or VHDL warning at VGA_Param.h(5): object "H_SYNC_FRONT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VGA_Param.h(11): object "V_SYNC_FRONT" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(74): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(77): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(80): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(98): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(99): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(159): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(185): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)
Info: Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(79): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(83): truncated value with size 32 to match size of target (11)
Info: Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Info: Elaborating entity "Line_Buffer" for hierarchy "RAW2RGB:u4|Line_Buffer:u0"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus51/libraries/megafunctions/altshift_taps.tdf
    Info: Found entity 1: altshift_taps
Info: Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_17i.tdf
    Info: Found entity 1: shift_taps_17i
Info: Elaborating entity "shift_taps_17i" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6av.tdf
    Info: Found entity 1: altsyncram_6av
Info: Elaborating entity "altsyncram_6av" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_flc.tdf
    Info: Found entity 1: cntr_flc
Info: Elaborating entity "cntr_flc" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1"
Info: Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6"
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(30): object "INIT_PER" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(31): object "REF_PER" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(34): object "SC_RRD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(51): object "SDR_BL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(56): object "SDR_BT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(58): object "SDR_CL" assigned a value but never read
Info (10035): Verilog HDL or VHDL information at Sdram_Control_4Port.v(67): object "WR1_MAX_ADDR" declared but not used
Info (10035): Verilog HDL or VHDL information at Sdram_Control_4Port.v(77): object "WR2_MAX_ADDR" declared but not used
Info (10035): Verilog HDL or VHDL information at Sdram_Control_4Port.v(87): object "RD1_MAX_ADDR" declared but not used
Info (10035): Verilog HDL or VHDL information at Sdram_Control_4Port.v(97): object "RD2_MAX_ADDR" declared but not used
Warning (10271): Verilog HDL Case Statement warning at Sdram_Control_4Port.v(342): size of case item expression (32) exceeds the size of the case expression (10)
Warning (10271): Verilog HDL Case Statement warning at Sdram_Control_4Port.v(358): size of case item expression (32) exceeds the size of the case expression (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(368): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(412): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(413): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(414): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(416): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): variable "rWR1_MAX_ADDR" may not be assigned a new value in every possible path through the Always Construct.  Variable "rWR1_MAX_ADDR" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): variable "rWR2_MAX_ADDR" may not be assigned a new value in every possible path through the Always Construct.  Variable "rWR2_MAX_ADDR" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): variable "rRD1_MAX_ADDR" may not be assigned a new value in every possible path through the Always Construct.  Variable "rRD1_MAX_ADDR" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): variable "rRD2_MAX_ADDR" may not be assigned a new value in every possible path through the Always Construct.  Variable "rRD2_MAX_ADDR" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Info: Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus51/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info: Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1"
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(33): object "SC_RCD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(34): object "SC_RRD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(51): object "SDR_BL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(56): object "SDR_BT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(58): object "SDR_CL" assigned a value but never read
Info (10035): Verilog HDL or VHDL information at control_interface.v(28): object "INIT_ACK" declared but not used
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1"
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(30): object "INIT_PER" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(31): object "REF_PER" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(34): object "SC_RRD" assigned a value but never read
Info (10035): Verilog HDL or VHDL information at command.v(32): object "NOP" declared but not used
Info (10035): Verilog HDL or VHDL information at command.v(41): object "PM_DONE" declared but not used
Info (10035): Verilog HDL or VHDL information at command.v(77): object "do_act" declared but not used
Warning (10240): Verilog HDL Always Construct warning at command.v(239): variable "oe_shift" may not be assigned a new value in every possible path through the Always Construct.  Variable "oe_shift" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10240): Verilog HDL Always Construct warning at command.v(239): variable "oe1" may not be assigned a new value in every possible path through the Always Construct.  Variable "oe1" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning (10240): Verilog HDL Always Construct warning at command.v(239): variable "oe2" may not be assigned a new value in every possible path through the Always Construct.  Variable "oe2" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Info: Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(30): object "INIT_PER" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(31): object "REF_PER" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(33): object "SC_RCD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(34): object "SC_RRD" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(51): object "SDR_BL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(56): object "SDR_BT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Sdram_Params.h(58): object "SDR_CL" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "Sdram_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1"
Info: Found 1 design units, including 1 entities, in source file ../../../altera/quartus51/libraries/megafunctions/dcfifo.tdf
    Info: Found entity 1: dcfifo
Info: Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_ldb1.tdf
    Info: Found entity 1: dcfifo_ldb1
Info: Elaborating entity "dcfifo_ldb1" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_ctc.tdf
    Info: Found entity 1: a_fefifo_ctc
Info: Elaborating entity "a_fefifo_ctc" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_htc.tdf
    Info: Found entity 1: a_fefifo_htc
Info: Elaborating entity "a_fefifo_htc" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_q4b.tdf
    Info: Found entity 1: a_gray2bin_q4b
Info: Elaborating entity "a_gray2bin_q4b" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_u06.tdf
    Info: Found entity 1: a_graycounter_u06
Info: Elaborating entity "a_graycounter_u06" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g"
Info: Found 1 design units, including 1 entities, in source file db/dpram_0er.tdf
    Info: Found entity 1: dpram_0er
Info: Elaborating entity "dpram_0er" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4fc1.tdf
    Info: Found entity 1: altsyncram_4fc1
Info: Elaborating entity "altsyncram_4fc1" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf
    Info: Found entity 1: alt_synch_pipe_oc8
Info: Elaborating entity "alt_synch_pipe_oc8" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_pc8.tdf
    Info: Found entity 1: alt_synch_pipe_pc8
Info: Elaborating entity "alt_synch_pipe_pc8" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info: Found entity 1: dffpipe_jd9
Info: Elaborating entity "dffpipe_jd9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_gub.tdf
    Info: Found entity 1: add_sub_gub
Info: Elaborating entity "add_sub_gub" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|add_sub_gub:lpm_add_sub_rd_udwn"
Info: Found 1 design units, including 1 entities, in source file db/cntr_av7.tdf
    Info: Found entity 1: cntr_av7
Info: Elaborating entity "cntr_av7" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b"
Info: Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u7"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(43): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(91): truncated value with size 32 to match size of target (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(103): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(104): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(105): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(106): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(107): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(108): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(109): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(110): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(111): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(112): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(113): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(114): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(115): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(116): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(117): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(118): size of case item expression (32) exceeds the size of the case expression (6)
Warning (10271): Verilog HDL Case Statement warning at I2C_CCD_Config.v(119): size of case item expression (32) exceeds the size of the case expression (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u7|I2C_Controller:u0"
Info (10035): Verilog HDL or VHDL information at I2C_Controller.v(60): object "W_R" declared but not used
Warning (10273): Verilog HDL warning at I2C_Controller.v(61): sign extended using "x" or "z"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Warning (10270): Verilog HDL statement warning at I2C_Controller.v(98): incomplete Case Statement has no default case item
Warning: Using design file SEG7_Driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: SEG7_Driver
Info: Elaborating entity "SEG7_Driver" for hierarchy "SEG7_Driver:u8"
Warning (10271): Verilog HDL Case Statement warning at SEG7_Driver.v(83): size of case item expression (32) exceeds the size of the case expression (2)
Warning (10235): Verilog HDL Always Construct warning at SEG7_Driver.v(83): variable "iDIG" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10271): Verilog HDL Case Statement warning at SEG7_Driver.v(84): size of case item expression (32) exceeds the size of the case expression (2)
Warning (10235): Verilog HDL Always Construct warning at SEG7_Driver.v(84): variable "iDIG" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10271): Verilog HDL Case Statement warning at SEG7_Driver.v(85): size of case item expression (32) exceeds the size of the case expression (2)
Warning (10235): Verilog HDL Always Construct warning at SEG7_Driver.v(85): variable "iDIG" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10271): Verilog HDL Case Statement warning at SEG7_Driver.v(86): size of case item expression (32) exceeds the size of the case expression (2)
Warning (10235): Verilog HDL Always Construct warning at SEG7_Driver.v(86): variable "iDIG" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10271): Verilog HDL Case Statement warning at SEG7_Driver.v(90): size of case item expression (32) exceeds the size of the case expression (2)
Warning (10271): Verilog HDL Case Statement warning at SEG7_Driver.v(91): size of case item expression (32) exceeds the size of the case expression (2)
Warning (10271): Verilog HDL Case Statement warning at SEG7_Driver.v(92): size of case item expression (32) exceeds the size of the case expression (2)
Warning (10271): Verilog HDL Case Statement warning at SEG7_Driver.v(93): size of case item expression (32) exceeds the size of the case expression (2)
Warning: Port "iDIG" on the entity instantiation of "u8" is connected to a signal of width 32. The formal width of the signal in the module is 16.  Extra bits will be driven by GND.
Warning: Port "CMD" on the entity instantiation of "control1" is connected to a signal of width 2. The formal width of the signal in the module is 3.  Extra bits will be driven by GND.
Warning: Port "CS_N" on the entity instantiation of "u6" is connected to a signal of width 1. The formal width of the signal in the module is 2.  Extra bits will be left dangling without any fanout logic.
Warning: Port "RD1_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "RD1_MAX_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "RD2_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "RD2_MAX_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "WR1_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "WR1_DATA" on the entity instantiation of "u6" is connected to a signal of width 15. The formal width of the signal in the module is 16.  Extra bits will be driven by GND.
Warning: Port "WR1_MAX_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "WR2_ADDR" on the entity instantiation of "u6" is connected to a signal of width 22. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "WR2_DATA" on the entity instantiation of "u6" is connected to a signal of width 15. The formal width of the signal in the module is 16.  Extra bits will be driven by GND.
Warning: Port "WR2_MAX_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be driven by GND.
Warning: Port "iX_Cont" on the entity instantiation of "u4" is connected to a signal of width 10. The formal width of the signal in the module is 11.  Extra bits will be driven by GND.
Warning: Port "iY_Cont" on the entity instantiation of "u4" is connected to a signal of width 10. The formal width of the signal in the module is 11.  Extra bits will be driven by GND.
Warning: Port "oX_Cont" on the entity instantiation of "u3" is connected to a signal of width 10. The formal width of the signal in the module is 11.  Extra bits will be left dangling without any fanout logic.
Warning: Port "oY_Cont" on the entity instantiation of "u3" is connected to a signal of width 10. The formal width of the signal in the module is 11.  Extra bits will be left dangling without any fanout logic.
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[0]" with stuck data_in port to stuck value GND
Info: Power-up level of register "Sdram_Control_4Port:u6|rWR1_LENGTH[8]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[8]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "Sdram_Control_4Port:u6|rWR2_LENGTH[8]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[8]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "Sdram_Control_4Port:u6|rRD1_LENGTH[8]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[8]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "Sdram_Control_4Port:u6|rRD2_LENGTH[8]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[8]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "Sdram_Control_4Port:u6|command:command1|CKE" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|command:command1|CKE" with stuck data_in port to stuck value VCC
Info: Power-up level of register "Sdram_Control_4Port:u6|CKE" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|CKE" with stuck data_in port to stuck value VCC
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a0"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a1"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a3"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a4"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a5"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a10"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a12"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a13"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a14"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a15"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a0"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a1"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a3"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a4"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a5"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a10"
        Warning: Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a15"
Info: Power-up level of register "I2C_CCD_Config:u7|mI2C_DATA[23]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[23]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[22]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:u7|mI2C_DATA[21]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[21]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "I2C_CCD_Config:u7|mI2C_DATA[20]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[20]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "I2C_CCD_Config:u7|mI2C_DATA[19]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[19]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[18]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:u7|mI2C_DATA[17]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[17]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:u7|mI2C_DATA[16]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[22]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[21]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[21]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[20]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[20]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[19]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[19]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[18]" with stuck data_in port to stuck value GND
Info: Power-up level of register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]" with stuck data_in port to stuck value VCC
Warning: Reduced register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[16]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[0]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "Sdram_Control_4Port:u6|DQM[0]" merged to single register "Sdram_Control_4Port:u6|DQM[1]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[8]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[8]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[7]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[7]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[6]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[5]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[5]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[4]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[4]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[3]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[2]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[2]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[1]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[1]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[0]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[0]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[8]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[8]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[7]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[7]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[6]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[5]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[5]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[4]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[4]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[3]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[2]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[2]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[1]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[1]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[0]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[0]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[8]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[8]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[7]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[7]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[6]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[5]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[5]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[4]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[4]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[3]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[3]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[2]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[2]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[1]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[1]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[0]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[0]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[8]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[8]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[7]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[7]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[6]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[5]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[5]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[4]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[4]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[3]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[3]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[2]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[2]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[1]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[1]"
    Info: Duplicate register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[0]" merged to single register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[0]"
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "I2C_CCD_Config:u7|mI2C_DATA[14]" merged to single register "I2C_CCD_Config:u7|mI2C_DATA[15]"
    Info: Duplicate register "I2C_CCD_Config:u7|mI2C_DATA[12]" merged to single register "I2C_CCD_Config:u7|mI2C_DATA[15]"
    Info: Duplicate register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[14]" merged to single register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]"
    Info: Duplicate register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]" merged to single register "I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]"
Info: Power-up level of register "Sdram_Control_4Port:u6|mLENGTH[8]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[8]" with stuck data_in port to stuck value VCC
Info: State machine "|TR1_CCD|I2C_CCD_Config:u7|mSetup_ST" contains 3 states
Info: Selected Auto state machine encoding method for state machine "|TR1_CCD|I2C_CCD_Config:u7|mSetup_ST"
Info: Encoding result for state machine "|TR1_CCD|I2C_CCD_Config:u7|mSetup_ST"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "I2C_CCD_Config:u7|mSetup_ST.0000"
        Info: Encoded state bit "I2C_CCD_Config:u7|mSetup_ST.0010"
        Info: Encoded state bit "I2C_CCD_Config:u7|mSetup_ST.0001"
    Info: State "|TR1_CCD|I2C_CCD_Config:u7|mSetup_ST.0000" uses code string "000"
    Info: State "|TR1_CCD|I2C_CCD_Config:u7|mSetup_ST.0001" uses code string "101"
    Info: State "|TR1_CCD|I2C_CCD_Config:u7|mSetup_ST.0010" uses code string "110"
Warning: Replaced VCC or GND feeding tri-state bus JP2[5]~3 with an always-enabled tri-state buffer
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "JP2[31]" is moved to its source
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "JP2[1]~26"
    Warning: Node "JP2[2]~27"
    Warning: Node "JP2[3]~28"
    Warning: Node "JP2[4]~29"
    Warning: Node "JP2[5]~66"
    Warning: Node "JP2[6]~30"
    Warning: Node "JP2[7]~31"
    Warning: Node "JP2[8]~32"
    Warning: Node "JP2[31]~62"
    Warning: Node "JP2[34]~65"
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "TR_TXD" stuck at GND
    Warning: Pin "TVRES" stuck at VCC
    Warning: Pin "SD_CKE" stuck at VCC
    Warning: Pin "CF_CS0_N" stuck at VCC
    Warning: Pin "CF_CS1_N" stuck at VCC
    Warning: Pin "FL_CE_N" stuck at VCC
    Warning: Pin "TDO" stuck at GND
    Warning: Pin "AUD_BCK" stuck at GND
    Warning: Pin "AUD_DATA" stuck at GND
    Warning: Pin "AUD_LRCK" stuck at GND
Info: Registers with preset signals will power-up high
Warning: Design contains 9 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "OSC_27"
    Warning: No output dependent on input pin "KEY[4]"
    Warning: No output dependent on input pin "KEY[5]"
    Warning: No output dependent on input pin "KEY[6]"
    Warning: No output dependent on input pin "KEY[7]"
    Warning: No output dependent on input pin "TR_RXD"
    Warning: No output dependent on input pin "TDI"
    Warning: No output dependent on input pin "TCK"
    Warning: No output dependent on input pin "TCS"
Info: Implemented 1717 device resources after synthesis - the final resource count might be different
    Info: Implemented 14 input pins
    Info: Implemented 57 output pins
    Info: Implemented 88 bidirectional pins
    Info: Implemented 1493 logic cells
    Info: Implemented 64 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 279 warnings
    Info: Processing ended: Tue Apr 04 20:03:13 2006
    Info: Elapsed time: 00:00:32


