$date
	Wed Jan  7 11:05:09 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # clk1 $end
$var wire 1 $ clk2 $end
$var reg 5 % y [4:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1001 %
1$
1#
b101 "
b100 !
$end
#10000
0$
0#
#20000
1$
1#
#30000
0$
0#
#40000
1$
1#
#50000
0$
0#
#60000
1$
1#
#70000
0$
0#
#80000
1$
1#
#90000
0$
0#
#100000
1$
1#
#110000
0$
0#
#120000
1$
1#
#130000
0$
0#
#140000
1$
1#
#150000
0$
0#
#160000
1$
1#
#170000
0$
0#
#180000
1$
1#
#190000
0$
0#
#200000
1$
1#
#210000
0$
0#
#220000
