// Seed: 1955590543
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    input wor id_2,
    input wor id_3,
    output supply1 id_4
);
  tri1 id_6 = 1;
  assign id_1 = -1;
  assign id_1 = -1;
  parameter id_7 = 1;
  wire id_8;
  wire [-1 : -1] id_9, id_10;
endmodule
macromodule module_1 (
    input uwire id_0
    , id_12,
    output supply1 id_1,
    input tri1 id_2,
    input uwire id_3
    , id_13,
    output uwire id_4,
    input wire id_5,
    output tri0 id_6,
    input supply0 id_7,
    output supply0 id_8,
    input tri0 id_9,
    output uwire id_10
);
  logic id_14;
  ;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_5,
      id_9,
      id_8
  );
endmodule
