# SystemVerilog
## 1. [Introduction to SystemVerilog](SystemVerilog/chapter_00001.md)
  - What is SystemVerilog?
  - History of SystemVerilog
  - Use Cases of SystemVerilog
  - Advantages of SystemVerilog
  - Key Features of SystemVerilog
## 2. [Built-in System Tasks and System Functions in SystemVerilog](SystemVerilog/chapter_00002.md)
  - **Display Tasks**  
  - **Wavedump Tasks**  
  - **Time-Related Functions**  
  - **Simulation Control Tasks**  
  - **Exercises with Solutions**  
## 3. [Data Types in SystemVerilog](SystemVerilog/chapter_00003.md)
  - **Built-in Data Types**  
  - **Advanced Built-in Types**  
  - **User-Defined Data Types**  
  - **Packed vs. Unpacked Arrays**  
  - **Exercises & Solutions**  
## 4. [Array](SystemVerilog/chapter_00004.md)
  - Introduction
  - Packed and Unpacked Arrays
  - Fixed Size Array
  - Dynamic Array
  - Associative Array
  - Queue
  - Exercises
## 5. [Array Manipulation](SystemVerilog/chapter_00005.md)
  - Introduction
  - Methods for Array Manipulation
  - Examples
  - Exercises
## 6. [Operators](SystemVerilog/chapter_00006.md)
  - Introduction
  - Arithmetic Operators
  - Logical Operators
  - Bitwise Operators
  - Reduction Operators
  - Comparison Operators
  - Exercises
## 7. [Control Flow](SystemVerilog/chapter_00007.md)
  - Introduction
  - Conditional Statements
  - Case Statements
  - Loops
  - Exercises
## 8. [Procedural Blocks](SystemVerilog/chapter_00008.md)
  - Introduction
  - Initial Blocks
  - Final Blocks
  - Always Blocks
  - Assignments
  - Exercises
## 9. [Tasks and Functions](SystemVerilog/chapter_00009.md)
  - Introduction
  - Differences between Tasks and Functions
  - Defining and Using Tasks
  - Defining and Using Functions
  - Static and Automatic
  - Return Type
  - Exercises
## 10. [Interprocess Communications](SystemVerilog/chapter_00010.md)
  - Introduction
  - Mailbox
  - Semaphore
  - Exercises
## 11. [Interfaces](SystemVerilog/chapter_00011.md)
  - Introduction
  - Defining Interfaces
  - Using Interfaces in Modules
  - Modport
  - Exercises
## 12. [Modules](SystemVerilog/chapter_00012.md)
  - Introduction
  - Module Definition
  - Ports and Parameters
  - Instantiating Modules
  - Hierarchical Design
  - Exercises
## 13. [Randomization](SystemVerilog/chapter_00013.md)
  - Introduction
  - Random Variables
  - Constraints
  - Randomization Methods
  - Exercises
## 14. [Classes](SystemVerilog/chapter_00014.md)
  - Introduction
  - Defining Classes
  - Creating Objects
  - Inheritance
  - Polymorphism
  - Encapsulation
  - Randomization
  - Exercises
## 15. [Package](SystemVerilog/chapter_00015.md)
  - Introduction
  - Defining Packages
  - Importing Packages
  - Package Scope
  - Exporting Packages
  - Exercises
## 16. [File Operators](SystemVerilog/chapter_00016.md)
  - Introduction
  - File Reading
  - File Writing
  - File Handling Functions
  - Exercises
## 17. [SystemVerilog Assertions (SVA)](SystemVerilog/chapter_00017.md)
  - Introduction
  - Immediate Assertions
  - Concurrent Assertions
  - Assertion Severity Levels
  - Cover Properties
  - Exercises
## 18. [Coverage](SystemVerilog/chapter_00018.md)
  - Introduction
  - Code Coverage
  - Functional Coverage
  - Exercises
