# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.29

# Default target executed when no arguments are given to make.
default_target: all
.PHONY : default_target

# Allow only one "make -f Makefile2" at a time, but pass parallelism.
.NOTPARALLEL:

#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:

# Disable VCS-based implicit rules.
% : %,v

# Disable VCS-based implicit rules.
% : RCS/%

# Disable VCS-based implicit rules.
% : RCS/%,v

# Disable VCS-based implicit rules.
% : SCCS/s.%

# Disable VCS-based implicit rules.
% : s.%

.SUFFIXES: .hpux_make_needs_suffix_list

# Command-line flag to silence nested $(MAKE).
$(VERBOSE)MAKESILENT = -s

#Suppress display of executed commands.
$(VERBOSE).SILENT:

# A target that is always out of date.
cmake_force:
.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /nix/store/q1nssraba326p2kp6627hldd2bhg254c-cmake-3.29.2/bin/cmake

# The command to remove a file.
RM = /nix/store/q1nssraba326p2kp6627hldd2bhg254c-cmake-3.29.2/bin/cmake -E rm -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /home/runner/workspace/irata

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /home/runner/workspace/irata/build_nosani

#=============================================================================
# Targets provided globally by CMake.

# Special rule for the target test
test:
	@$(CMAKE_COMMAND) -E cmake_echo_color "--switch=$(COLOR)" --cyan "Running tests..."
	/nix/store/q1nssraba326p2kp6627hldd2bhg254c-cmake-3.29.2/bin/ctest --force-new-ctest-process $(ARGS)
.PHONY : test

# Special rule for the target test
test/fast: test
.PHONY : test/fast

# Special rule for the target edit_cache
edit_cache:
	@$(CMAKE_COMMAND) -E cmake_echo_color "--switch=$(COLOR)" --cyan "No interactive CMake dialog available..."
	/nix/store/q1nssraba326p2kp6627hldd2bhg254c-cmake-3.29.2/bin/cmake -E echo No\ interactive\ CMake\ dialog\ available.
.PHONY : edit_cache

# Special rule for the target edit_cache
edit_cache/fast: edit_cache
.PHONY : edit_cache/fast

# Special rule for the target rebuild_cache
rebuild_cache:
	@$(CMAKE_COMMAND) -E cmake_echo_color "--switch=$(COLOR)" --cyan "Running CMake to regenerate build system..."
	/nix/store/q1nssraba326p2kp6627hldd2bhg254c-cmake-3.29.2/bin/cmake --regenerate-during-build -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR)
.PHONY : rebuild_cache

# Special rule for the target rebuild_cache
rebuild_cache/fast: rebuild_cache
.PHONY : rebuild_cache/fast

# Special rule for the target list_install_components
list_install_components:
	@$(CMAKE_COMMAND) -E cmake_echo_color "--switch=$(COLOR)" --cyan "Available install components are: \"gmock\" \"gtest\""
.PHONY : list_install_components

# Special rule for the target list_install_components
list_install_components/fast: list_install_components
.PHONY : list_install_components/fast

# Special rule for the target install
install: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color "--switch=$(COLOR)" --cyan "Install the project..."
	/nix/store/q1nssraba326p2kp6627hldd2bhg254c-cmake-3.29.2/bin/cmake -P cmake_install.cmake
.PHONY : install

# Special rule for the target install
install/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color "--switch=$(COLOR)" --cyan "Install the project..."
	/nix/store/q1nssraba326p2kp6627hldd2bhg254c-cmake-3.29.2/bin/cmake -P cmake_install.cmake
.PHONY : install/fast

# Special rule for the target install/local
install/local: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color "--switch=$(COLOR)" --cyan "Installing only the local directory..."
	/nix/store/q1nssraba326p2kp6627hldd2bhg254c-cmake-3.29.2/bin/cmake -DCMAKE_INSTALL_LOCAL_ONLY=1 -P cmake_install.cmake
.PHONY : install/local

# Special rule for the target install/local
install/local/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color "--switch=$(COLOR)" --cyan "Installing only the local directory..."
	/nix/store/q1nssraba326p2kp6627hldd2bhg254c-cmake-3.29.2/bin/cmake -DCMAKE_INSTALL_LOCAL_ONLY=1 -P cmake_install.cmake
.PHONY : install/local/fast

# Special rule for the target install/strip
install/strip: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color "--switch=$(COLOR)" --cyan "Installing the project stripped..."
	/nix/store/q1nssraba326p2kp6627hldd2bhg254c-cmake-3.29.2/bin/cmake -DCMAKE_INSTALL_DO_STRIP=1 -P cmake_install.cmake
.PHONY : install/strip

# Special rule for the target install/strip
install/strip/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color "--switch=$(COLOR)" --cyan "Installing the project stripped..."
	/nix/store/q1nssraba326p2kp6627hldd2bhg254c-cmake-3.29.2/bin/cmake -DCMAKE_INSTALL_DO_STRIP=1 -P cmake_install.cmake
.PHONY : install/strip/fast

# The main all target
all: cmake_check_build_system
	cd /home/runner/workspace/irata/build_nosani && $(CMAKE_COMMAND) -E cmake_progress_start /home/runner/workspace/irata/build_nosani/CMakeFiles /home/runner/workspace/irata/build_nosani/sim//CMakeFiles/progress.marks
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 sim/all
	$(CMAKE_COMMAND) -E cmake_progress_start /home/runner/workspace/irata/build_nosani/CMakeFiles 0
.PHONY : all

# The main clean target
clean:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 sim/clean
.PHONY : clean

# The main clean target
clean/fast: clean
.PHONY : clean/fast

# Prepare targets for installation.
preinstall: all
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 sim/preinstall
.PHONY : preinstall

# Prepare targets for installation.
preinstall/fast:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 sim/preinstall
.PHONY : preinstall/fast

# clear depends
depend:
	cd /home/runner/workspace/irata/build_nosani && $(CMAKE_COMMAND) -P /home/runner/workspace/irata/build_nosani/CMakeFiles/VerifyGlobs.cmake
	cd /home/runner/workspace/irata/build_nosani && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1
.PHONY : depend

# Convenience name for target.
sim/CMakeFiles/irata_sim.dir/rule:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 sim/CMakeFiles/irata_sim.dir/rule
.PHONY : sim/CMakeFiles/irata_sim.dir/rule

# Convenience name for target.
irata_sim: sim/CMakeFiles/irata_sim.dir/rule
.PHONY : irata_sim

# fast build rule for target.
irata_sim/fast:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/build
.PHONY : irata_sim/fast

# Convenience name for target.
sim/CMakeFiles/sim_tests.dir/rule:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 sim/CMakeFiles/sim_tests.dir/rule
.PHONY : sim/CMakeFiles/sim_tests.dir/rule

# Convenience name for target.
sim_tests: sim/CMakeFiles/sim_tests.dir/rule
.PHONY : sim_tests

# fast build rule for target.
sim_tests/fast:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/build
.PHONY : sim_tests/fast

# Convenience name for target.
sim/CMakeFiles/sim.dir/rule:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 sim/CMakeFiles/sim.dir/rule
.PHONY : sim/CMakeFiles/sim.dir/rule

# Convenience name for target.
sim: sim/CMakeFiles/sim.dir/rule
.PHONY : sim

# fast build rule for target.
sim/fast:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim.dir/build.make sim/CMakeFiles/sim.dir/build
.PHONY : sim/fast

# Convenience name for target.
sim/CMakeFiles/microcode.dir/rule:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 sim/CMakeFiles/microcode.dir/rule
.PHONY : sim/CMakeFiles/microcode.dir/rule

# Convenience name for target.
microcode: sim/CMakeFiles/microcode.dir/rule
.PHONY : microcode

# fast build rule for target.
microcode/fast:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/microcode.dir/build.make sim/CMakeFiles/microcode.dir/build
.PHONY : microcode/fast

microcode.o: microcode.cpp.o
.PHONY : microcode.o

# target to build an object file
microcode.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/microcode.dir/build.make sim/CMakeFiles/microcode.dir/microcode.cpp.o
.PHONY : microcode.cpp.o

microcode.i: microcode.cpp.i
.PHONY : microcode.i

# target to preprocess a source file
microcode.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/microcode.dir/build.make sim/CMakeFiles/microcode.dir/microcode.cpp.i
.PHONY : microcode.cpp.i

microcode.s: microcode.cpp.s
.PHONY : microcode.s

# target to generate assembly for a file
microcode.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/microcode.dir/build.make sim/CMakeFiles/microcode.dir/microcode.cpp.s
.PHONY : microcode.cpp.s

sim.o: sim.cpp.o
.PHONY : sim.o

# target to build an object file
sim.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim.dir/build.make sim/CMakeFiles/sim.dir/sim.cpp.o
.PHONY : sim.cpp.o

sim.i: sim.cpp.i
.PHONY : sim.i

# target to preprocess a source file
sim.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim.dir/build.make sim/CMakeFiles/sim.dir/sim.cpp.i
.PHONY : sim.cpp.i

sim.s: sim.cpp.s
.PHONY : sim.s

# target to generate assembly for a file
sim.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim.dir/build.make sim/CMakeFiles/sim.dir/sim.cpp.s
.PHONY : sim.cpp.s

src/components/alu/add.o: src/components/alu/add.cpp.o
.PHONY : src/components/alu/add.o

# target to build an object file
src/components/alu/add.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/add.cpp.o
.PHONY : src/components/alu/add.cpp.o

src/components/alu/add.i: src/components/alu/add.cpp.i
.PHONY : src/components/alu/add.i

# target to preprocess a source file
src/components/alu/add.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/add.cpp.i
.PHONY : src/components/alu/add.cpp.i

src/components/alu/add.s: src/components/alu/add.cpp.s
.PHONY : src/components/alu/add.s

# target to generate assembly for a file
src/components/alu/add.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/add.cpp.s
.PHONY : src/components/alu/add.cpp.s

src/components/alu/address_add.o: src/components/alu/address_add.cpp.o
.PHONY : src/components/alu/address_add.o

# target to build an object file
src/components/alu/address_add.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/address_add.cpp.o
.PHONY : src/components/alu/address_add.cpp.o

src/components/alu/address_add.i: src/components/alu/address_add.cpp.i
.PHONY : src/components/alu/address_add.i

# target to preprocess a source file
src/components/alu/address_add.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/address_add.cpp.i
.PHONY : src/components/alu/address_add.cpp.i

src/components/alu/address_add.s: src/components/alu/address_add.cpp.s
.PHONY : src/components/alu/address_add.s

# target to generate assembly for a file
src/components/alu/address_add.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/address_add.cpp.s
.PHONY : src/components/alu/address_add.cpp.s

src/components/alu/alu.o: src/components/alu/alu.cpp.o
.PHONY : src/components/alu/alu.o

# target to build an object file
src/components/alu/alu.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/alu.cpp.o
.PHONY : src/components/alu/alu.cpp.o

src/components/alu/alu.i: src/components/alu/alu.cpp.i
.PHONY : src/components/alu/alu.i

# target to preprocess a source file
src/components/alu/alu.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/alu.cpp.i
.PHONY : src/components/alu/alu.cpp.i

src/components/alu/alu.s: src/components/alu/alu.cpp.s
.PHONY : src/components/alu/alu.s

# target to generate assembly for a file
src/components/alu/alu.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/alu.cpp.s
.PHONY : src/components/alu/alu.cpp.s

src/components/alu/and.o: src/components/alu/and.cpp.o
.PHONY : src/components/alu/and.o

# target to build an object file
src/components/alu/and.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/and.cpp.o
.PHONY : src/components/alu/and.cpp.o

src/components/alu/and.i: src/components/alu/and.cpp.i
.PHONY : src/components/alu/and.i

# target to preprocess a source file
src/components/alu/and.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/and.cpp.i
.PHONY : src/components/alu/and.cpp.i

src/components/alu/and.s: src/components/alu/and.cpp.s
.PHONY : src/components/alu/and.s

# target to generate assembly for a file
src/components/alu/and.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/and.cpp.s
.PHONY : src/components/alu/and.cpp.s

src/components/alu/module.o: src/components/alu/module.cpp.o
.PHONY : src/components/alu/module.o

# target to build an object file
src/components/alu/module.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/module.cpp.o
.PHONY : src/components/alu/module.cpp.o

src/components/alu/module.i: src/components/alu/module.cpp.i
.PHONY : src/components/alu/module.i

# target to preprocess a source file
src/components/alu/module.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/module.cpp.i
.PHONY : src/components/alu/module.cpp.i

src/components/alu/module.s: src/components/alu/module.cpp.s
.PHONY : src/components/alu/module.s

# target to generate assembly for a file
src/components/alu/module.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/module.cpp.s
.PHONY : src/components/alu/module.cpp.s

src/components/alu/or.o: src/components/alu/or.cpp.o
.PHONY : src/components/alu/or.o

# target to build an object file
src/components/alu/or.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/or.cpp.o
.PHONY : src/components/alu/or.cpp.o

src/components/alu/or.i: src/components/alu/or.cpp.i
.PHONY : src/components/alu/or.i

# target to preprocess a source file
src/components/alu/or.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/or.cpp.i
.PHONY : src/components/alu/or.cpp.i

src/components/alu/or.s: src/components/alu/or.cpp.s
.PHONY : src/components/alu/or.s

# target to generate assembly for a file
src/components/alu/or.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/or.cpp.s
.PHONY : src/components/alu/or.cpp.s

src/components/alu/rotate_left.o: src/components/alu/rotate_left.cpp.o
.PHONY : src/components/alu/rotate_left.o

# target to build an object file
src/components/alu/rotate_left.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/rotate_left.cpp.o
.PHONY : src/components/alu/rotate_left.cpp.o

src/components/alu/rotate_left.i: src/components/alu/rotate_left.cpp.i
.PHONY : src/components/alu/rotate_left.i

# target to preprocess a source file
src/components/alu/rotate_left.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/rotate_left.cpp.i
.PHONY : src/components/alu/rotate_left.cpp.i

src/components/alu/rotate_left.s: src/components/alu/rotate_left.cpp.s
.PHONY : src/components/alu/rotate_left.s

# target to generate assembly for a file
src/components/alu/rotate_left.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/rotate_left.cpp.s
.PHONY : src/components/alu/rotate_left.cpp.s

src/components/alu/rotate_right.o: src/components/alu/rotate_right.cpp.o
.PHONY : src/components/alu/rotate_right.o

# target to build an object file
src/components/alu/rotate_right.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/rotate_right.cpp.o
.PHONY : src/components/alu/rotate_right.cpp.o

src/components/alu/rotate_right.i: src/components/alu/rotate_right.cpp.i
.PHONY : src/components/alu/rotate_right.i

# target to preprocess a source file
src/components/alu/rotate_right.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/rotate_right.cpp.i
.PHONY : src/components/alu/rotate_right.cpp.i

src/components/alu/rotate_right.s: src/components/alu/rotate_right.cpp.s
.PHONY : src/components/alu/rotate_right.s

# target to generate assembly for a file
src/components/alu/rotate_right.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/rotate_right.cpp.s
.PHONY : src/components/alu/rotate_right.cpp.s

src/components/alu/shift_left.o: src/components/alu/shift_left.cpp.o
.PHONY : src/components/alu/shift_left.o

# target to build an object file
src/components/alu/shift_left.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/shift_left.cpp.o
.PHONY : src/components/alu/shift_left.cpp.o

src/components/alu/shift_left.i: src/components/alu/shift_left.cpp.i
.PHONY : src/components/alu/shift_left.i

# target to preprocess a source file
src/components/alu/shift_left.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/shift_left.cpp.i
.PHONY : src/components/alu/shift_left.cpp.i

src/components/alu/shift_left.s: src/components/alu/shift_left.cpp.s
.PHONY : src/components/alu/shift_left.s

# target to generate assembly for a file
src/components/alu/shift_left.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/shift_left.cpp.s
.PHONY : src/components/alu/shift_left.cpp.s

src/components/alu/shift_right.o: src/components/alu/shift_right.cpp.o
.PHONY : src/components/alu/shift_right.o

# target to build an object file
src/components/alu/shift_right.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/shift_right.cpp.o
.PHONY : src/components/alu/shift_right.cpp.o

src/components/alu/shift_right.i: src/components/alu/shift_right.cpp.i
.PHONY : src/components/alu/shift_right.i

# target to preprocess a source file
src/components/alu/shift_right.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/shift_right.cpp.i
.PHONY : src/components/alu/shift_right.cpp.i

src/components/alu/shift_right.s: src/components/alu/shift_right.cpp.s
.PHONY : src/components/alu/shift_right.s

# target to generate assembly for a file
src/components/alu/shift_right.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/shift_right.cpp.s
.PHONY : src/components/alu/shift_right.cpp.s

src/components/alu/subtract.o: src/components/alu/subtract.cpp.o
.PHONY : src/components/alu/subtract.o

# target to build an object file
src/components/alu/subtract.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/subtract.cpp.o
.PHONY : src/components/alu/subtract.cpp.o

src/components/alu/subtract.i: src/components/alu/subtract.cpp.i
.PHONY : src/components/alu/subtract.i

# target to preprocess a source file
src/components/alu/subtract.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/subtract.cpp.i
.PHONY : src/components/alu/subtract.cpp.i

src/components/alu/subtract.s: src/components/alu/subtract.cpp.s
.PHONY : src/components/alu/subtract.s

# target to generate assembly for a file
src/components/alu/subtract.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/subtract.cpp.s
.PHONY : src/components/alu/subtract.cpp.s

src/components/alu/xor.o: src/components/alu/xor.cpp.o
.PHONY : src/components/alu/xor.o

# target to build an object file
src/components/alu/xor.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/xor.cpp.o
.PHONY : src/components/alu/xor.cpp.o

src/components/alu/xor.i: src/components/alu/xor.cpp.i
.PHONY : src/components/alu/xor.i

# target to preprocess a source file
src/components/alu/xor.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/xor.cpp.i
.PHONY : src/components/alu/xor.cpp.i

src/components/alu/xor.s: src/components/alu/xor.cpp.s
.PHONY : src/components/alu/xor.s

# target to generate assembly for a file
src/components/alu/xor.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/alu/xor.cpp.s
.PHONY : src/components/alu/xor.cpp.s

src/components/bus.o: src/components/bus.cpp.o
.PHONY : src/components/bus.o

# target to build an object file
src/components/bus.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/bus.cpp.o
.PHONY : src/components/bus.cpp.o

src/components/bus.i: src/components/bus.cpp.i
.PHONY : src/components/bus.i

# target to preprocess a source file
src/components/bus.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/bus.cpp.i
.PHONY : src/components/bus.cpp.i

src/components/bus.s: src/components/bus.cpp.s
.PHONY : src/components/bus.s

# target to generate assembly for a file
src/components/bus.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/bus.cpp.s
.PHONY : src/components/bus.cpp.s

src/components/component.o: src/components/component.cpp.o
.PHONY : src/components/component.o

# target to build an object file
src/components/component.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/component.cpp.o
.PHONY : src/components/component.cpp.o

src/components/component.i: src/components/component.cpp.i
.PHONY : src/components/component.i

# target to preprocess a source file
src/components/component.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/component.cpp.i
.PHONY : src/components/component.cpp.i

src/components/component.s: src/components/component.cpp.s
.PHONY : src/components/component.s

# target to generate assembly for a file
src/components/component.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/component.cpp.s
.PHONY : src/components/component.cpp.s

src/components/control.o: src/components/control.cpp.o
.PHONY : src/components/control.o

# target to build an object file
src/components/control.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/control.cpp.o
.PHONY : src/components/control.cpp.o

src/components/control.i: src/components/control.cpp.i
.PHONY : src/components/control.i

# target to preprocess a source file
src/components/control.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/control.cpp.i
.PHONY : src/components/control.cpp.i

src/components/control.s: src/components/control.cpp.s
.PHONY : src/components/control.s

# target to generate assembly for a file
src/components/control.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/control.cpp.s
.PHONY : src/components/control.cpp.s

src/components/controller/complete_statuses.o: src/components/controller/complete_statuses.cpp.o
.PHONY : src/components/controller/complete_statuses.o

# target to build an object file
src/components/controller/complete_statuses.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/complete_statuses.cpp.o
.PHONY : src/components/controller/complete_statuses.cpp.o

src/components/controller/complete_statuses.i: src/components/controller/complete_statuses.cpp.i
.PHONY : src/components/controller/complete_statuses.i

# target to preprocess a source file
src/components/controller/complete_statuses.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/complete_statuses.cpp.i
.PHONY : src/components/controller/complete_statuses.cpp.i

src/components/controller/complete_statuses.s: src/components/controller/complete_statuses.cpp.s
.PHONY : src/components/controller/complete_statuses.s

# target to generate assembly for a file
src/components/controller/complete_statuses.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/complete_statuses.cpp.s
.PHONY : src/components/controller/complete_statuses.cpp.s

src/components/controller/control_encoder.o: src/components/controller/control_encoder.cpp.o
.PHONY : src/components/controller/control_encoder.o

# target to build an object file
src/components/controller/control_encoder.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/control_encoder.cpp.o
.PHONY : src/components/controller/control_encoder.cpp.o

src/components/controller/control_encoder.i: src/components/controller/control_encoder.cpp.i
.PHONY : src/components/controller/control_encoder.i

# target to preprocess a source file
src/components/controller/control_encoder.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/control_encoder.cpp.i
.PHONY : src/components/controller/control_encoder.cpp.i

src/components/controller/control_encoder.s: src/components/controller/control_encoder.cpp.s
.PHONY : src/components/controller/control_encoder.s

# target to generate assembly for a file
src/components/controller/control_encoder.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/control_encoder.cpp.s
.PHONY : src/components/controller/control_encoder.cpp.s

src/components/controller/controller.o: src/components/controller/controller.cpp.o
.PHONY : src/components/controller/controller.o

# target to build an object file
src/components/controller/controller.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/controller.cpp.o
.PHONY : src/components/controller/controller.cpp.o

src/components/controller/controller.i: src/components/controller/controller.cpp.i
.PHONY : src/components/controller/controller.i

# target to preprocess a source file
src/components/controller/controller.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/controller.cpp.i
.PHONY : src/components/controller/controller.cpp.i

src/components/controller/controller.s: src/components/controller/controller.cpp.s
.PHONY : src/components/controller/controller.s

# target to generate assembly for a file
src/components/controller/controller.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/controller.cpp.s
.PHONY : src/components/controller/controller.cpp.s

src/components/controller/instruction_encoder.o: src/components/controller/instruction_encoder.cpp.o
.PHONY : src/components/controller/instruction_encoder.o

# target to build an object file
src/components/controller/instruction_encoder.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/instruction_encoder.cpp.o
.PHONY : src/components/controller/instruction_encoder.cpp.o

src/components/controller/instruction_encoder.i: src/components/controller/instruction_encoder.cpp.i
.PHONY : src/components/controller/instruction_encoder.i

# target to preprocess a source file
src/components/controller/instruction_encoder.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/instruction_encoder.cpp.i
.PHONY : src/components/controller/instruction_encoder.cpp.i

src/components/controller/instruction_encoder.s: src/components/controller/instruction_encoder.cpp.s
.PHONY : src/components/controller/instruction_encoder.s

# target to generate assembly for a file
src/components/controller/instruction_encoder.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/instruction_encoder.cpp.s
.PHONY : src/components/controller/instruction_encoder.cpp.s

src/components/controller/instruction_memory.o: src/components/controller/instruction_memory.cpp.o
.PHONY : src/components/controller/instruction_memory.o

# target to build an object file
src/components/controller/instruction_memory.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/instruction_memory.cpp.o
.PHONY : src/components/controller/instruction_memory.cpp.o

src/components/controller/instruction_memory.i: src/components/controller/instruction_memory.cpp.i
.PHONY : src/components/controller/instruction_memory.i

# target to preprocess a source file
src/components/controller/instruction_memory.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/instruction_memory.cpp.i
.PHONY : src/components/controller/instruction_memory.cpp.i

src/components/controller/instruction_memory.s: src/components/controller/instruction_memory.cpp.s
.PHONY : src/components/controller/instruction_memory.s

# target to generate assembly for a file
src/components/controller/instruction_memory.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/instruction_memory.cpp.s
.PHONY : src/components/controller/instruction_memory.cpp.s

src/components/controller/partial_statuses.o: src/components/controller/partial_statuses.cpp.o
.PHONY : src/components/controller/partial_statuses.o

# target to build an object file
src/components/controller/partial_statuses.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/partial_statuses.cpp.o
.PHONY : src/components/controller/partial_statuses.cpp.o

src/components/controller/partial_statuses.i: src/components/controller/partial_statuses.cpp.i
.PHONY : src/components/controller/partial_statuses.i

# target to preprocess a source file
src/components/controller/partial_statuses.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/partial_statuses.cpp.i
.PHONY : src/components/controller/partial_statuses.cpp.i

src/components/controller/partial_statuses.s: src/components/controller/partial_statuses.cpp.s
.PHONY : src/components/controller/partial_statuses.s

# target to generate assembly for a file
src/components/controller/partial_statuses.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/partial_statuses.cpp.s
.PHONY : src/components/controller/partial_statuses.cpp.s

src/components/controller/status_encoder.o: src/components/controller/status_encoder.cpp.o
.PHONY : src/components/controller/status_encoder.o

# target to build an object file
src/components/controller/status_encoder.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/status_encoder.cpp.o
.PHONY : src/components/controller/status_encoder.cpp.o

src/components/controller/status_encoder.i: src/components/controller/status_encoder.cpp.i
.PHONY : src/components/controller/status_encoder.i

# target to preprocess a source file
src/components/controller/status_encoder.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/status_encoder.cpp.i
.PHONY : src/components/controller/status_encoder.cpp.i

src/components/controller/status_encoder.s: src/components/controller/status_encoder.cpp.s
.PHONY : src/components/controller/status_encoder.s

# target to generate assembly for a file
src/components/controller/status_encoder.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/controller/status_encoder.cpp.s
.PHONY : src/components/controller/status_encoder.cpp.s

src/components/counter.o: src/components/counter.cpp.o
.PHONY : src/components/counter.o

# target to build an object file
src/components/counter.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/counter.cpp.o
.PHONY : src/components/counter.cpp.o

src/components/counter.i: src/components/counter.cpp.i
.PHONY : src/components/counter.i

# target to preprocess a source file
src/components/counter.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/counter.cpp.i
.PHONY : src/components/counter.cpp.i

src/components/counter.s: src/components/counter.cpp.s
.PHONY : src/components/counter.s

# target to generate assembly for a file
src/components/counter.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/counter.cpp.s
.PHONY : src/components/counter.cpp.s

src/components/cpu.o: src/components/cpu.cpp.o
.PHONY : src/components/cpu.o

# target to build an object file
src/components/cpu.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/cpu.cpp.o
.PHONY : src/components/cpu.cpp.o

src/components/cpu.i: src/components/cpu.cpp.i
.PHONY : src/components/cpu.i

# target to preprocess a source file
src/components/cpu.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/cpu.cpp.i
.PHONY : src/components/cpu.cpp.i

src/components/cpu.s: src/components/cpu.cpp.s
.PHONY : src/components/cpu.s

# target to generate assembly for a file
src/components/cpu.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/cpu.cpp.s
.PHONY : src/components/cpu.cpp.s

src/components/irata.o: src/components/irata.cpp.o
.PHONY : src/components/irata.o

# target to build an object file
src/components/irata.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/irata.cpp.o
.PHONY : src/components/irata.cpp.o

src/components/irata.i: src/components/irata.cpp.i
.PHONY : src/components/irata.i

# target to preprocess a source file
src/components/irata.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/irata.cpp.i
.PHONY : src/components/irata.cpp.i

src/components/irata.s: src/components/irata.cpp.s
.PHONY : src/components/irata.s

# target to generate assembly for a file
src/components/irata.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/irata.cpp.s
.PHONY : src/components/irata.cpp.s

src/components/memory/address.o: src/components/memory/address.cpp.o
.PHONY : src/components/memory/address.o

# target to build an object file
src/components/memory/address.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/address.cpp.o
.PHONY : src/components/memory/address.cpp.o

src/components/memory/address.i: src/components/memory/address.cpp.i
.PHONY : src/components/memory/address.i

# target to preprocess a source file
src/components/memory/address.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/address.cpp.i
.PHONY : src/components/memory/address.cpp.i

src/components/memory/address.s: src/components/memory/address.cpp.s
.PHONY : src/components/memory/address.s

# target to generate assembly for a file
src/components/memory/address.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/address.cpp.s
.PHONY : src/components/memory/address.cpp.s

src/components/memory/memory.o: src/components/memory/memory.cpp.o
.PHONY : src/components/memory/memory.o

# target to build an object file
src/components/memory/memory.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/memory.cpp.o
.PHONY : src/components/memory/memory.cpp.o

src/components/memory/memory.i: src/components/memory/memory.cpp.i
.PHONY : src/components/memory/memory.i

# target to preprocess a source file
src/components/memory/memory.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/memory.cpp.i
.PHONY : src/components/memory/memory.cpp.i

src/components/memory/memory.s: src/components/memory/memory.cpp.s
.PHONY : src/components/memory/memory.s

# target to generate assembly for a file
src/components/memory/memory.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/memory.cpp.s
.PHONY : src/components/memory/memory.cpp.s

src/components/memory/ram.o: src/components/memory/ram.cpp.o
.PHONY : src/components/memory/ram.o

# target to build an object file
src/components/memory/ram.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/ram.cpp.o
.PHONY : src/components/memory/ram.cpp.o

src/components/memory/ram.i: src/components/memory/ram.cpp.i
.PHONY : src/components/memory/ram.i

# target to preprocess a source file
src/components/memory/ram.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/ram.cpp.i
.PHONY : src/components/memory/ram.cpp.i

src/components/memory/ram.s: src/components/memory/ram.cpp.s
.PHONY : src/components/memory/ram.s

# target to generate assembly for a file
src/components/memory/ram.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/ram.cpp.s
.PHONY : src/components/memory/ram.cpp.s

src/components/memory/region.o: src/components/memory/region.cpp.o
.PHONY : src/components/memory/region.o

# target to build an object file
src/components/memory/region.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/region.cpp.o
.PHONY : src/components/memory/region.cpp.o

src/components/memory/region.i: src/components/memory/region.cpp.i
.PHONY : src/components/memory/region.i

# target to preprocess a source file
src/components/memory/region.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/region.cpp.i
.PHONY : src/components/memory/region.cpp.i

src/components/memory/region.s: src/components/memory/region.cpp.s
.PHONY : src/components/memory/region.s

# target to generate assembly for a file
src/components/memory/region.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/region.cpp.s
.PHONY : src/components/memory/region.cpp.s

src/components/memory/rom.o: src/components/memory/rom.cpp.o
.PHONY : src/components/memory/rom.o

# target to build an object file
src/components/memory/rom.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/rom.cpp.o
.PHONY : src/components/memory/rom.cpp.o

src/components/memory/rom.i: src/components/memory/rom.cpp.i
.PHONY : src/components/memory/rom.i

# target to preprocess a source file
src/components/memory/rom.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/rom.cpp.i
.PHONY : src/components/memory/rom.cpp.i

src/components/memory/rom.s: src/components/memory/rom.cpp.s
.PHONY : src/components/memory/rom.s

# target to generate assembly for a file
src/components/memory/rom.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/memory/rom.cpp.s
.PHONY : src/components/memory/rom.cpp.s

src/components/register.o: src/components/register.cpp.o
.PHONY : src/components/register.o

# target to build an object file
src/components/register.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/register.cpp.o
.PHONY : src/components/register.cpp.o

src/components/register.i: src/components/register.cpp.i
.PHONY : src/components/register.i

# target to preprocess a source file
src/components/register.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/register.cpp.i
.PHONY : src/components/register.cpp.i

src/components/register.s: src/components/register.cpp.s
.PHONY : src/components/register.s

# target to generate assembly for a file
src/components/register.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/register.cpp.s
.PHONY : src/components/register.cpp.s

src/components/status.o: src/components/status.cpp.o
.PHONY : src/components/status.o

# target to build an object file
src/components/status.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/status.cpp.o
.PHONY : src/components/status.cpp.o

src/components/status.i: src/components/status.cpp.i
.PHONY : src/components/status.i

# target to preprocess a source file
src/components/status.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/status.cpp.i
.PHONY : src/components/status.cpp.i

src/components/status.s: src/components/status.cpp.s
.PHONY : src/components/status.s

# target to generate assembly for a file
src/components/status.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/status.cpp.s
.PHONY : src/components/status.cpp.s

src/components/status_register.o: src/components/status_register.cpp.o
.PHONY : src/components/status_register.o

# target to build an object file
src/components/status_register.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/status_register.cpp.o
.PHONY : src/components/status_register.cpp.o

src/components/status_register.i: src/components/status_register.cpp.i
.PHONY : src/components/status_register.i

# target to preprocess a source file
src/components/status_register.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/status_register.cpp.i
.PHONY : src/components/status_register.cpp.i

src/components/status_register.s: src/components/status_register.cpp.s
.PHONY : src/components/status_register.s

# target to generate assembly for a file
src/components/status_register.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/status_register.cpp.s
.PHONY : src/components/status_register.cpp.s

src/components/word_counter.o: src/components/word_counter.cpp.o
.PHONY : src/components/word_counter.o

# target to build an object file
src/components/word_counter.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/word_counter.cpp.o
.PHONY : src/components/word_counter.cpp.o

src/components/word_counter.i: src/components/word_counter.cpp.i
.PHONY : src/components/word_counter.i

# target to preprocess a source file
src/components/word_counter.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/word_counter.cpp.i
.PHONY : src/components/word_counter.cpp.i

src/components/word_counter.s: src/components/word_counter.cpp.s
.PHONY : src/components/word_counter.s

# target to generate assembly for a file
src/components/word_counter.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/word_counter.cpp.s
.PHONY : src/components/word_counter.cpp.s

src/components/word_register.o: src/components/word_register.cpp.o
.PHONY : src/components/word_register.o

# target to build an object file
src/components/word_register.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/word_register.cpp.o
.PHONY : src/components/word_register.cpp.o

src/components/word_register.i: src/components/word_register.cpp.i
.PHONY : src/components/word_register.i

# target to preprocess a source file
src/components/word_register.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/word_register.cpp.i
.PHONY : src/components/word_register.cpp.i

src/components/word_register.s: src/components/word_register.cpp.s
.PHONY : src/components/word_register.s

# target to generate assembly for a file
src/components/word_register.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/components/word_register.cpp.s
.PHONY : src/components/word_register.cpp.s

src/hdl/alu_decl.o: src/hdl/alu_decl.cpp.o
.PHONY : src/hdl/alu_decl.o

# target to build an object file
src/hdl/alu_decl.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/alu_decl.cpp.o
.PHONY : src/hdl/alu_decl.cpp.o

src/hdl/alu_decl.i: src/hdl/alu_decl.cpp.i
.PHONY : src/hdl/alu_decl.i

# target to preprocess a source file
src/hdl/alu_decl.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/alu_decl.cpp.i
.PHONY : src/hdl/alu_decl.cpp.i

src/hdl/alu_decl.s: src/hdl/alu_decl.cpp.s
.PHONY : src/hdl/alu_decl.s

# target to generate assembly for a file
src/hdl/alu_decl.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/alu_decl.cpp.s
.PHONY : src/hdl/alu_decl.cpp.s

src/hdl/alu_opcode.o: src/hdl/alu_opcode.cpp.o
.PHONY : src/hdl/alu_opcode.o

# target to build an object file
src/hdl/alu_opcode.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/alu_opcode.cpp.o
.PHONY : src/hdl/alu_opcode.cpp.o

src/hdl/alu_opcode.i: src/hdl/alu_opcode.cpp.i
.PHONY : src/hdl/alu_opcode.i

# target to preprocess a source file
src/hdl/alu_opcode.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/alu_opcode.cpp.i
.PHONY : src/hdl/alu_opcode.cpp.i

src/hdl/alu_opcode.s: src/hdl/alu_opcode.cpp.s
.PHONY : src/hdl/alu_opcode.s

# target to generate assembly for a file
src/hdl/alu_opcode.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/alu_opcode.cpp.s
.PHONY : src/hdl/alu_opcode.cpp.s

src/hdl/bus_decl.o: src/hdl/bus_decl.cpp.o
.PHONY : src/hdl/bus_decl.o

# target to build an object file
src/hdl/bus_decl.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/bus_decl.cpp.o
.PHONY : src/hdl/bus_decl.cpp.o

src/hdl/bus_decl.i: src/hdl/bus_decl.cpp.i
.PHONY : src/hdl/bus_decl.i

# target to preprocess a source file
src/hdl/bus_decl.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/bus_decl.cpp.i
.PHONY : src/hdl/bus_decl.cpp.i

src/hdl/bus_decl.s: src/hdl/bus_decl.cpp.s
.PHONY : src/hdl/bus_decl.s

# target to generate assembly for a file
src/hdl/bus_decl.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/bus_decl.cpp.s
.PHONY : src/hdl/bus_decl.cpp.s

src/hdl/component_decl.o: src/hdl/component_decl.cpp.o
.PHONY : src/hdl/component_decl.o

# target to build an object file
src/hdl/component_decl.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/component_decl.cpp.o
.PHONY : src/hdl/component_decl.cpp.o

src/hdl/component_decl.i: src/hdl/component_decl.cpp.i
.PHONY : src/hdl/component_decl.i

# target to preprocess a source file
src/hdl/component_decl.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/component_decl.cpp.i
.PHONY : src/hdl/component_decl.cpp.i

src/hdl/component_decl.s: src/hdl/component_decl.cpp.s
.PHONY : src/hdl/component_decl.s

# target to generate assembly for a file
src/hdl/component_decl.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/component_decl.cpp.s
.PHONY : src/hdl/component_decl.cpp.s

src/hdl/component_type.o: src/hdl/component_type.cpp.o
.PHONY : src/hdl/component_type.o

# target to build an object file
src/hdl/component_type.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/component_type.cpp.o
.PHONY : src/hdl/component_type.cpp.o

src/hdl/component_type.i: src/hdl/component_type.cpp.i
.PHONY : src/hdl/component_type.i

# target to preprocess a source file
src/hdl/component_type.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/component_type.cpp.i
.PHONY : src/hdl/component_type.cpp.i

src/hdl/component_type.s: src/hdl/component_type.cpp.s
.PHONY : src/hdl/component_type.s

# target to generate assembly for a file
src/hdl/component_type.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/component_type.cpp.s
.PHONY : src/hdl/component_type.cpp.s

src/hdl/control_decl.o: src/hdl/control_decl.cpp.o
.PHONY : src/hdl/control_decl.o

# target to build an object file
src/hdl/control_decl.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/control_decl.cpp.o
.PHONY : src/hdl/control_decl.cpp.o

src/hdl/control_decl.i: src/hdl/control_decl.cpp.i
.PHONY : src/hdl/control_decl.i

# target to preprocess a source file
src/hdl/control_decl.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/control_decl.cpp.i
.PHONY : src/hdl/control_decl.cpp.i

src/hdl/control_decl.s: src/hdl/control_decl.cpp.s
.PHONY : src/hdl/control_decl.s

# target to generate assembly for a file
src/hdl/control_decl.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/control_decl.cpp.s
.PHONY : src/hdl/control_decl.cpp.s

src/hdl/controller_decl.o: src/hdl/controller_decl.cpp.o
.PHONY : src/hdl/controller_decl.o

# target to build an object file
src/hdl/controller_decl.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/controller_decl.cpp.o
.PHONY : src/hdl/controller_decl.cpp.o

src/hdl/controller_decl.i: src/hdl/controller_decl.cpp.i
.PHONY : src/hdl/controller_decl.i

# target to preprocess a source file
src/hdl/controller_decl.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/controller_decl.cpp.i
.PHONY : src/hdl/controller_decl.cpp.i

src/hdl/controller_decl.s: src/hdl/controller_decl.cpp.s
.PHONY : src/hdl/controller_decl.s

# target to generate assembly for a file
src/hdl/controller_decl.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/controller_decl.cpp.s
.PHONY : src/hdl/controller_decl.cpp.s

src/hdl/cpu_decl.o: src/hdl/cpu_decl.cpp.o
.PHONY : src/hdl/cpu_decl.o

# target to build an object file
src/hdl/cpu_decl.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/cpu_decl.cpp.o
.PHONY : src/hdl/cpu_decl.cpp.o

src/hdl/cpu_decl.i: src/hdl/cpu_decl.cpp.i
.PHONY : src/hdl/cpu_decl.i

# target to preprocess a source file
src/hdl/cpu_decl.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/cpu_decl.cpp.i
.PHONY : src/hdl/cpu_decl.cpp.i

src/hdl/cpu_decl.s: src/hdl/cpu_decl.cpp.s
.PHONY : src/hdl/cpu_decl.s

# target to generate assembly for a file
src/hdl/cpu_decl.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/cpu_decl.cpp.s
.PHONY : src/hdl/cpu_decl.cpp.s

src/hdl/irata_decl.o: src/hdl/irata_decl.cpp.o
.PHONY : src/hdl/irata_decl.o

# target to build an object file
src/hdl/irata_decl.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/irata_decl.cpp.o
.PHONY : src/hdl/irata_decl.cpp.o

src/hdl/irata_decl.i: src/hdl/irata_decl.cpp.i
.PHONY : src/hdl/irata_decl.i

# target to preprocess a source file
src/hdl/irata_decl.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/irata_decl.cpp.i
.PHONY : src/hdl/irata_decl.cpp.i

src/hdl/irata_decl.s: src/hdl/irata_decl.cpp.s
.PHONY : src/hdl/irata_decl.s

# target to generate assembly for a file
src/hdl/irata_decl.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/irata_decl.cpp.s
.PHONY : src/hdl/irata_decl.cpp.s

src/hdl/memory_decl.o: src/hdl/memory_decl.cpp.o
.PHONY : src/hdl/memory_decl.o

# target to build an object file
src/hdl/memory_decl.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/memory_decl.cpp.o
.PHONY : src/hdl/memory_decl.cpp.o

src/hdl/memory_decl.i: src/hdl/memory_decl.cpp.i
.PHONY : src/hdl/memory_decl.i

# target to preprocess a source file
src/hdl/memory_decl.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/memory_decl.cpp.i
.PHONY : src/hdl/memory_decl.cpp.i

src/hdl/memory_decl.s: src/hdl/memory_decl.cpp.s
.PHONY : src/hdl/memory_decl.s

# target to generate assembly for a file
src/hdl/memory_decl.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/memory_decl.cpp.s
.PHONY : src/hdl/memory_decl.cpp.s

src/hdl/register_decl.o: src/hdl/register_decl.cpp.o
.PHONY : src/hdl/register_decl.o

# target to build an object file
src/hdl/register_decl.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/register_decl.cpp.o
.PHONY : src/hdl/register_decl.cpp.o

src/hdl/register_decl.i: src/hdl/register_decl.cpp.i
.PHONY : src/hdl/register_decl.i

# target to preprocess a source file
src/hdl/register_decl.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/register_decl.cpp.i
.PHONY : src/hdl/register_decl.cpp.i

src/hdl/register_decl.s: src/hdl/register_decl.cpp.s
.PHONY : src/hdl/register_decl.s

# target to generate assembly for a file
src/hdl/register_decl.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/register_decl.cpp.s
.PHONY : src/hdl/register_decl.cpp.s

src/hdl/status_decl.o: src/hdl/status_decl.cpp.o
.PHONY : src/hdl/status_decl.o

# target to build an object file
src/hdl/status_decl.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/status_decl.cpp.o
.PHONY : src/hdl/status_decl.cpp.o

src/hdl/status_decl.i: src/hdl/status_decl.cpp.i
.PHONY : src/hdl/status_decl.i

# target to preprocess a source file
src/hdl/status_decl.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/status_decl.cpp.i
.PHONY : src/hdl/status_decl.cpp.i

src/hdl/status_decl.s: src/hdl/status_decl.cpp.s
.PHONY : src/hdl/status_decl.s

# target to generate assembly for a file
src/hdl/status_decl.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/status_decl.cpp.s
.PHONY : src/hdl/status_decl.cpp.s

src/hdl/status_register_decl.o: src/hdl/status_register_decl.cpp.o
.PHONY : src/hdl/status_register_decl.o

# target to build an object file
src/hdl/status_register_decl.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/status_register_decl.cpp.o
.PHONY : src/hdl/status_register_decl.cpp.o

src/hdl/status_register_decl.i: src/hdl/status_register_decl.cpp.i
.PHONY : src/hdl/status_register_decl.i

# target to preprocess a source file
src/hdl/status_register_decl.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/status_register_decl.cpp.i
.PHONY : src/hdl/status_register_decl.cpp.i

src/hdl/status_register_decl.s: src/hdl/status_register_decl.cpp.s
.PHONY : src/hdl/status_register_decl.s

# target to generate assembly for a file
src/hdl/status_register_decl.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/status_register_decl.cpp.s
.PHONY : src/hdl/status_register_decl.cpp.s

src/hdl/tick_phase.o: src/hdl/tick_phase.cpp.o
.PHONY : src/hdl/tick_phase.o

# target to build an object file
src/hdl/tick_phase.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/tick_phase.cpp.o
.PHONY : src/hdl/tick_phase.cpp.o

src/hdl/tick_phase.i: src/hdl/tick_phase.cpp.i
.PHONY : src/hdl/tick_phase.i

# target to preprocess a source file
src/hdl/tick_phase.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/tick_phase.cpp.i
.PHONY : src/hdl/tick_phase.cpp.i

src/hdl/tick_phase.s: src/hdl/tick_phase.cpp.s
.PHONY : src/hdl/tick_phase.s

# target to generate assembly for a file
src/hdl/tick_phase.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/hdl/tick_phase.cpp.s
.PHONY : src/hdl/tick_phase.cpp.s

src/microcode/compiler/compiler.o: src/microcode/compiler/compiler.cpp.o
.PHONY : src/microcode/compiler/compiler.o

# target to build an object file
src/microcode/compiler/compiler.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/compiler.cpp.o
.PHONY : src/microcode/compiler/compiler.cpp.o

src/microcode/compiler/compiler.i: src/microcode/compiler/compiler.cpp.i
.PHONY : src/microcode/compiler/compiler.i

# target to preprocess a source file
src/microcode/compiler/compiler.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/compiler.cpp.i
.PHONY : src/microcode/compiler/compiler.cpp.i

src/microcode/compiler/compiler.s: src/microcode/compiler/compiler.cpp.s
.PHONY : src/microcode/compiler/compiler.s

# target to generate assembly for a file
src/microcode/compiler/compiler.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/compiler.cpp.s
.PHONY : src/microcode/compiler/compiler.cpp.s

src/microcode/compiler/ir/instruction.o: src/microcode/compiler/ir/instruction.cpp.o
.PHONY : src/microcode/compiler/ir/instruction.o

# target to build an object file
src/microcode/compiler/ir/instruction.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/ir/instruction.cpp.o
.PHONY : src/microcode/compiler/ir/instruction.cpp.o

src/microcode/compiler/ir/instruction.i: src/microcode/compiler/ir/instruction.cpp.i
.PHONY : src/microcode/compiler/ir/instruction.i

# target to preprocess a source file
src/microcode/compiler/ir/instruction.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/ir/instruction.cpp.i
.PHONY : src/microcode/compiler/ir/instruction.cpp.i

src/microcode/compiler/ir/instruction.s: src/microcode/compiler/ir/instruction.cpp.s
.PHONY : src/microcode/compiler/ir/instruction.s

# target to generate assembly for a file
src/microcode/compiler/ir/instruction.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/ir/instruction.cpp.s
.PHONY : src/microcode/compiler/ir/instruction.cpp.s

src/microcode/compiler/ir/instruction_set.o: src/microcode/compiler/ir/instruction_set.cpp.o
.PHONY : src/microcode/compiler/ir/instruction_set.o

# target to build an object file
src/microcode/compiler/ir/instruction_set.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/ir/instruction_set.cpp.o
.PHONY : src/microcode/compiler/ir/instruction_set.cpp.o

src/microcode/compiler/ir/instruction_set.i: src/microcode/compiler/ir/instruction_set.cpp.i
.PHONY : src/microcode/compiler/ir/instruction_set.i

# target to preprocess a source file
src/microcode/compiler/ir/instruction_set.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/ir/instruction_set.cpp.i
.PHONY : src/microcode/compiler/ir/instruction_set.cpp.i

src/microcode/compiler/ir/instruction_set.s: src/microcode/compiler/ir/instruction_set.cpp.s
.PHONY : src/microcode/compiler/ir/instruction_set.s

# target to generate assembly for a file
src/microcode/compiler/ir/instruction_set.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/ir/instruction_set.cpp.s
.PHONY : src/microcode/compiler/ir/instruction_set.cpp.s

src/microcode/compiler/ir/step.o: src/microcode/compiler/ir/step.cpp.o
.PHONY : src/microcode/compiler/ir/step.o

# target to build an object file
src/microcode/compiler/ir/step.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/ir/step.cpp.o
.PHONY : src/microcode/compiler/ir/step.cpp.o

src/microcode/compiler/ir/step.i: src/microcode/compiler/ir/step.cpp.i
.PHONY : src/microcode/compiler/ir/step.i

# target to preprocess a source file
src/microcode/compiler/ir/step.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/ir/step.cpp.i
.PHONY : src/microcode/compiler/ir/step.cpp.i

src/microcode/compiler/ir/step.s: src/microcode/compiler/ir/step.cpp.s
.PHONY : src/microcode/compiler/ir/step.s

# target to generate assembly for a file
src/microcode/compiler/ir/step.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/ir/step.cpp.s
.PHONY : src/microcode/compiler/ir/step.cpp.s

src/microcode/compiler/passes/bus_validator.o: src/microcode/compiler/passes/bus_validator.cpp.o
.PHONY : src/microcode/compiler/passes/bus_validator.o

# target to build an object file
src/microcode/compiler/passes/bus_validator.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/bus_validator.cpp.o
.PHONY : src/microcode/compiler/passes/bus_validator.cpp.o

src/microcode/compiler/passes/bus_validator.i: src/microcode/compiler/passes/bus_validator.cpp.i
.PHONY : src/microcode/compiler/passes/bus_validator.i

# target to preprocess a source file
src/microcode/compiler/passes/bus_validator.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/bus_validator.cpp.i
.PHONY : src/microcode/compiler/passes/bus_validator.cpp.i

src/microcode/compiler/passes/bus_validator.s: src/microcode/compiler/passes/bus_validator.cpp.s
.PHONY : src/microcode/compiler/passes/bus_validator.s

# target to generate assembly for a file
src/microcode/compiler/passes/bus_validator.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/bus_validator.cpp.s
.PHONY : src/microcode/compiler/passes/bus_validator.cpp.s

src/microcode/compiler/passes/fetch_stage_validator.o: src/microcode/compiler/passes/fetch_stage_validator.cpp.o
.PHONY : src/microcode/compiler/passes/fetch_stage_validator.o

# target to build an object file
src/microcode/compiler/passes/fetch_stage_validator.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/fetch_stage_validator.cpp.o
.PHONY : src/microcode/compiler/passes/fetch_stage_validator.cpp.o

src/microcode/compiler/passes/fetch_stage_validator.i: src/microcode/compiler/passes/fetch_stage_validator.cpp.i
.PHONY : src/microcode/compiler/passes/fetch_stage_validator.i

# target to preprocess a source file
src/microcode/compiler/passes/fetch_stage_validator.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/fetch_stage_validator.cpp.i
.PHONY : src/microcode/compiler/passes/fetch_stage_validator.cpp.i

src/microcode/compiler/passes/fetch_stage_validator.s: src/microcode/compiler/passes/fetch_stage_validator.cpp.s
.PHONY : src/microcode/compiler/passes/fetch_stage_validator.s

# target to generate assembly for a file
src/microcode/compiler/passes/fetch_stage_validator.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/fetch_stage_validator.cpp.s
.PHONY : src/microcode/compiler/passes/fetch_stage_validator.cpp.s

src/microcode/compiler/passes/instruction_coverage_validator.o: src/microcode/compiler/passes/instruction_coverage_validator.cpp.o
.PHONY : src/microcode/compiler/passes/instruction_coverage_validator.o

# target to build an object file
src/microcode/compiler/passes/instruction_coverage_validator.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/instruction_coverage_validator.cpp.o
.PHONY : src/microcode/compiler/passes/instruction_coverage_validator.cpp.o

src/microcode/compiler/passes/instruction_coverage_validator.i: src/microcode/compiler/passes/instruction_coverage_validator.cpp.i
.PHONY : src/microcode/compiler/passes/instruction_coverage_validator.i

# target to preprocess a source file
src/microcode/compiler/passes/instruction_coverage_validator.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/instruction_coverage_validator.cpp.i
.PHONY : src/microcode/compiler/passes/instruction_coverage_validator.cpp.i

src/microcode/compiler/passes/instruction_coverage_validator.s: src/microcode/compiler/passes/instruction_coverage_validator.cpp.s
.PHONY : src/microcode/compiler/passes/instruction_coverage_validator.s

# target to generate assembly for a file
src/microcode/compiler/passes/instruction_coverage_validator.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/instruction_coverage_validator.cpp.s
.PHONY : src/microcode/compiler/passes/instruction_coverage_validator.cpp.s

src/microcode/compiler/passes/status_completeness_validator.o: src/microcode/compiler/passes/status_completeness_validator.cpp.o
.PHONY : src/microcode/compiler/passes/status_completeness_validator.o

# target to build an object file
src/microcode/compiler/passes/status_completeness_validator.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/status_completeness_validator.cpp.o
.PHONY : src/microcode/compiler/passes/status_completeness_validator.cpp.o

src/microcode/compiler/passes/status_completeness_validator.i: src/microcode/compiler/passes/status_completeness_validator.cpp.i
.PHONY : src/microcode/compiler/passes/status_completeness_validator.i

# target to preprocess a source file
src/microcode/compiler/passes/status_completeness_validator.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/status_completeness_validator.cpp.i
.PHONY : src/microcode/compiler/passes/status_completeness_validator.cpp.i

src/microcode/compiler/passes/status_completeness_validator.s: src/microcode/compiler/passes/status_completeness_validator.cpp.s
.PHONY : src/microcode/compiler/passes/status_completeness_validator.s

# target to generate assembly for a file
src/microcode/compiler/passes/status_completeness_validator.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/status_completeness_validator.cpp.s
.PHONY : src/microcode/compiler/passes/status_completeness_validator.cpp.s

src/microcode/compiler/passes/step_index_transformer.o: src/microcode/compiler/passes/step_index_transformer.cpp.o
.PHONY : src/microcode/compiler/passes/step_index_transformer.o

# target to build an object file
src/microcode/compiler/passes/step_index_transformer.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/step_index_transformer.cpp.o
.PHONY : src/microcode/compiler/passes/step_index_transformer.cpp.o

src/microcode/compiler/passes/step_index_transformer.i: src/microcode/compiler/passes/step_index_transformer.cpp.i
.PHONY : src/microcode/compiler/passes/step_index_transformer.i

# target to preprocess a source file
src/microcode/compiler/passes/step_index_transformer.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/step_index_transformer.cpp.i
.PHONY : src/microcode/compiler/passes/step_index_transformer.cpp.i

src/microcode/compiler/passes/step_index_transformer.s: src/microcode/compiler/passes/step_index_transformer.cpp.s
.PHONY : src/microcode/compiler/passes/step_index_transformer.s

# target to generate assembly for a file
src/microcode/compiler/passes/step_index_transformer.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/step_index_transformer.cpp.s
.PHONY : src/microcode/compiler/passes/step_index_transformer.cpp.s

src/microcode/compiler/passes/step_index_validator.o: src/microcode/compiler/passes/step_index_validator.cpp.o
.PHONY : src/microcode/compiler/passes/step_index_validator.o

# target to build an object file
src/microcode/compiler/passes/step_index_validator.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/step_index_validator.cpp.o
.PHONY : src/microcode/compiler/passes/step_index_validator.cpp.o

src/microcode/compiler/passes/step_index_validator.i: src/microcode/compiler/passes/step_index_validator.cpp.i
.PHONY : src/microcode/compiler/passes/step_index_validator.i

# target to preprocess a source file
src/microcode/compiler/passes/step_index_validator.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/step_index_validator.cpp.i
.PHONY : src/microcode/compiler/passes/step_index_validator.cpp.i

src/microcode/compiler/passes/step_index_validator.s: src/microcode/compiler/passes/step_index_validator.cpp.s
.PHONY : src/microcode/compiler/passes/step_index_validator.s

# target to generate assembly for a file
src/microcode/compiler/passes/step_index_validator.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/step_index_validator.cpp.s
.PHONY : src/microcode/compiler/passes/step_index_validator.cpp.s

src/microcode/compiler/passes/step_merger.o: src/microcode/compiler/passes/step_merger.cpp.o
.PHONY : src/microcode/compiler/passes/step_merger.o

# target to build an object file
src/microcode/compiler/passes/step_merger.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/step_merger.cpp.o
.PHONY : src/microcode/compiler/passes/step_merger.cpp.o

src/microcode/compiler/passes/step_merger.i: src/microcode/compiler/passes/step_merger.cpp.i
.PHONY : src/microcode/compiler/passes/step_merger.i

# target to preprocess a source file
src/microcode/compiler/passes/step_merger.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/step_merger.cpp.i
.PHONY : src/microcode/compiler/passes/step_merger.cpp.i

src/microcode/compiler/passes/step_merger.s: src/microcode/compiler/passes/step_merger.cpp.s
.PHONY : src/microcode/compiler/passes/step_merger.s

# target to generate assembly for a file
src/microcode/compiler/passes/step_merger.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/step_merger.cpp.s
.PHONY : src/microcode/compiler/passes/step_merger.cpp.s

src/microcode/dsl/instruction.o: src/microcode/dsl/instruction.cpp.o
.PHONY : src/microcode/dsl/instruction.o

# target to build an object file
src/microcode/dsl/instruction.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/dsl/instruction.cpp.o
.PHONY : src/microcode/dsl/instruction.cpp.o

src/microcode/dsl/instruction.i: src/microcode/dsl/instruction.cpp.i
.PHONY : src/microcode/dsl/instruction.i

# target to preprocess a source file
src/microcode/dsl/instruction.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/dsl/instruction.cpp.i
.PHONY : src/microcode/dsl/instruction.cpp.i

src/microcode/dsl/instruction.s: src/microcode/dsl/instruction.cpp.s
.PHONY : src/microcode/dsl/instruction.s

# target to generate assembly for a file
src/microcode/dsl/instruction.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/dsl/instruction.cpp.s
.PHONY : src/microcode/dsl/instruction.cpp.s

src/microcode/dsl/instruction_set.o: src/microcode/dsl/instruction_set.cpp.o
.PHONY : src/microcode/dsl/instruction_set.o

# target to build an object file
src/microcode/dsl/instruction_set.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/dsl/instruction_set.cpp.o
.PHONY : src/microcode/dsl/instruction_set.cpp.o

src/microcode/dsl/instruction_set.i: src/microcode/dsl/instruction_set.cpp.i
.PHONY : src/microcode/dsl/instruction_set.i

# target to preprocess a source file
src/microcode/dsl/instruction_set.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/dsl/instruction_set.cpp.i
.PHONY : src/microcode/dsl/instruction_set.cpp.i

src/microcode/dsl/instruction_set.s: src/microcode/dsl/instruction_set.cpp.s
.PHONY : src/microcode/dsl/instruction_set.s

# target to generate assembly for a file
src/microcode/dsl/instruction_set.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/dsl/instruction_set.cpp.s
.PHONY : src/microcode/dsl/instruction_set.cpp.s

src/microcode/dsl/irata_instruction_set.o: src/microcode/dsl/irata_instruction_set.cpp.o
.PHONY : src/microcode/dsl/irata_instruction_set.o

# target to build an object file
src/microcode/dsl/irata_instruction_set.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/dsl/irata_instruction_set.cpp.o
.PHONY : src/microcode/dsl/irata_instruction_set.cpp.o

src/microcode/dsl/irata_instruction_set.i: src/microcode/dsl/irata_instruction_set.cpp.i
.PHONY : src/microcode/dsl/irata_instruction_set.i

# target to preprocess a source file
src/microcode/dsl/irata_instruction_set.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/dsl/irata_instruction_set.cpp.i
.PHONY : src/microcode/dsl/irata_instruction_set.cpp.i

src/microcode/dsl/irata_instruction_set.s: src/microcode/dsl/irata_instruction_set.cpp.s
.PHONY : src/microcode/dsl/irata_instruction_set.s

# target to generate assembly for a file
src/microcode/dsl/irata_instruction_set.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/dsl/irata_instruction_set.cpp.s
.PHONY : src/microcode/dsl/irata_instruction_set.cpp.s

src/microcode/dsl/step.o: src/microcode/dsl/step.cpp.o
.PHONY : src/microcode/dsl/step.o

# target to build an object file
src/microcode/dsl/step.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/dsl/step.cpp.o
.PHONY : src/microcode/dsl/step.cpp.o

src/microcode/dsl/step.i: src/microcode/dsl/step.cpp.i
.PHONY : src/microcode/dsl/step.i

# target to preprocess a source file
src/microcode/dsl/step.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/dsl/step.cpp.i
.PHONY : src/microcode/dsl/step.cpp.i

src/microcode/dsl/step.s: src/microcode/dsl/step.cpp.s
.PHONY : src/microcode/dsl/step.s

# target to generate assembly for a file
src/microcode/dsl/step.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/dsl/step.cpp.s
.PHONY : src/microcode/dsl/step.cpp.s

src/microcode/table/entry.o: src/microcode/table/entry.cpp.o
.PHONY : src/microcode/table/entry.o

# target to build an object file
src/microcode/table/entry.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/table/entry.cpp.o
.PHONY : src/microcode/table/entry.cpp.o

src/microcode/table/entry.i: src/microcode/table/entry.cpp.i
.PHONY : src/microcode/table/entry.i

# target to preprocess a source file
src/microcode/table/entry.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/table/entry.cpp.i
.PHONY : src/microcode/table/entry.cpp.i

src/microcode/table/entry.s: src/microcode/table/entry.cpp.s
.PHONY : src/microcode/table/entry.s

# target to generate assembly for a file
src/microcode/table/entry.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/table/entry.cpp.s
.PHONY : src/microcode/table/entry.cpp.s

src/microcode/table/table.o: src/microcode/table/table.cpp.o
.PHONY : src/microcode/table/table.o

# target to build an object file
src/microcode/table/table.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/table/table.cpp.o
.PHONY : src/microcode/table/table.cpp.o

src/microcode/table/table.i: src/microcode/table/table.cpp.i
.PHONY : src/microcode/table/table.i

# target to preprocess a source file
src/microcode/table/table.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/table/table.cpp.i
.PHONY : src/microcode/table/table.cpp.i

src/microcode/table/table.s: src/microcode/table/table.cpp.s
.PHONY : src/microcode/table/table.s

# target to generate assembly for a file
src/microcode/table/table.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/irata_sim.dir/build.make sim/CMakeFiles/irata_sim.dir/src/microcode/table/table.cpp.s
.PHONY : src/microcode/table/table.cpp.s

test/components/alu/add_test.o: test/components/alu/add_test.cpp.o
.PHONY : test/components/alu/add_test.o

# target to build an object file
test/components/alu/add_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/add_test.cpp.o
.PHONY : test/components/alu/add_test.cpp.o

test/components/alu/add_test.i: test/components/alu/add_test.cpp.i
.PHONY : test/components/alu/add_test.i

# target to preprocess a source file
test/components/alu/add_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/add_test.cpp.i
.PHONY : test/components/alu/add_test.cpp.i

test/components/alu/add_test.s: test/components/alu/add_test.cpp.s
.PHONY : test/components/alu/add_test.s

# target to generate assembly for a file
test/components/alu/add_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/add_test.cpp.s
.PHONY : test/components/alu/add_test.cpp.s

test/components/alu/address_add_test.o: test/components/alu/address_add_test.cpp.o
.PHONY : test/components/alu/address_add_test.o

# target to build an object file
test/components/alu/address_add_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/address_add_test.cpp.o
.PHONY : test/components/alu/address_add_test.cpp.o

test/components/alu/address_add_test.i: test/components/alu/address_add_test.cpp.i
.PHONY : test/components/alu/address_add_test.i

# target to preprocess a source file
test/components/alu/address_add_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/address_add_test.cpp.i
.PHONY : test/components/alu/address_add_test.cpp.i

test/components/alu/address_add_test.s: test/components/alu/address_add_test.cpp.s
.PHONY : test/components/alu/address_add_test.s

# target to generate assembly for a file
test/components/alu/address_add_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/address_add_test.cpp.s
.PHONY : test/components/alu/address_add_test.cpp.s

test/components/alu/alu_test.o: test/components/alu/alu_test.cpp.o
.PHONY : test/components/alu/alu_test.o

# target to build an object file
test/components/alu/alu_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/alu_test.cpp.o
.PHONY : test/components/alu/alu_test.cpp.o

test/components/alu/alu_test.i: test/components/alu/alu_test.cpp.i
.PHONY : test/components/alu/alu_test.i

# target to preprocess a source file
test/components/alu/alu_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/alu_test.cpp.i
.PHONY : test/components/alu/alu_test.cpp.i

test/components/alu/alu_test.s: test/components/alu/alu_test.cpp.s
.PHONY : test/components/alu/alu_test.s

# target to generate assembly for a file
test/components/alu/alu_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/alu_test.cpp.s
.PHONY : test/components/alu/alu_test.cpp.s

test/components/alu/and_test.o: test/components/alu/and_test.cpp.o
.PHONY : test/components/alu/and_test.o

# target to build an object file
test/components/alu/and_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/and_test.cpp.o
.PHONY : test/components/alu/and_test.cpp.o

test/components/alu/and_test.i: test/components/alu/and_test.cpp.i
.PHONY : test/components/alu/and_test.i

# target to preprocess a source file
test/components/alu/and_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/and_test.cpp.i
.PHONY : test/components/alu/and_test.cpp.i

test/components/alu/and_test.s: test/components/alu/and_test.cpp.s
.PHONY : test/components/alu/and_test.s

# target to generate assembly for a file
test/components/alu/and_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/and_test.cpp.s
.PHONY : test/components/alu/and_test.cpp.s

test/components/alu/module_test.o: test/components/alu/module_test.cpp.o
.PHONY : test/components/alu/module_test.o

# target to build an object file
test/components/alu/module_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/module_test.cpp.o
.PHONY : test/components/alu/module_test.cpp.o

test/components/alu/module_test.i: test/components/alu/module_test.cpp.i
.PHONY : test/components/alu/module_test.i

# target to preprocess a source file
test/components/alu/module_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/module_test.cpp.i
.PHONY : test/components/alu/module_test.cpp.i

test/components/alu/module_test.s: test/components/alu/module_test.cpp.s
.PHONY : test/components/alu/module_test.s

# target to generate assembly for a file
test/components/alu/module_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/module_test.cpp.s
.PHONY : test/components/alu/module_test.cpp.s

test/components/alu/or_test.o: test/components/alu/or_test.cpp.o
.PHONY : test/components/alu/or_test.o

# target to build an object file
test/components/alu/or_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/or_test.cpp.o
.PHONY : test/components/alu/or_test.cpp.o

test/components/alu/or_test.i: test/components/alu/or_test.cpp.i
.PHONY : test/components/alu/or_test.i

# target to preprocess a source file
test/components/alu/or_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/or_test.cpp.i
.PHONY : test/components/alu/or_test.cpp.i

test/components/alu/or_test.s: test/components/alu/or_test.cpp.s
.PHONY : test/components/alu/or_test.s

# target to generate assembly for a file
test/components/alu/or_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/or_test.cpp.s
.PHONY : test/components/alu/or_test.cpp.s

test/components/alu/rotate_left_test.o: test/components/alu/rotate_left_test.cpp.o
.PHONY : test/components/alu/rotate_left_test.o

# target to build an object file
test/components/alu/rotate_left_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/rotate_left_test.cpp.o
.PHONY : test/components/alu/rotate_left_test.cpp.o

test/components/alu/rotate_left_test.i: test/components/alu/rotate_left_test.cpp.i
.PHONY : test/components/alu/rotate_left_test.i

# target to preprocess a source file
test/components/alu/rotate_left_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/rotate_left_test.cpp.i
.PHONY : test/components/alu/rotate_left_test.cpp.i

test/components/alu/rotate_left_test.s: test/components/alu/rotate_left_test.cpp.s
.PHONY : test/components/alu/rotate_left_test.s

# target to generate assembly for a file
test/components/alu/rotate_left_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/rotate_left_test.cpp.s
.PHONY : test/components/alu/rotate_left_test.cpp.s

test/components/alu/rotate_right_test.o: test/components/alu/rotate_right_test.cpp.o
.PHONY : test/components/alu/rotate_right_test.o

# target to build an object file
test/components/alu/rotate_right_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/rotate_right_test.cpp.o
.PHONY : test/components/alu/rotate_right_test.cpp.o

test/components/alu/rotate_right_test.i: test/components/alu/rotate_right_test.cpp.i
.PHONY : test/components/alu/rotate_right_test.i

# target to preprocess a source file
test/components/alu/rotate_right_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/rotate_right_test.cpp.i
.PHONY : test/components/alu/rotate_right_test.cpp.i

test/components/alu/rotate_right_test.s: test/components/alu/rotate_right_test.cpp.s
.PHONY : test/components/alu/rotate_right_test.s

# target to generate assembly for a file
test/components/alu/rotate_right_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/rotate_right_test.cpp.s
.PHONY : test/components/alu/rotate_right_test.cpp.s

test/components/alu/shift_left_test.o: test/components/alu/shift_left_test.cpp.o
.PHONY : test/components/alu/shift_left_test.o

# target to build an object file
test/components/alu/shift_left_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/shift_left_test.cpp.o
.PHONY : test/components/alu/shift_left_test.cpp.o

test/components/alu/shift_left_test.i: test/components/alu/shift_left_test.cpp.i
.PHONY : test/components/alu/shift_left_test.i

# target to preprocess a source file
test/components/alu/shift_left_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/shift_left_test.cpp.i
.PHONY : test/components/alu/shift_left_test.cpp.i

test/components/alu/shift_left_test.s: test/components/alu/shift_left_test.cpp.s
.PHONY : test/components/alu/shift_left_test.s

# target to generate assembly for a file
test/components/alu/shift_left_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/shift_left_test.cpp.s
.PHONY : test/components/alu/shift_left_test.cpp.s

test/components/alu/shift_right_test.o: test/components/alu/shift_right_test.cpp.o
.PHONY : test/components/alu/shift_right_test.o

# target to build an object file
test/components/alu/shift_right_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/shift_right_test.cpp.o
.PHONY : test/components/alu/shift_right_test.cpp.o

test/components/alu/shift_right_test.i: test/components/alu/shift_right_test.cpp.i
.PHONY : test/components/alu/shift_right_test.i

# target to preprocess a source file
test/components/alu/shift_right_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/shift_right_test.cpp.i
.PHONY : test/components/alu/shift_right_test.cpp.i

test/components/alu/shift_right_test.s: test/components/alu/shift_right_test.cpp.s
.PHONY : test/components/alu/shift_right_test.s

# target to generate assembly for a file
test/components/alu/shift_right_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/shift_right_test.cpp.s
.PHONY : test/components/alu/shift_right_test.cpp.s

test/components/alu/subtract_test.o: test/components/alu/subtract_test.cpp.o
.PHONY : test/components/alu/subtract_test.o

# target to build an object file
test/components/alu/subtract_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/subtract_test.cpp.o
.PHONY : test/components/alu/subtract_test.cpp.o

test/components/alu/subtract_test.i: test/components/alu/subtract_test.cpp.i
.PHONY : test/components/alu/subtract_test.i

# target to preprocess a source file
test/components/alu/subtract_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/subtract_test.cpp.i
.PHONY : test/components/alu/subtract_test.cpp.i

test/components/alu/subtract_test.s: test/components/alu/subtract_test.cpp.s
.PHONY : test/components/alu/subtract_test.s

# target to generate assembly for a file
test/components/alu/subtract_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/subtract_test.cpp.s
.PHONY : test/components/alu/subtract_test.cpp.s

test/components/alu/xor_test.o: test/components/alu/xor_test.cpp.o
.PHONY : test/components/alu/xor_test.o

# target to build an object file
test/components/alu/xor_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/xor_test.cpp.o
.PHONY : test/components/alu/xor_test.cpp.o

test/components/alu/xor_test.i: test/components/alu/xor_test.cpp.i
.PHONY : test/components/alu/xor_test.i

# target to preprocess a source file
test/components/alu/xor_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/xor_test.cpp.i
.PHONY : test/components/alu/xor_test.cpp.i

test/components/alu/xor_test.s: test/components/alu/xor_test.cpp.s
.PHONY : test/components/alu/xor_test.s

# target to generate assembly for a file
test/components/alu/xor_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/alu/xor_test.cpp.s
.PHONY : test/components/alu/xor_test.cpp.s

test/components/bus_test.o: test/components/bus_test.cpp.o
.PHONY : test/components/bus_test.o

# target to build an object file
test/components/bus_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/bus_test.cpp.o
.PHONY : test/components/bus_test.cpp.o

test/components/bus_test.i: test/components/bus_test.cpp.i
.PHONY : test/components/bus_test.i

# target to preprocess a source file
test/components/bus_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/bus_test.cpp.i
.PHONY : test/components/bus_test.cpp.i

test/components/bus_test.s: test/components/bus_test.cpp.s
.PHONY : test/components/bus_test.s

# target to generate assembly for a file
test/components/bus_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/bus_test.cpp.s
.PHONY : test/components/bus_test.cpp.s

test/components/component_test.o: test/components/component_test.cpp.o
.PHONY : test/components/component_test.o

# target to build an object file
test/components/component_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/component_test.cpp.o
.PHONY : test/components/component_test.cpp.o

test/components/component_test.i: test/components/component_test.cpp.i
.PHONY : test/components/component_test.i

# target to preprocess a source file
test/components/component_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/component_test.cpp.i
.PHONY : test/components/component_test.cpp.i

test/components/component_test.s: test/components/component_test.cpp.s
.PHONY : test/components/component_test.s

# target to generate assembly for a file
test/components/component_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/component_test.cpp.s
.PHONY : test/components/component_test.cpp.s

test/components/control_test.o: test/components/control_test.cpp.o
.PHONY : test/components/control_test.o

# target to build an object file
test/components/control_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/control_test.cpp.o
.PHONY : test/components/control_test.cpp.o

test/components/control_test.i: test/components/control_test.cpp.i
.PHONY : test/components/control_test.i

# target to preprocess a source file
test/components/control_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/control_test.cpp.i
.PHONY : test/components/control_test.cpp.i

test/components/control_test.s: test/components/control_test.cpp.s
.PHONY : test/components/control_test.s

# target to generate assembly for a file
test/components/control_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/control_test.cpp.s
.PHONY : test/components/control_test.cpp.s

test/components/controller/complete_statuses_test.o: test/components/controller/complete_statuses_test.cpp.o
.PHONY : test/components/controller/complete_statuses_test.o

# target to build an object file
test/components/controller/complete_statuses_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/complete_statuses_test.cpp.o
.PHONY : test/components/controller/complete_statuses_test.cpp.o

test/components/controller/complete_statuses_test.i: test/components/controller/complete_statuses_test.cpp.i
.PHONY : test/components/controller/complete_statuses_test.i

# target to preprocess a source file
test/components/controller/complete_statuses_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/complete_statuses_test.cpp.i
.PHONY : test/components/controller/complete_statuses_test.cpp.i

test/components/controller/complete_statuses_test.s: test/components/controller/complete_statuses_test.cpp.s
.PHONY : test/components/controller/complete_statuses_test.s

# target to generate assembly for a file
test/components/controller/complete_statuses_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/complete_statuses_test.cpp.s
.PHONY : test/components/controller/complete_statuses_test.cpp.s

test/components/controller/control_encoder_test.o: test/components/controller/control_encoder_test.cpp.o
.PHONY : test/components/controller/control_encoder_test.o

# target to build an object file
test/components/controller/control_encoder_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/control_encoder_test.cpp.o
.PHONY : test/components/controller/control_encoder_test.cpp.o

test/components/controller/control_encoder_test.i: test/components/controller/control_encoder_test.cpp.i
.PHONY : test/components/controller/control_encoder_test.i

# target to preprocess a source file
test/components/controller/control_encoder_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/control_encoder_test.cpp.i
.PHONY : test/components/controller/control_encoder_test.cpp.i

test/components/controller/control_encoder_test.s: test/components/controller/control_encoder_test.cpp.s
.PHONY : test/components/controller/control_encoder_test.s

# target to generate assembly for a file
test/components/controller/control_encoder_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/control_encoder_test.cpp.s
.PHONY : test/components/controller/control_encoder_test.cpp.s

test/components/controller/controller_test.o: test/components/controller/controller_test.cpp.o
.PHONY : test/components/controller/controller_test.o

# target to build an object file
test/components/controller/controller_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/controller_test.cpp.o
.PHONY : test/components/controller/controller_test.cpp.o

test/components/controller/controller_test.i: test/components/controller/controller_test.cpp.i
.PHONY : test/components/controller/controller_test.i

# target to preprocess a source file
test/components/controller/controller_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/controller_test.cpp.i
.PHONY : test/components/controller/controller_test.cpp.i

test/components/controller/controller_test.s: test/components/controller/controller_test.cpp.s
.PHONY : test/components/controller/controller_test.s

# target to generate assembly for a file
test/components/controller/controller_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/controller_test.cpp.s
.PHONY : test/components/controller/controller_test.cpp.s

test/components/controller/instruction_encoder_test.o: test/components/controller/instruction_encoder_test.cpp.o
.PHONY : test/components/controller/instruction_encoder_test.o

# target to build an object file
test/components/controller/instruction_encoder_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/instruction_encoder_test.cpp.o
.PHONY : test/components/controller/instruction_encoder_test.cpp.o

test/components/controller/instruction_encoder_test.i: test/components/controller/instruction_encoder_test.cpp.i
.PHONY : test/components/controller/instruction_encoder_test.i

# target to preprocess a source file
test/components/controller/instruction_encoder_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/instruction_encoder_test.cpp.i
.PHONY : test/components/controller/instruction_encoder_test.cpp.i

test/components/controller/instruction_encoder_test.s: test/components/controller/instruction_encoder_test.cpp.s
.PHONY : test/components/controller/instruction_encoder_test.s

# target to generate assembly for a file
test/components/controller/instruction_encoder_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/instruction_encoder_test.cpp.s
.PHONY : test/components/controller/instruction_encoder_test.cpp.s

test/components/controller/instruction_memory_test.o: test/components/controller/instruction_memory_test.cpp.o
.PHONY : test/components/controller/instruction_memory_test.o

# target to build an object file
test/components/controller/instruction_memory_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/instruction_memory_test.cpp.o
.PHONY : test/components/controller/instruction_memory_test.cpp.o

test/components/controller/instruction_memory_test.i: test/components/controller/instruction_memory_test.cpp.i
.PHONY : test/components/controller/instruction_memory_test.i

# target to preprocess a source file
test/components/controller/instruction_memory_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/instruction_memory_test.cpp.i
.PHONY : test/components/controller/instruction_memory_test.cpp.i

test/components/controller/instruction_memory_test.s: test/components/controller/instruction_memory_test.cpp.s
.PHONY : test/components/controller/instruction_memory_test.s

# target to generate assembly for a file
test/components/controller/instruction_memory_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/instruction_memory_test.cpp.s
.PHONY : test/components/controller/instruction_memory_test.cpp.s

test/components/controller/partial_statuses_test.o: test/components/controller/partial_statuses_test.cpp.o
.PHONY : test/components/controller/partial_statuses_test.o

# target to build an object file
test/components/controller/partial_statuses_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/partial_statuses_test.cpp.o
.PHONY : test/components/controller/partial_statuses_test.cpp.o

test/components/controller/partial_statuses_test.i: test/components/controller/partial_statuses_test.cpp.i
.PHONY : test/components/controller/partial_statuses_test.i

# target to preprocess a source file
test/components/controller/partial_statuses_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/partial_statuses_test.cpp.i
.PHONY : test/components/controller/partial_statuses_test.cpp.i

test/components/controller/partial_statuses_test.s: test/components/controller/partial_statuses_test.cpp.s
.PHONY : test/components/controller/partial_statuses_test.s

# target to generate assembly for a file
test/components/controller/partial_statuses_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/partial_statuses_test.cpp.s
.PHONY : test/components/controller/partial_statuses_test.cpp.s

test/components/controller/status_encoder_test.o: test/components/controller/status_encoder_test.cpp.o
.PHONY : test/components/controller/status_encoder_test.o

# target to build an object file
test/components/controller/status_encoder_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/status_encoder_test.cpp.o
.PHONY : test/components/controller/status_encoder_test.cpp.o

test/components/controller/status_encoder_test.i: test/components/controller/status_encoder_test.cpp.i
.PHONY : test/components/controller/status_encoder_test.i

# target to preprocess a source file
test/components/controller/status_encoder_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/status_encoder_test.cpp.i
.PHONY : test/components/controller/status_encoder_test.cpp.i

test/components/controller/status_encoder_test.s: test/components/controller/status_encoder_test.cpp.s
.PHONY : test/components/controller/status_encoder_test.s

# target to generate assembly for a file
test/components/controller/status_encoder_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/controller/status_encoder_test.cpp.s
.PHONY : test/components/controller/status_encoder_test.cpp.s

test/components/counter_test.o: test/components/counter_test.cpp.o
.PHONY : test/components/counter_test.o

# target to build an object file
test/components/counter_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/counter_test.cpp.o
.PHONY : test/components/counter_test.cpp.o

test/components/counter_test.i: test/components/counter_test.cpp.i
.PHONY : test/components/counter_test.i

# target to preprocess a source file
test/components/counter_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/counter_test.cpp.i
.PHONY : test/components/counter_test.cpp.i

test/components/counter_test.s: test/components/counter_test.cpp.s
.PHONY : test/components/counter_test.s

# target to generate assembly for a file
test/components/counter_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/counter_test.cpp.s
.PHONY : test/components/counter_test.cpp.s

test/components/cpu_test.o: test/components/cpu_test.cpp.o
.PHONY : test/components/cpu_test.o

# target to build an object file
test/components/cpu_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/cpu_test.cpp.o
.PHONY : test/components/cpu_test.cpp.o

test/components/cpu_test.i: test/components/cpu_test.cpp.i
.PHONY : test/components/cpu_test.i

# target to preprocess a source file
test/components/cpu_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/cpu_test.cpp.i
.PHONY : test/components/cpu_test.cpp.i

test/components/cpu_test.s: test/components/cpu_test.cpp.s
.PHONY : test/components/cpu_test.s

# target to generate assembly for a file
test/components/cpu_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/cpu_test.cpp.s
.PHONY : test/components/cpu_test.cpp.s

test/components/irata_test.o: test/components/irata_test.cpp.o
.PHONY : test/components/irata_test.o

# target to build an object file
test/components/irata_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/irata_test.cpp.o
.PHONY : test/components/irata_test.cpp.o

test/components/irata_test.i: test/components/irata_test.cpp.i
.PHONY : test/components/irata_test.i

# target to preprocess a source file
test/components/irata_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/irata_test.cpp.i
.PHONY : test/components/irata_test.cpp.i

test/components/irata_test.s: test/components/irata_test.cpp.s
.PHONY : test/components/irata_test.s

# target to generate assembly for a file
test/components/irata_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/irata_test.cpp.s
.PHONY : test/components/irata_test.cpp.s

test/components/memory/address_test.o: test/components/memory/address_test.cpp.o
.PHONY : test/components/memory/address_test.o

# target to build an object file
test/components/memory/address_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/address_test.cpp.o
.PHONY : test/components/memory/address_test.cpp.o

test/components/memory/address_test.i: test/components/memory/address_test.cpp.i
.PHONY : test/components/memory/address_test.i

# target to preprocess a source file
test/components/memory/address_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/address_test.cpp.i
.PHONY : test/components/memory/address_test.cpp.i

test/components/memory/address_test.s: test/components/memory/address_test.cpp.s
.PHONY : test/components/memory/address_test.s

# target to generate assembly for a file
test/components/memory/address_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/address_test.cpp.s
.PHONY : test/components/memory/address_test.cpp.s

test/components/memory/memory_test.o: test/components/memory/memory_test.cpp.o
.PHONY : test/components/memory/memory_test.o

# target to build an object file
test/components/memory/memory_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/memory_test.cpp.o
.PHONY : test/components/memory/memory_test.cpp.o

test/components/memory/memory_test.i: test/components/memory/memory_test.cpp.i
.PHONY : test/components/memory/memory_test.i

# target to preprocess a source file
test/components/memory/memory_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/memory_test.cpp.i
.PHONY : test/components/memory/memory_test.cpp.i

test/components/memory/memory_test.s: test/components/memory/memory_test.cpp.s
.PHONY : test/components/memory/memory_test.s

# target to generate assembly for a file
test/components/memory/memory_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/memory_test.cpp.s
.PHONY : test/components/memory/memory_test.cpp.s

test/components/memory/ram_test.o: test/components/memory/ram_test.cpp.o
.PHONY : test/components/memory/ram_test.o

# target to build an object file
test/components/memory/ram_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/ram_test.cpp.o
.PHONY : test/components/memory/ram_test.cpp.o

test/components/memory/ram_test.i: test/components/memory/ram_test.cpp.i
.PHONY : test/components/memory/ram_test.i

# target to preprocess a source file
test/components/memory/ram_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/ram_test.cpp.i
.PHONY : test/components/memory/ram_test.cpp.i

test/components/memory/ram_test.s: test/components/memory/ram_test.cpp.s
.PHONY : test/components/memory/ram_test.s

# target to generate assembly for a file
test/components/memory/ram_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/ram_test.cpp.s
.PHONY : test/components/memory/ram_test.cpp.s

test/components/memory/region_test.o: test/components/memory/region_test.cpp.o
.PHONY : test/components/memory/region_test.o

# target to build an object file
test/components/memory/region_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/region_test.cpp.o
.PHONY : test/components/memory/region_test.cpp.o

test/components/memory/region_test.i: test/components/memory/region_test.cpp.i
.PHONY : test/components/memory/region_test.i

# target to preprocess a source file
test/components/memory/region_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/region_test.cpp.i
.PHONY : test/components/memory/region_test.cpp.i

test/components/memory/region_test.s: test/components/memory/region_test.cpp.s
.PHONY : test/components/memory/region_test.s

# target to generate assembly for a file
test/components/memory/region_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/region_test.cpp.s
.PHONY : test/components/memory/region_test.cpp.s

test/components/memory/rom_test.o: test/components/memory/rom_test.cpp.o
.PHONY : test/components/memory/rom_test.o

# target to build an object file
test/components/memory/rom_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/rom_test.cpp.o
.PHONY : test/components/memory/rom_test.cpp.o

test/components/memory/rom_test.i: test/components/memory/rom_test.cpp.i
.PHONY : test/components/memory/rom_test.i

# target to preprocess a source file
test/components/memory/rom_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/rom_test.cpp.i
.PHONY : test/components/memory/rom_test.cpp.i

test/components/memory/rom_test.s: test/components/memory/rom_test.cpp.s
.PHONY : test/components/memory/rom_test.s

# target to generate assembly for a file
test/components/memory/rom_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/memory/rom_test.cpp.s
.PHONY : test/components/memory/rom_test.cpp.s

test/components/register_test.o: test/components/register_test.cpp.o
.PHONY : test/components/register_test.o

# target to build an object file
test/components/register_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/register_test.cpp.o
.PHONY : test/components/register_test.cpp.o

test/components/register_test.i: test/components/register_test.cpp.i
.PHONY : test/components/register_test.i

# target to preprocess a source file
test/components/register_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/register_test.cpp.i
.PHONY : test/components/register_test.cpp.i

test/components/register_test.s: test/components/register_test.cpp.s
.PHONY : test/components/register_test.s

# target to generate assembly for a file
test/components/register_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/register_test.cpp.s
.PHONY : test/components/register_test.cpp.s

test/components/status_register_test.o: test/components/status_register_test.cpp.o
.PHONY : test/components/status_register_test.o

# target to build an object file
test/components/status_register_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/status_register_test.cpp.o
.PHONY : test/components/status_register_test.cpp.o

test/components/status_register_test.i: test/components/status_register_test.cpp.i
.PHONY : test/components/status_register_test.i

# target to preprocess a source file
test/components/status_register_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/status_register_test.cpp.i
.PHONY : test/components/status_register_test.cpp.i

test/components/status_register_test.s: test/components/status_register_test.cpp.s
.PHONY : test/components/status_register_test.s

# target to generate assembly for a file
test/components/status_register_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/status_register_test.cpp.s
.PHONY : test/components/status_register_test.cpp.s

test/components/status_test.o: test/components/status_test.cpp.o
.PHONY : test/components/status_test.o

# target to build an object file
test/components/status_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/status_test.cpp.o
.PHONY : test/components/status_test.cpp.o

test/components/status_test.i: test/components/status_test.cpp.i
.PHONY : test/components/status_test.i

# target to preprocess a source file
test/components/status_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/status_test.cpp.i
.PHONY : test/components/status_test.cpp.i

test/components/status_test.s: test/components/status_test.cpp.s
.PHONY : test/components/status_test.s

# target to generate assembly for a file
test/components/status_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/status_test.cpp.s
.PHONY : test/components/status_test.cpp.s

test/components/word_counter_test.o: test/components/word_counter_test.cpp.o
.PHONY : test/components/word_counter_test.o

# target to build an object file
test/components/word_counter_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/word_counter_test.cpp.o
.PHONY : test/components/word_counter_test.cpp.o

test/components/word_counter_test.i: test/components/word_counter_test.cpp.i
.PHONY : test/components/word_counter_test.i

# target to preprocess a source file
test/components/word_counter_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/word_counter_test.cpp.i
.PHONY : test/components/word_counter_test.cpp.i

test/components/word_counter_test.s: test/components/word_counter_test.cpp.s
.PHONY : test/components/word_counter_test.s

# target to generate assembly for a file
test/components/word_counter_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/word_counter_test.cpp.s
.PHONY : test/components/word_counter_test.cpp.s

test/components/word_register_test.o: test/components/word_register_test.cpp.o
.PHONY : test/components/word_register_test.o

# target to build an object file
test/components/word_register_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/word_register_test.cpp.o
.PHONY : test/components/word_register_test.cpp.o

test/components/word_register_test.i: test/components/word_register_test.cpp.i
.PHONY : test/components/word_register_test.i

# target to preprocess a source file
test/components/word_register_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/word_register_test.cpp.i
.PHONY : test/components/word_register_test.cpp.i

test/components/word_register_test.s: test/components/word_register_test.cpp.s
.PHONY : test/components/word_register_test.s

# target to generate assembly for a file
test/components/word_register_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/components/word_register_test.cpp.s
.PHONY : test/components/word_register_test.cpp.s

test/hdl/alu_decl_test.o: test/hdl/alu_decl_test.cpp.o
.PHONY : test/hdl/alu_decl_test.o

# target to build an object file
test/hdl/alu_decl_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/alu_decl_test.cpp.o
.PHONY : test/hdl/alu_decl_test.cpp.o

test/hdl/alu_decl_test.i: test/hdl/alu_decl_test.cpp.i
.PHONY : test/hdl/alu_decl_test.i

# target to preprocess a source file
test/hdl/alu_decl_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/alu_decl_test.cpp.i
.PHONY : test/hdl/alu_decl_test.cpp.i

test/hdl/alu_decl_test.s: test/hdl/alu_decl_test.cpp.s
.PHONY : test/hdl/alu_decl_test.s

# target to generate assembly for a file
test/hdl/alu_decl_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/alu_decl_test.cpp.s
.PHONY : test/hdl/alu_decl_test.cpp.s

test/hdl/bus_decl_test.o: test/hdl/bus_decl_test.cpp.o
.PHONY : test/hdl/bus_decl_test.o

# target to build an object file
test/hdl/bus_decl_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/bus_decl_test.cpp.o
.PHONY : test/hdl/bus_decl_test.cpp.o

test/hdl/bus_decl_test.i: test/hdl/bus_decl_test.cpp.i
.PHONY : test/hdl/bus_decl_test.i

# target to preprocess a source file
test/hdl/bus_decl_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/bus_decl_test.cpp.i
.PHONY : test/hdl/bus_decl_test.cpp.i

test/hdl/bus_decl_test.s: test/hdl/bus_decl_test.cpp.s
.PHONY : test/hdl/bus_decl_test.s

# target to generate assembly for a file
test/hdl/bus_decl_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/bus_decl_test.cpp.s
.PHONY : test/hdl/bus_decl_test.cpp.s

test/hdl/component_decl_test.o: test/hdl/component_decl_test.cpp.o
.PHONY : test/hdl/component_decl_test.o

# target to build an object file
test/hdl/component_decl_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/component_decl_test.cpp.o
.PHONY : test/hdl/component_decl_test.cpp.o

test/hdl/component_decl_test.i: test/hdl/component_decl_test.cpp.i
.PHONY : test/hdl/component_decl_test.i

# target to preprocess a source file
test/hdl/component_decl_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/component_decl_test.cpp.i
.PHONY : test/hdl/component_decl_test.cpp.i

test/hdl/component_decl_test.s: test/hdl/component_decl_test.cpp.s
.PHONY : test/hdl/component_decl_test.s

# target to generate assembly for a file
test/hdl/component_decl_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/component_decl_test.cpp.s
.PHONY : test/hdl/component_decl_test.cpp.s

test/hdl/component_type_test.o: test/hdl/component_type_test.cpp.o
.PHONY : test/hdl/component_type_test.o

# target to build an object file
test/hdl/component_type_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/component_type_test.cpp.o
.PHONY : test/hdl/component_type_test.cpp.o

test/hdl/component_type_test.i: test/hdl/component_type_test.cpp.i
.PHONY : test/hdl/component_type_test.i

# target to preprocess a source file
test/hdl/component_type_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/component_type_test.cpp.i
.PHONY : test/hdl/component_type_test.cpp.i

test/hdl/component_type_test.s: test/hdl/component_type_test.cpp.s
.PHONY : test/hdl/component_type_test.s

# target to generate assembly for a file
test/hdl/component_type_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/component_type_test.cpp.s
.PHONY : test/hdl/component_type_test.cpp.s

test/hdl/control_decl_test.o: test/hdl/control_decl_test.cpp.o
.PHONY : test/hdl/control_decl_test.o

# target to build an object file
test/hdl/control_decl_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/control_decl_test.cpp.o
.PHONY : test/hdl/control_decl_test.cpp.o

test/hdl/control_decl_test.i: test/hdl/control_decl_test.cpp.i
.PHONY : test/hdl/control_decl_test.i

# target to preprocess a source file
test/hdl/control_decl_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/control_decl_test.cpp.i
.PHONY : test/hdl/control_decl_test.cpp.i

test/hdl/control_decl_test.s: test/hdl/control_decl_test.cpp.s
.PHONY : test/hdl/control_decl_test.s

# target to generate assembly for a file
test/hdl/control_decl_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/control_decl_test.cpp.s
.PHONY : test/hdl/control_decl_test.cpp.s

test/hdl/controller_decl_test.o: test/hdl/controller_decl_test.cpp.o
.PHONY : test/hdl/controller_decl_test.o

# target to build an object file
test/hdl/controller_decl_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/controller_decl_test.cpp.o
.PHONY : test/hdl/controller_decl_test.cpp.o

test/hdl/controller_decl_test.i: test/hdl/controller_decl_test.cpp.i
.PHONY : test/hdl/controller_decl_test.i

# target to preprocess a source file
test/hdl/controller_decl_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/controller_decl_test.cpp.i
.PHONY : test/hdl/controller_decl_test.cpp.i

test/hdl/controller_decl_test.s: test/hdl/controller_decl_test.cpp.s
.PHONY : test/hdl/controller_decl_test.s

# target to generate assembly for a file
test/hdl/controller_decl_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/controller_decl_test.cpp.s
.PHONY : test/hdl/controller_decl_test.cpp.s

test/hdl/cpu_decl_test.o: test/hdl/cpu_decl_test.cpp.o
.PHONY : test/hdl/cpu_decl_test.o

# target to build an object file
test/hdl/cpu_decl_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/cpu_decl_test.cpp.o
.PHONY : test/hdl/cpu_decl_test.cpp.o

test/hdl/cpu_decl_test.i: test/hdl/cpu_decl_test.cpp.i
.PHONY : test/hdl/cpu_decl_test.i

# target to preprocess a source file
test/hdl/cpu_decl_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/cpu_decl_test.cpp.i
.PHONY : test/hdl/cpu_decl_test.cpp.i

test/hdl/cpu_decl_test.s: test/hdl/cpu_decl_test.cpp.s
.PHONY : test/hdl/cpu_decl_test.s

# target to generate assembly for a file
test/hdl/cpu_decl_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/cpu_decl_test.cpp.s
.PHONY : test/hdl/cpu_decl_test.cpp.s

test/hdl/fake_component_decl_test.o: test/hdl/fake_component_decl_test.cpp.o
.PHONY : test/hdl/fake_component_decl_test.o

# target to build an object file
test/hdl/fake_component_decl_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/fake_component_decl_test.cpp.o
.PHONY : test/hdl/fake_component_decl_test.cpp.o

test/hdl/fake_component_decl_test.i: test/hdl/fake_component_decl_test.cpp.i
.PHONY : test/hdl/fake_component_decl_test.i

# target to preprocess a source file
test/hdl/fake_component_decl_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/fake_component_decl_test.cpp.i
.PHONY : test/hdl/fake_component_decl_test.cpp.i

test/hdl/fake_component_decl_test.s: test/hdl/fake_component_decl_test.cpp.s
.PHONY : test/hdl/fake_component_decl_test.s

# target to generate assembly for a file
test/hdl/fake_component_decl_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/fake_component_decl_test.cpp.s
.PHONY : test/hdl/fake_component_decl_test.cpp.s

test/hdl/irata_decl_test.o: test/hdl/irata_decl_test.cpp.o
.PHONY : test/hdl/irata_decl_test.o

# target to build an object file
test/hdl/irata_decl_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/irata_decl_test.cpp.o
.PHONY : test/hdl/irata_decl_test.cpp.o

test/hdl/irata_decl_test.i: test/hdl/irata_decl_test.cpp.i
.PHONY : test/hdl/irata_decl_test.i

# target to preprocess a source file
test/hdl/irata_decl_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/irata_decl_test.cpp.i
.PHONY : test/hdl/irata_decl_test.cpp.i

test/hdl/irata_decl_test.s: test/hdl/irata_decl_test.cpp.s
.PHONY : test/hdl/irata_decl_test.s

# target to generate assembly for a file
test/hdl/irata_decl_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/irata_decl_test.cpp.s
.PHONY : test/hdl/irata_decl_test.cpp.s

test/hdl/memory_decl_test.o: test/hdl/memory_decl_test.cpp.o
.PHONY : test/hdl/memory_decl_test.o

# target to build an object file
test/hdl/memory_decl_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/memory_decl_test.cpp.o
.PHONY : test/hdl/memory_decl_test.cpp.o

test/hdl/memory_decl_test.i: test/hdl/memory_decl_test.cpp.i
.PHONY : test/hdl/memory_decl_test.i

# target to preprocess a source file
test/hdl/memory_decl_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/memory_decl_test.cpp.i
.PHONY : test/hdl/memory_decl_test.cpp.i

test/hdl/memory_decl_test.s: test/hdl/memory_decl_test.cpp.s
.PHONY : test/hdl/memory_decl_test.s

# target to generate assembly for a file
test/hdl/memory_decl_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/memory_decl_test.cpp.s
.PHONY : test/hdl/memory_decl_test.cpp.s

test/hdl/register_decl_test.o: test/hdl/register_decl_test.cpp.o
.PHONY : test/hdl/register_decl_test.o

# target to build an object file
test/hdl/register_decl_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/register_decl_test.cpp.o
.PHONY : test/hdl/register_decl_test.cpp.o

test/hdl/register_decl_test.i: test/hdl/register_decl_test.cpp.i
.PHONY : test/hdl/register_decl_test.i

# target to preprocess a source file
test/hdl/register_decl_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/register_decl_test.cpp.i
.PHONY : test/hdl/register_decl_test.cpp.i

test/hdl/register_decl_test.s: test/hdl/register_decl_test.cpp.s
.PHONY : test/hdl/register_decl_test.s

# target to generate assembly for a file
test/hdl/register_decl_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/register_decl_test.cpp.s
.PHONY : test/hdl/register_decl_test.cpp.s

test/hdl/status_decl_test.o: test/hdl/status_decl_test.cpp.o
.PHONY : test/hdl/status_decl_test.o

# target to build an object file
test/hdl/status_decl_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/status_decl_test.cpp.o
.PHONY : test/hdl/status_decl_test.cpp.o

test/hdl/status_decl_test.i: test/hdl/status_decl_test.cpp.i
.PHONY : test/hdl/status_decl_test.i

# target to preprocess a source file
test/hdl/status_decl_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/status_decl_test.cpp.i
.PHONY : test/hdl/status_decl_test.cpp.i

test/hdl/status_decl_test.s: test/hdl/status_decl_test.cpp.s
.PHONY : test/hdl/status_decl_test.s

# target to generate assembly for a file
test/hdl/status_decl_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/status_decl_test.cpp.s
.PHONY : test/hdl/status_decl_test.cpp.s

test/hdl/status_register_decl_test.o: test/hdl/status_register_decl_test.cpp.o
.PHONY : test/hdl/status_register_decl_test.o

# target to build an object file
test/hdl/status_register_decl_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/status_register_decl_test.cpp.o
.PHONY : test/hdl/status_register_decl_test.cpp.o

test/hdl/status_register_decl_test.i: test/hdl/status_register_decl_test.cpp.i
.PHONY : test/hdl/status_register_decl_test.i

# target to preprocess a source file
test/hdl/status_register_decl_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/status_register_decl_test.cpp.i
.PHONY : test/hdl/status_register_decl_test.cpp.i

test/hdl/status_register_decl_test.s: test/hdl/status_register_decl_test.cpp.s
.PHONY : test/hdl/status_register_decl_test.s

# target to generate assembly for a file
test/hdl/status_register_decl_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/status_register_decl_test.cpp.s
.PHONY : test/hdl/status_register_decl_test.cpp.s

test/hdl/tick_phase_test.o: test/hdl/tick_phase_test.cpp.o
.PHONY : test/hdl/tick_phase_test.o

# target to build an object file
test/hdl/tick_phase_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/tick_phase_test.cpp.o
.PHONY : test/hdl/tick_phase_test.cpp.o

test/hdl/tick_phase_test.i: test/hdl/tick_phase_test.cpp.i
.PHONY : test/hdl/tick_phase_test.i

# target to preprocess a source file
test/hdl/tick_phase_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/tick_phase_test.cpp.i
.PHONY : test/hdl/tick_phase_test.cpp.i

test/hdl/tick_phase_test.s: test/hdl/tick_phase_test.cpp.s
.PHONY : test/hdl/tick_phase_test.s

# target to generate assembly for a file
test/hdl/tick_phase_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/hdl/tick_phase_test.cpp.s
.PHONY : test/hdl/tick_phase_test.cpp.s

test/microcode/compiler/compiler_test.o: test/microcode/compiler/compiler_test.cpp.o
.PHONY : test/microcode/compiler/compiler_test.o

# target to build an object file
test/microcode/compiler/compiler_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/compiler_test.cpp.o
.PHONY : test/microcode/compiler/compiler_test.cpp.o

test/microcode/compiler/compiler_test.i: test/microcode/compiler/compiler_test.cpp.i
.PHONY : test/microcode/compiler/compiler_test.i

# target to preprocess a source file
test/microcode/compiler/compiler_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/compiler_test.cpp.i
.PHONY : test/microcode/compiler/compiler_test.cpp.i

test/microcode/compiler/compiler_test.s: test/microcode/compiler/compiler_test.cpp.s
.PHONY : test/microcode/compiler/compiler_test.s

# target to generate assembly for a file
test/microcode/compiler/compiler_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/compiler_test.cpp.s
.PHONY : test/microcode/compiler/compiler_test.cpp.s

test/microcode/compiler/ir/instruction_set_test.o: test/microcode/compiler/ir/instruction_set_test.cpp.o
.PHONY : test/microcode/compiler/ir/instruction_set_test.o

# target to build an object file
test/microcode/compiler/ir/instruction_set_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/ir/instruction_set_test.cpp.o
.PHONY : test/microcode/compiler/ir/instruction_set_test.cpp.o

test/microcode/compiler/ir/instruction_set_test.i: test/microcode/compiler/ir/instruction_set_test.cpp.i
.PHONY : test/microcode/compiler/ir/instruction_set_test.i

# target to preprocess a source file
test/microcode/compiler/ir/instruction_set_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/ir/instruction_set_test.cpp.i
.PHONY : test/microcode/compiler/ir/instruction_set_test.cpp.i

test/microcode/compiler/ir/instruction_set_test.s: test/microcode/compiler/ir/instruction_set_test.cpp.s
.PHONY : test/microcode/compiler/ir/instruction_set_test.s

# target to generate assembly for a file
test/microcode/compiler/ir/instruction_set_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/ir/instruction_set_test.cpp.s
.PHONY : test/microcode/compiler/ir/instruction_set_test.cpp.s

test/microcode/compiler/ir/instruction_test.o: test/microcode/compiler/ir/instruction_test.cpp.o
.PHONY : test/microcode/compiler/ir/instruction_test.o

# target to build an object file
test/microcode/compiler/ir/instruction_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/ir/instruction_test.cpp.o
.PHONY : test/microcode/compiler/ir/instruction_test.cpp.o

test/microcode/compiler/ir/instruction_test.i: test/microcode/compiler/ir/instruction_test.cpp.i
.PHONY : test/microcode/compiler/ir/instruction_test.i

# target to preprocess a source file
test/microcode/compiler/ir/instruction_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/ir/instruction_test.cpp.i
.PHONY : test/microcode/compiler/ir/instruction_test.cpp.i

test/microcode/compiler/ir/instruction_test.s: test/microcode/compiler/ir/instruction_test.cpp.s
.PHONY : test/microcode/compiler/ir/instruction_test.s

# target to generate assembly for a file
test/microcode/compiler/ir/instruction_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/ir/instruction_test.cpp.s
.PHONY : test/microcode/compiler/ir/instruction_test.cpp.s

test/microcode/compiler/ir/step_test.o: test/microcode/compiler/ir/step_test.cpp.o
.PHONY : test/microcode/compiler/ir/step_test.o

# target to build an object file
test/microcode/compiler/ir/step_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/ir/step_test.cpp.o
.PHONY : test/microcode/compiler/ir/step_test.cpp.o

test/microcode/compiler/ir/step_test.i: test/microcode/compiler/ir/step_test.cpp.i
.PHONY : test/microcode/compiler/ir/step_test.i

# target to preprocess a source file
test/microcode/compiler/ir/step_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/ir/step_test.cpp.i
.PHONY : test/microcode/compiler/ir/step_test.cpp.i

test/microcode/compiler/ir/step_test.s: test/microcode/compiler/ir/step_test.cpp.s
.PHONY : test/microcode/compiler/ir/step_test.s

# target to generate assembly for a file
test/microcode/compiler/ir/step_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/ir/step_test.cpp.s
.PHONY : test/microcode/compiler/ir/step_test.cpp.s

test/microcode/compiler/passes/bus_validator_test.o: test/microcode/compiler/passes/bus_validator_test.cpp.o
.PHONY : test/microcode/compiler/passes/bus_validator_test.o

# target to build an object file
test/microcode/compiler/passes/bus_validator_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/bus_validator_test.cpp.o
.PHONY : test/microcode/compiler/passes/bus_validator_test.cpp.o

test/microcode/compiler/passes/bus_validator_test.i: test/microcode/compiler/passes/bus_validator_test.cpp.i
.PHONY : test/microcode/compiler/passes/bus_validator_test.i

# target to preprocess a source file
test/microcode/compiler/passes/bus_validator_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/bus_validator_test.cpp.i
.PHONY : test/microcode/compiler/passes/bus_validator_test.cpp.i

test/microcode/compiler/passes/bus_validator_test.s: test/microcode/compiler/passes/bus_validator_test.cpp.s
.PHONY : test/microcode/compiler/passes/bus_validator_test.s

# target to generate assembly for a file
test/microcode/compiler/passes/bus_validator_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/bus_validator_test.cpp.s
.PHONY : test/microcode/compiler/passes/bus_validator_test.cpp.s

test/microcode/compiler/passes/fetch_stage_validator_test.o: test/microcode/compiler/passes/fetch_stage_validator_test.cpp.o
.PHONY : test/microcode/compiler/passes/fetch_stage_validator_test.o

# target to build an object file
test/microcode/compiler/passes/fetch_stage_validator_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/fetch_stage_validator_test.cpp.o
.PHONY : test/microcode/compiler/passes/fetch_stage_validator_test.cpp.o

test/microcode/compiler/passes/fetch_stage_validator_test.i: test/microcode/compiler/passes/fetch_stage_validator_test.cpp.i
.PHONY : test/microcode/compiler/passes/fetch_stage_validator_test.i

# target to preprocess a source file
test/microcode/compiler/passes/fetch_stage_validator_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/fetch_stage_validator_test.cpp.i
.PHONY : test/microcode/compiler/passes/fetch_stage_validator_test.cpp.i

test/microcode/compiler/passes/fetch_stage_validator_test.s: test/microcode/compiler/passes/fetch_stage_validator_test.cpp.s
.PHONY : test/microcode/compiler/passes/fetch_stage_validator_test.s

# target to generate assembly for a file
test/microcode/compiler/passes/fetch_stage_validator_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/fetch_stage_validator_test.cpp.s
.PHONY : test/microcode/compiler/passes/fetch_stage_validator_test.cpp.s

test/microcode/compiler/passes/instruction_coverage_validator_test.o: test/microcode/compiler/passes/instruction_coverage_validator_test.cpp.o
.PHONY : test/microcode/compiler/passes/instruction_coverage_validator_test.o

# target to build an object file
test/microcode/compiler/passes/instruction_coverage_validator_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/instruction_coverage_validator_test.cpp.o
.PHONY : test/microcode/compiler/passes/instruction_coverage_validator_test.cpp.o

test/microcode/compiler/passes/instruction_coverage_validator_test.i: test/microcode/compiler/passes/instruction_coverage_validator_test.cpp.i
.PHONY : test/microcode/compiler/passes/instruction_coverage_validator_test.i

# target to preprocess a source file
test/microcode/compiler/passes/instruction_coverage_validator_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/instruction_coverage_validator_test.cpp.i
.PHONY : test/microcode/compiler/passes/instruction_coverage_validator_test.cpp.i

test/microcode/compiler/passes/instruction_coverage_validator_test.s: test/microcode/compiler/passes/instruction_coverage_validator_test.cpp.s
.PHONY : test/microcode/compiler/passes/instruction_coverage_validator_test.s

# target to generate assembly for a file
test/microcode/compiler/passes/instruction_coverage_validator_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/instruction_coverage_validator_test.cpp.s
.PHONY : test/microcode/compiler/passes/instruction_coverage_validator_test.cpp.s

test/microcode/compiler/passes/status_completeness_validator_test.o: test/microcode/compiler/passes/status_completeness_validator_test.cpp.o
.PHONY : test/microcode/compiler/passes/status_completeness_validator_test.o

# target to build an object file
test/microcode/compiler/passes/status_completeness_validator_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/status_completeness_validator_test.cpp.o
.PHONY : test/microcode/compiler/passes/status_completeness_validator_test.cpp.o

test/microcode/compiler/passes/status_completeness_validator_test.i: test/microcode/compiler/passes/status_completeness_validator_test.cpp.i
.PHONY : test/microcode/compiler/passes/status_completeness_validator_test.i

# target to preprocess a source file
test/microcode/compiler/passes/status_completeness_validator_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/status_completeness_validator_test.cpp.i
.PHONY : test/microcode/compiler/passes/status_completeness_validator_test.cpp.i

test/microcode/compiler/passes/status_completeness_validator_test.s: test/microcode/compiler/passes/status_completeness_validator_test.cpp.s
.PHONY : test/microcode/compiler/passes/status_completeness_validator_test.s

# target to generate assembly for a file
test/microcode/compiler/passes/status_completeness_validator_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/status_completeness_validator_test.cpp.s
.PHONY : test/microcode/compiler/passes/status_completeness_validator_test.cpp.s

test/microcode/compiler/passes/step_index_transformer_test.o: test/microcode/compiler/passes/step_index_transformer_test.cpp.o
.PHONY : test/microcode/compiler/passes/step_index_transformer_test.o

# target to build an object file
test/microcode/compiler/passes/step_index_transformer_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/step_index_transformer_test.cpp.o
.PHONY : test/microcode/compiler/passes/step_index_transformer_test.cpp.o

test/microcode/compiler/passes/step_index_transformer_test.i: test/microcode/compiler/passes/step_index_transformer_test.cpp.i
.PHONY : test/microcode/compiler/passes/step_index_transformer_test.i

# target to preprocess a source file
test/microcode/compiler/passes/step_index_transformer_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/step_index_transformer_test.cpp.i
.PHONY : test/microcode/compiler/passes/step_index_transformer_test.cpp.i

test/microcode/compiler/passes/step_index_transformer_test.s: test/microcode/compiler/passes/step_index_transformer_test.cpp.s
.PHONY : test/microcode/compiler/passes/step_index_transformer_test.s

# target to generate assembly for a file
test/microcode/compiler/passes/step_index_transformer_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/step_index_transformer_test.cpp.s
.PHONY : test/microcode/compiler/passes/step_index_transformer_test.cpp.s

test/microcode/compiler/passes/step_index_validator_test.o: test/microcode/compiler/passes/step_index_validator_test.cpp.o
.PHONY : test/microcode/compiler/passes/step_index_validator_test.o

# target to build an object file
test/microcode/compiler/passes/step_index_validator_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/step_index_validator_test.cpp.o
.PHONY : test/microcode/compiler/passes/step_index_validator_test.cpp.o

test/microcode/compiler/passes/step_index_validator_test.i: test/microcode/compiler/passes/step_index_validator_test.cpp.i
.PHONY : test/microcode/compiler/passes/step_index_validator_test.i

# target to preprocess a source file
test/microcode/compiler/passes/step_index_validator_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/step_index_validator_test.cpp.i
.PHONY : test/microcode/compiler/passes/step_index_validator_test.cpp.i

test/microcode/compiler/passes/step_index_validator_test.s: test/microcode/compiler/passes/step_index_validator_test.cpp.s
.PHONY : test/microcode/compiler/passes/step_index_validator_test.s

# target to generate assembly for a file
test/microcode/compiler/passes/step_index_validator_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/step_index_validator_test.cpp.s
.PHONY : test/microcode/compiler/passes/step_index_validator_test.cpp.s

test/microcode/compiler/passes/step_merger_test.o: test/microcode/compiler/passes/step_merger_test.cpp.o
.PHONY : test/microcode/compiler/passes/step_merger_test.o

# target to build an object file
test/microcode/compiler/passes/step_merger_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/step_merger_test.cpp.o
.PHONY : test/microcode/compiler/passes/step_merger_test.cpp.o

test/microcode/compiler/passes/step_merger_test.i: test/microcode/compiler/passes/step_merger_test.cpp.i
.PHONY : test/microcode/compiler/passes/step_merger_test.i

# target to preprocess a source file
test/microcode/compiler/passes/step_merger_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/step_merger_test.cpp.i
.PHONY : test/microcode/compiler/passes/step_merger_test.cpp.i

test/microcode/compiler/passes/step_merger_test.s: test/microcode/compiler/passes/step_merger_test.cpp.s
.PHONY : test/microcode/compiler/passes/step_merger_test.s

# target to generate assembly for a file
test/microcode/compiler/passes/step_merger_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/compiler/passes/step_merger_test.cpp.s
.PHONY : test/microcode/compiler/passes/step_merger_test.cpp.s

test/microcode/dsl/instruction_set_test.o: test/microcode/dsl/instruction_set_test.cpp.o
.PHONY : test/microcode/dsl/instruction_set_test.o

# target to build an object file
test/microcode/dsl/instruction_set_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/dsl/instruction_set_test.cpp.o
.PHONY : test/microcode/dsl/instruction_set_test.cpp.o

test/microcode/dsl/instruction_set_test.i: test/microcode/dsl/instruction_set_test.cpp.i
.PHONY : test/microcode/dsl/instruction_set_test.i

# target to preprocess a source file
test/microcode/dsl/instruction_set_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/dsl/instruction_set_test.cpp.i
.PHONY : test/microcode/dsl/instruction_set_test.cpp.i

test/microcode/dsl/instruction_set_test.s: test/microcode/dsl/instruction_set_test.cpp.s
.PHONY : test/microcode/dsl/instruction_set_test.s

# target to generate assembly for a file
test/microcode/dsl/instruction_set_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/dsl/instruction_set_test.cpp.s
.PHONY : test/microcode/dsl/instruction_set_test.cpp.s

test/microcode/dsl/instruction_test.o: test/microcode/dsl/instruction_test.cpp.o
.PHONY : test/microcode/dsl/instruction_test.o

# target to build an object file
test/microcode/dsl/instruction_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/dsl/instruction_test.cpp.o
.PHONY : test/microcode/dsl/instruction_test.cpp.o

test/microcode/dsl/instruction_test.i: test/microcode/dsl/instruction_test.cpp.i
.PHONY : test/microcode/dsl/instruction_test.i

# target to preprocess a source file
test/microcode/dsl/instruction_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/dsl/instruction_test.cpp.i
.PHONY : test/microcode/dsl/instruction_test.cpp.i

test/microcode/dsl/instruction_test.s: test/microcode/dsl/instruction_test.cpp.s
.PHONY : test/microcode/dsl/instruction_test.s

# target to generate assembly for a file
test/microcode/dsl/instruction_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/dsl/instruction_test.cpp.s
.PHONY : test/microcode/dsl/instruction_test.cpp.s

test/microcode/dsl/step_test.o: test/microcode/dsl/step_test.cpp.o
.PHONY : test/microcode/dsl/step_test.o

# target to build an object file
test/microcode/dsl/step_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/dsl/step_test.cpp.o
.PHONY : test/microcode/dsl/step_test.cpp.o

test/microcode/dsl/step_test.i: test/microcode/dsl/step_test.cpp.i
.PHONY : test/microcode/dsl/step_test.i

# target to preprocess a source file
test/microcode/dsl/step_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/dsl/step_test.cpp.i
.PHONY : test/microcode/dsl/step_test.cpp.i

test/microcode/dsl/step_test.s: test/microcode/dsl/step_test.cpp.s
.PHONY : test/microcode/dsl/step_test.s

# target to generate assembly for a file
test/microcode/dsl/step_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/dsl/step_test.cpp.s
.PHONY : test/microcode/dsl/step_test.cpp.s

test/microcode/table/entry_test.o: test/microcode/table/entry_test.cpp.o
.PHONY : test/microcode/table/entry_test.o

# target to build an object file
test/microcode/table/entry_test.cpp.o:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/table/entry_test.cpp.o
.PHONY : test/microcode/table/entry_test.cpp.o

test/microcode/table/entry_test.i: test/microcode/table/entry_test.cpp.i
.PHONY : test/microcode/table/entry_test.i

# target to preprocess a source file
test/microcode/table/entry_test.cpp.i:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/table/entry_test.cpp.i
.PHONY : test/microcode/table/entry_test.cpp.i

test/microcode/table/entry_test.s: test/microcode/table/entry_test.cpp.s
.PHONY : test/microcode/table/entry_test.s

# target to generate assembly for a file
test/microcode/table/entry_test.cpp.s:
	cd /home/runner/workspace/irata/build_nosani && $(MAKE) $(MAKESILENT) -f sim/CMakeFiles/sim_tests.dir/build.make sim/CMakeFiles/sim_tests.dir/test/microcode/table/entry_test.cpp.s
.PHONY : test/microcode/table/entry_test.cpp.s

# Help Target
help:
	@echo "The following are some of the valid targets for this Makefile:"
	@echo "... all (the default if no target is provided)"
	@echo "... clean"
	@echo "... depend"
	@echo "... edit_cache"
	@echo "... install"
	@echo "... install/local"
	@echo "... install/strip"
	@echo "... list_install_components"
	@echo "... rebuild_cache"
	@echo "... test"
	@echo "... irata_sim"
	@echo "... microcode"
	@echo "... sim"
	@echo "... sim_tests"
	@echo "... microcode.o"
	@echo "... microcode.i"
	@echo "... microcode.s"
	@echo "... sim.o"
	@echo "... sim.i"
	@echo "... sim.s"
	@echo "... src/components/alu/add.o"
	@echo "... src/components/alu/add.i"
	@echo "... src/components/alu/add.s"
	@echo "... src/components/alu/address_add.o"
	@echo "... src/components/alu/address_add.i"
	@echo "... src/components/alu/address_add.s"
	@echo "... src/components/alu/alu.o"
	@echo "... src/components/alu/alu.i"
	@echo "... src/components/alu/alu.s"
	@echo "... src/components/alu/and.o"
	@echo "... src/components/alu/and.i"
	@echo "... src/components/alu/and.s"
	@echo "... src/components/alu/module.o"
	@echo "... src/components/alu/module.i"
	@echo "... src/components/alu/module.s"
	@echo "... src/components/alu/or.o"
	@echo "... src/components/alu/or.i"
	@echo "... src/components/alu/or.s"
	@echo "... src/components/alu/rotate_left.o"
	@echo "... src/components/alu/rotate_left.i"
	@echo "... src/components/alu/rotate_left.s"
	@echo "... src/components/alu/rotate_right.o"
	@echo "... src/components/alu/rotate_right.i"
	@echo "... src/components/alu/rotate_right.s"
	@echo "... src/components/alu/shift_left.o"
	@echo "... src/components/alu/shift_left.i"
	@echo "... src/components/alu/shift_left.s"
	@echo "... src/components/alu/shift_right.o"
	@echo "... src/components/alu/shift_right.i"
	@echo "... src/components/alu/shift_right.s"
	@echo "... src/components/alu/subtract.o"
	@echo "... src/components/alu/subtract.i"
	@echo "... src/components/alu/subtract.s"
	@echo "... src/components/alu/xor.o"
	@echo "... src/components/alu/xor.i"
	@echo "... src/components/alu/xor.s"
	@echo "... src/components/bus.o"
	@echo "... src/components/bus.i"
	@echo "... src/components/bus.s"
	@echo "... src/components/component.o"
	@echo "... src/components/component.i"
	@echo "... src/components/component.s"
	@echo "... src/components/control.o"
	@echo "... src/components/control.i"
	@echo "... src/components/control.s"
	@echo "... src/components/controller/complete_statuses.o"
	@echo "... src/components/controller/complete_statuses.i"
	@echo "... src/components/controller/complete_statuses.s"
	@echo "... src/components/controller/control_encoder.o"
	@echo "... src/components/controller/control_encoder.i"
	@echo "... src/components/controller/control_encoder.s"
	@echo "... src/components/controller/controller.o"
	@echo "... src/components/controller/controller.i"
	@echo "... src/components/controller/controller.s"
	@echo "... src/components/controller/instruction_encoder.o"
	@echo "... src/components/controller/instruction_encoder.i"
	@echo "... src/components/controller/instruction_encoder.s"
	@echo "... src/components/controller/instruction_memory.o"
	@echo "... src/components/controller/instruction_memory.i"
	@echo "... src/components/controller/instruction_memory.s"
	@echo "... src/components/controller/partial_statuses.o"
	@echo "... src/components/controller/partial_statuses.i"
	@echo "... src/components/controller/partial_statuses.s"
	@echo "... src/components/controller/status_encoder.o"
	@echo "... src/components/controller/status_encoder.i"
	@echo "... src/components/controller/status_encoder.s"
	@echo "... src/components/counter.o"
	@echo "... src/components/counter.i"
	@echo "... src/components/counter.s"
	@echo "... src/components/cpu.o"
	@echo "... src/components/cpu.i"
	@echo "... src/components/cpu.s"
	@echo "... src/components/irata.o"
	@echo "... src/components/irata.i"
	@echo "... src/components/irata.s"
	@echo "... src/components/memory/address.o"
	@echo "... src/components/memory/address.i"
	@echo "... src/components/memory/address.s"
	@echo "... src/components/memory/memory.o"
	@echo "... src/components/memory/memory.i"
	@echo "... src/components/memory/memory.s"
	@echo "... src/components/memory/ram.o"
	@echo "... src/components/memory/ram.i"
	@echo "... src/components/memory/ram.s"
	@echo "... src/components/memory/region.o"
	@echo "... src/components/memory/region.i"
	@echo "... src/components/memory/region.s"
	@echo "... src/components/memory/rom.o"
	@echo "... src/components/memory/rom.i"
	@echo "... src/components/memory/rom.s"
	@echo "... src/components/register.o"
	@echo "... src/components/register.i"
	@echo "... src/components/register.s"
	@echo "... src/components/status.o"
	@echo "... src/components/status.i"
	@echo "... src/components/status.s"
	@echo "... src/components/status_register.o"
	@echo "... src/components/status_register.i"
	@echo "... src/components/status_register.s"
	@echo "... src/components/word_counter.o"
	@echo "... src/components/word_counter.i"
	@echo "... src/components/word_counter.s"
	@echo "... src/components/word_register.o"
	@echo "... src/components/word_register.i"
	@echo "... src/components/word_register.s"
	@echo "... src/hdl/alu_decl.o"
	@echo "... src/hdl/alu_decl.i"
	@echo "... src/hdl/alu_decl.s"
	@echo "... src/hdl/alu_opcode.o"
	@echo "... src/hdl/alu_opcode.i"
	@echo "... src/hdl/alu_opcode.s"
	@echo "... src/hdl/bus_decl.o"
	@echo "... src/hdl/bus_decl.i"
	@echo "... src/hdl/bus_decl.s"
	@echo "... src/hdl/component_decl.o"
	@echo "... src/hdl/component_decl.i"
	@echo "... src/hdl/component_decl.s"
	@echo "... src/hdl/component_type.o"
	@echo "... src/hdl/component_type.i"
	@echo "... src/hdl/component_type.s"
	@echo "... src/hdl/control_decl.o"
	@echo "... src/hdl/control_decl.i"
	@echo "... src/hdl/control_decl.s"
	@echo "... src/hdl/controller_decl.o"
	@echo "... src/hdl/controller_decl.i"
	@echo "... src/hdl/controller_decl.s"
	@echo "... src/hdl/cpu_decl.o"
	@echo "... src/hdl/cpu_decl.i"
	@echo "... src/hdl/cpu_decl.s"
	@echo "... src/hdl/irata_decl.o"
	@echo "... src/hdl/irata_decl.i"
	@echo "... src/hdl/irata_decl.s"
	@echo "... src/hdl/memory_decl.o"
	@echo "... src/hdl/memory_decl.i"
	@echo "... src/hdl/memory_decl.s"
	@echo "... src/hdl/register_decl.o"
	@echo "... src/hdl/register_decl.i"
	@echo "... src/hdl/register_decl.s"
	@echo "... src/hdl/status_decl.o"
	@echo "... src/hdl/status_decl.i"
	@echo "... src/hdl/status_decl.s"
	@echo "... src/hdl/status_register_decl.o"
	@echo "... src/hdl/status_register_decl.i"
	@echo "... src/hdl/status_register_decl.s"
	@echo "... src/hdl/tick_phase.o"
	@echo "... src/hdl/tick_phase.i"
	@echo "... src/hdl/tick_phase.s"
	@echo "... src/microcode/compiler/compiler.o"
	@echo "... src/microcode/compiler/compiler.i"
	@echo "... src/microcode/compiler/compiler.s"
	@echo "... src/microcode/compiler/ir/instruction.o"
	@echo "... src/microcode/compiler/ir/instruction.i"
	@echo "... src/microcode/compiler/ir/instruction.s"
	@echo "... src/microcode/compiler/ir/instruction_set.o"
	@echo "... src/microcode/compiler/ir/instruction_set.i"
	@echo "... src/microcode/compiler/ir/instruction_set.s"
	@echo "... src/microcode/compiler/ir/step.o"
	@echo "... src/microcode/compiler/ir/step.i"
	@echo "... src/microcode/compiler/ir/step.s"
	@echo "... src/microcode/compiler/passes/bus_validator.o"
	@echo "... src/microcode/compiler/passes/bus_validator.i"
	@echo "... src/microcode/compiler/passes/bus_validator.s"
	@echo "... src/microcode/compiler/passes/fetch_stage_validator.o"
	@echo "... src/microcode/compiler/passes/fetch_stage_validator.i"
	@echo "... src/microcode/compiler/passes/fetch_stage_validator.s"
	@echo "... src/microcode/compiler/passes/instruction_coverage_validator.o"
	@echo "... src/microcode/compiler/passes/instruction_coverage_validator.i"
	@echo "... src/microcode/compiler/passes/instruction_coverage_validator.s"
	@echo "... src/microcode/compiler/passes/status_completeness_validator.o"
	@echo "... src/microcode/compiler/passes/status_completeness_validator.i"
	@echo "... src/microcode/compiler/passes/status_completeness_validator.s"
	@echo "... src/microcode/compiler/passes/step_index_transformer.o"
	@echo "... src/microcode/compiler/passes/step_index_transformer.i"
	@echo "... src/microcode/compiler/passes/step_index_transformer.s"
	@echo "... src/microcode/compiler/passes/step_index_validator.o"
	@echo "... src/microcode/compiler/passes/step_index_validator.i"
	@echo "... src/microcode/compiler/passes/step_index_validator.s"
	@echo "... src/microcode/compiler/passes/step_merger.o"
	@echo "... src/microcode/compiler/passes/step_merger.i"
	@echo "... src/microcode/compiler/passes/step_merger.s"
	@echo "... src/microcode/dsl/instruction.o"
	@echo "... src/microcode/dsl/instruction.i"
	@echo "... src/microcode/dsl/instruction.s"
	@echo "... src/microcode/dsl/instruction_set.o"
	@echo "... src/microcode/dsl/instruction_set.i"
	@echo "... src/microcode/dsl/instruction_set.s"
	@echo "... src/microcode/dsl/irata_instruction_set.o"
	@echo "... src/microcode/dsl/irata_instruction_set.i"
	@echo "... src/microcode/dsl/irata_instruction_set.s"
	@echo "... src/microcode/dsl/step.o"
	@echo "... src/microcode/dsl/step.i"
	@echo "... src/microcode/dsl/step.s"
	@echo "... src/microcode/table/entry.o"
	@echo "... src/microcode/table/entry.i"
	@echo "... src/microcode/table/entry.s"
	@echo "... src/microcode/table/table.o"
	@echo "... src/microcode/table/table.i"
	@echo "... src/microcode/table/table.s"
	@echo "... test/components/alu/add_test.o"
	@echo "... test/components/alu/add_test.i"
	@echo "... test/components/alu/add_test.s"
	@echo "... test/components/alu/address_add_test.o"
	@echo "... test/components/alu/address_add_test.i"
	@echo "... test/components/alu/address_add_test.s"
	@echo "... test/components/alu/alu_test.o"
	@echo "... test/components/alu/alu_test.i"
	@echo "... test/components/alu/alu_test.s"
	@echo "... test/components/alu/and_test.o"
	@echo "... test/components/alu/and_test.i"
	@echo "... test/components/alu/and_test.s"
	@echo "... test/components/alu/module_test.o"
	@echo "... test/components/alu/module_test.i"
	@echo "... test/components/alu/module_test.s"
	@echo "... test/components/alu/or_test.o"
	@echo "... test/components/alu/or_test.i"
	@echo "... test/components/alu/or_test.s"
	@echo "... test/components/alu/rotate_left_test.o"
	@echo "... test/components/alu/rotate_left_test.i"
	@echo "... test/components/alu/rotate_left_test.s"
	@echo "... test/components/alu/rotate_right_test.o"
	@echo "... test/components/alu/rotate_right_test.i"
	@echo "... test/components/alu/rotate_right_test.s"
	@echo "... test/components/alu/shift_left_test.o"
	@echo "... test/components/alu/shift_left_test.i"
	@echo "... test/components/alu/shift_left_test.s"
	@echo "... test/components/alu/shift_right_test.o"
	@echo "... test/components/alu/shift_right_test.i"
	@echo "... test/components/alu/shift_right_test.s"
	@echo "... test/components/alu/subtract_test.o"
	@echo "... test/components/alu/subtract_test.i"
	@echo "... test/components/alu/subtract_test.s"
	@echo "... test/components/alu/xor_test.o"
	@echo "... test/components/alu/xor_test.i"
	@echo "... test/components/alu/xor_test.s"
	@echo "... test/components/bus_test.o"
	@echo "... test/components/bus_test.i"
	@echo "... test/components/bus_test.s"
	@echo "... test/components/component_test.o"
	@echo "... test/components/component_test.i"
	@echo "... test/components/component_test.s"
	@echo "... test/components/control_test.o"
	@echo "... test/components/control_test.i"
	@echo "... test/components/control_test.s"
	@echo "... test/components/controller/complete_statuses_test.o"
	@echo "... test/components/controller/complete_statuses_test.i"
	@echo "... test/components/controller/complete_statuses_test.s"
	@echo "... test/components/controller/control_encoder_test.o"
	@echo "... test/components/controller/control_encoder_test.i"
	@echo "... test/components/controller/control_encoder_test.s"
	@echo "... test/components/controller/controller_test.o"
	@echo "... test/components/controller/controller_test.i"
	@echo "... test/components/controller/controller_test.s"
	@echo "... test/components/controller/instruction_encoder_test.o"
	@echo "... test/components/controller/instruction_encoder_test.i"
	@echo "... test/components/controller/instruction_encoder_test.s"
	@echo "... test/components/controller/instruction_memory_test.o"
	@echo "... test/components/controller/instruction_memory_test.i"
	@echo "... test/components/controller/instruction_memory_test.s"
	@echo "... test/components/controller/partial_statuses_test.o"
	@echo "... test/components/controller/partial_statuses_test.i"
	@echo "... test/components/controller/partial_statuses_test.s"
	@echo "... test/components/controller/status_encoder_test.o"
	@echo "... test/components/controller/status_encoder_test.i"
	@echo "... test/components/controller/status_encoder_test.s"
	@echo "... test/components/counter_test.o"
	@echo "... test/components/counter_test.i"
	@echo "... test/components/counter_test.s"
	@echo "... test/components/cpu_test.o"
	@echo "... test/components/cpu_test.i"
	@echo "... test/components/cpu_test.s"
	@echo "... test/components/irata_test.o"
	@echo "... test/components/irata_test.i"
	@echo "... test/components/irata_test.s"
	@echo "... test/components/memory/address_test.o"
	@echo "... test/components/memory/address_test.i"
	@echo "... test/components/memory/address_test.s"
	@echo "... test/components/memory/memory_test.o"
	@echo "... test/components/memory/memory_test.i"
	@echo "... test/components/memory/memory_test.s"
	@echo "... test/components/memory/ram_test.o"
	@echo "... test/components/memory/ram_test.i"
	@echo "... test/components/memory/ram_test.s"
	@echo "... test/components/memory/region_test.o"
	@echo "... test/components/memory/region_test.i"
	@echo "... test/components/memory/region_test.s"
	@echo "... test/components/memory/rom_test.o"
	@echo "... test/components/memory/rom_test.i"
	@echo "... test/components/memory/rom_test.s"
	@echo "... test/components/register_test.o"
	@echo "... test/components/register_test.i"
	@echo "... test/components/register_test.s"
	@echo "... test/components/status_register_test.o"
	@echo "... test/components/status_register_test.i"
	@echo "... test/components/status_register_test.s"
	@echo "... test/components/status_test.o"
	@echo "... test/components/status_test.i"
	@echo "... test/components/status_test.s"
	@echo "... test/components/word_counter_test.o"
	@echo "... test/components/word_counter_test.i"
	@echo "... test/components/word_counter_test.s"
	@echo "... test/components/word_register_test.o"
	@echo "... test/components/word_register_test.i"
	@echo "... test/components/word_register_test.s"
	@echo "... test/hdl/alu_decl_test.o"
	@echo "... test/hdl/alu_decl_test.i"
	@echo "... test/hdl/alu_decl_test.s"
	@echo "... test/hdl/bus_decl_test.o"
	@echo "... test/hdl/bus_decl_test.i"
	@echo "... test/hdl/bus_decl_test.s"
	@echo "... test/hdl/component_decl_test.o"
	@echo "... test/hdl/component_decl_test.i"
	@echo "... test/hdl/component_decl_test.s"
	@echo "... test/hdl/component_type_test.o"
	@echo "... test/hdl/component_type_test.i"
	@echo "... test/hdl/component_type_test.s"
	@echo "... test/hdl/control_decl_test.o"
	@echo "... test/hdl/control_decl_test.i"
	@echo "... test/hdl/control_decl_test.s"
	@echo "... test/hdl/controller_decl_test.o"
	@echo "... test/hdl/controller_decl_test.i"
	@echo "... test/hdl/controller_decl_test.s"
	@echo "... test/hdl/cpu_decl_test.o"
	@echo "... test/hdl/cpu_decl_test.i"
	@echo "... test/hdl/cpu_decl_test.s"
	@echo "... test/hdl/fake_component_decl_test.o"
	@echo "... test/hdl/fake_component_decl_test.i"
	@echo "... test/hdl/fake_component_decl_test.s"
	@echo "... test/hdl/irata_decl_test.o"
	@echo "... test/hdl/irata_decl_test.i"
	@echo "... test/hdl/irata_decl_test.s"
	@echo "... test/hdl/memory_decl_test.o"
	@echo "... test/hdl/memory_decl_test.i"
	@echo "... test/hdl/memory_decl_test.s"
	@echo "... test/hdl/register_decl_test.o"
	@echo "... test/hdl/register_decl_test.i"
	@echo "... test/hdl/register_decl_test.s"
	@echo "... test/hdl/status_decl_test.o"
	@echo "... test/hdl/status_decl_test.i"
	@echo "... test/hdl/status_decl_test.s"
	@echo "... test/hdl/status_register_decl_test.o"
	@echo "... test/hdl/status_register_decl_test.i"
	@echo "... test/hdl/status_register_decl_test.s"
	@echo "... test/hdl/tick_phase_test.o"
	@echo "... test/hdl/tick_phase_test.i"
	@echo "... test/hdl/tick_phase_test.s"
	@echo "... test/microcode/compiler/compiler_test.o"
	@echo "... test/microcode/compiler/compiler_test.i"
	@echo "... test/microcode/compiler/compiler_test.s"
	@echo "... test/microcode/compiler/ir/instruction_set_test.o"
	@echo "... test/microcode/compiler/ir/instruction_set_test.i"
	@echo "... test/microcode/compiler/ir/instruction_set_test.s"
	@echo "... test/microcode/compiler/ir/instruction_test.o"
	@echo "... test/microcode/compiler/ir/instruction_test.i"
	@echo "... test/microcode/compiler/ir/instruction_test.s"
	@echo "... test/microcode/compiler/ir/step_test.o"
	@echo "... test/microcode/compiler/ir/step_test.i"
	@echo "... test/microcode/compiler/ir/step_test.s"
	@echo "... test/microcode/compiler/passes/bus_validator_test.o"
	@echo "... test/microcode/compiler/passes/bus_validator_test.i"
	@echo "... test/microcode/compiler/passes/bus_validator_test.s"
	@echo "... test/microcode/compiler/passes/fetch_stage_validator_test.o"
	@echo "... test/microcode/compiler/passes/fetch_stage_validator_test.i"
	@echo "... test/microcode/compiler/passes/fetch_stage_validator_test.s"
	@echo "... test/microcode/compiler/passes/instruction_coverage_validator_test.o"
	@echo "... test/microcode/compiler/passes/instruction_coverage_validator_test.i"
	@echo "... test/microcode/compiler/passes/instruction_coverage_validator_test.s"
	@echo "... test/microcode/compiler/passes/status_completeness_validator_test.o"
	@echo "... test/microcode/compiler/passes/status_completeness_validator_test.i"
	@echo "... test/microcode/compiler/passes/status_completeness_validator_test.s"
	@echo "... test/microcode/compiler/passes/step_index_transformer_test.o"
	@echo "... test/microcode/compiler/passes/step_index_transformer_test.i"
	@echo "... test/microcode/compiler/passes/step_index_transformer_test.s"
	@echo "... test/microcode/compiler/passes/step_index_validator_test.o"
	@echo "... test/microcode/compiler/passes/step_index_validator_test.i"
	@echo "... test/microcode/compiler/passes/step_index_validator_test.s"
	@echo "... test/microcode/compiler/passes/step_merger_test.o"
	@echo "... test/microcode/compiler/passes/step_merger_test.i"
	@echo "... test/microcode/compiler/passes/step_merger_test.s"
	@echo "... test/microcode/dsl/instruction_set_test.o"
	@echo "... test/microcode/dsl/instruction_set_test.i"
	@echo "... test/microcode/dsl/instruction_set_test.s"
	@echo "... test/microcode/dsl/instruction_test.o"
	@echo "... test/microcode/dsl/instruction_test.i"
	@echo "... test/microcode/dsl/instruction_test.s"
	@echo "... test/microcode/dsl/step_test.o"
	@echo "... test/microcode/dsl/step_test.i"
	@echo "... test/microcode/dsl/step_test.s"
	@echo "... test/microcode/table/entry_test.o"
	@echo "... test/microcode/table/entry_test.i"
	@echo "... test/microcode/table/entry_test.s"
.PHONY : help



#=============================================================================
# Special targets to cleanup operation of make.

# Special rule to run CMake to check the build system integrity.
# No rule that depends on this can have commands that come from listfiles
# because they might be regenerated.
cmake_check_build_system:
	cd /home/runner/workspace/irata/build_nosani && $(CMAKE_COMMAND) -P /home/runner/workspace/irata/build_nosani/CMakeFiles/VerifyGlobs.cmake
	cd /home/runner/workspace/irata/build_nosani && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0
.PHONY : cmake_check_build_system

