

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Mon Mar 27 21:01:50 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       matrixmul_2b
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  106|  106|  107|  107|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |  104|  104|        15|          6|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1922|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|      31|    159|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     95|
|Register         |        -|      -|    1234|      4|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1265|   2180|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+----------------------+---------+-------+----+----+
    |matrixmul_mul_32scud_U2  |matrixmul_mul_32scud  |        0|      4|   0|   0|
    |matrixmul_mul_32scud_U5  |matrixmul_mul_32scud  |        0|      4|   0|   0|
    |matrixmul_mul_32scud_U6  |matrixmul_mul_32scud  |        0|      4|   0|   0|
    |matrixmul_mul_32scud_U9  |matrixmul_mul_32scud  |        0|      4|   0|   0|
    |matrixmul_mux_42_bkb_U1  |matrixmul_mux_42_bkb  |        0|      0|   0|  32|
    |matrixmul_mux_42_bkb_U3  |matrixmul_mux_42_bkb  |        0|      0|   0|  32|
    |matrixmul_mux_42_bkb_U4  |matrixmul_mux_42_bkb  |        0|      0|   0|  32|
    |matrixmul_mux_42_bkb_U7  |matrixmul_mux_42_bkb  |        0|      0|   0|  32|
    |matrixmul_urem_4ndEe_U8  |matrixmul_urem_4ndEe  |        0|      0|  31|  31|
    +-------------------------+----------------------+---------+-------+----+----+
    |Total                    |                      |        0|     16|  31| 159|
    +-------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_295_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_289_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_918_p2                  |     +    |      0|  0|   3|           1|           3|
    |tmp8_fu_1100_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_1104_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp_12_3_fu_1108_p2            |     +    |      0|  0|  16|          32|          32|
    |tmp_18_fu_799_p2               |     +    |      0|  0|   5|           5|           5|
    |tmp_19_fu_382_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_20_fu_1125_p2              |     +    |      0|  0|   6|           6|           6|
    |exitcond_flatten_fu_283_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_301_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_443_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_448_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_438_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_321_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_5_fu_433_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_315_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_10_fu_365_p2               |    or    |      0|  0|   6|           5|           1|
    |tmp_12_fu_393_p2               |    or    |      0|  0|   6|           5|           2|
    |tmp_14_fu_419_p2               |    or    |      0|  0|   6|           5|           2|
    |a_row_0_1_fu_625_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_619_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_613_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_606_p3            |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_859_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_866_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_880_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_887_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_894_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_824_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_873_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_817_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_831_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_838_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_845_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_852_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_810_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_1004_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_1011_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_1025_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_1032_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_1039_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_969_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_1018_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_962_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_976_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_983_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_990_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_997_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_955_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_506_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_514_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_528_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_535_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_542_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_468_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_521_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_460_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_476_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_483_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_491_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_499_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_453_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_685_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_692_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_705_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_712_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_719_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_652_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_698_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_645_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_659_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_665_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_672_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_679_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_639_p3           |  select  |      0|  0|  32|           1|          32|
    |i2_mid2_v_fu_335_p3            |  select  |      0|  0|   3|           1|           3|
    |j_mid2_fu_307_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_mid2_fu_327_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1922|         214|        1938|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          7|   32|        224|
    |a_1_Addr_A_orig               |  32|          4|   32|        128|
    |a_1_WEN_A                     |   4|          2|    4|          8|
    |ap_NS_fsm                     |   4|          9|    1|          9|
    |ap_enable_reg_pp0_iter2       |   1|          2|    1|          2|
    |i_phi_fu_265_p4               |   3|          2|    3|          6|
    |i_reg_261                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_254_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_250        |   5|          2|    5|         10|
    |j_phi_fu_276_p4               |   3|          2|    3|          6|
    |j_reg_272                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  95|         36|   92|        415|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |a_row_0_1_reg_1447                            |  32|   0|   32|          0|
    |a_row_0_2_fu_90                               |  32|   0|   32|          0|
    |a_row_0_reg_1334                              |  32|   0|   32|          0|
    |a_row_1_1_reg_1442                            |  32|   0|   32|          0|
    |a_row_1_2_fu_94                               |  32|   0|   32|          0|
    |a_row_1_reg_1357                              |  32|   0|   32|          0|
    |a_row_2_2_fu_98                               |  32|   0|   32|          0|
    |a_row_2_reg_1383                              |  32|   0|   32|          0|
    |a_row_3_1_reg_1432                            |  32|   0|   32|          0|
    |a_row_3_2_fu_102                              |  32|   0|   32|          0|
    |ap_CS_fsm                                     |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_i2_mid2_v_reg_1295  |   3|   0|    3|          0|
    |b_copy_0_3_11_fu_106                          |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_114                          |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_118                           |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_110                           |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_122                          |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_130                          |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_134                           |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_126                           |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_138                          |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_146                          |  32|   0|   32|          0|
    |b_copy_2_3_19_reg_1344                        |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_150                           |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_142                           |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_154                          |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_162                          |  32|   0|   32|          0|
    |b_copy_3_3_19_reg_1362                        |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_166                           |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_158                           |  32|   0|   32|          0|
    |exitcond_flatten_reg_1256                     |   1|   0|    1|          0|
    |i2_mid2_v_reg_1295                            |   3|   0|    3|          0|
    |i_reg_261                                     |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1260                  |   5|   0|    5|          0|
    |indvar_flatten_reg_250                        |   5|   0|    5|          0|
    |j_1_reg_1472                                  |   3|   0|    3|          0|
    |j_mid2_reg_1265                               |   3|   0|    3|          0|
    |j_reg_272                                     |   3|   0|    3|          0|
    |sel_tmp2_reg_1398                             |   1|   0|    1|          0|
    |sel_tmp4_reg_1411                             |   1|   0|    1|          0|
    |sel_tmp_reg_1388                              |   1|   0|    1|          0|
    |tmp_11_1_reg_1502                             |  32|   0|   32|          0|
    |tmp_11_2_reg_1487                             |  32|   0|   32|          0|
    |tmp_11_3_reg_1492                             |  32|   0|   32|          0|
    |tmp_12_3_reg_1507                             |  32|   0|   32|          0|
    |tmp_1_reg_1301                                |   3|   0|    5|          2|
    |tmp_3_reg_1467                                |  32|   0|   32|          0|
    |tmp_4_reg_1477                                |  32|   0|   32|          0|
    |tmp_5_reg_1375                                |   1|   0|    1|          0|
    |tmp_6_reg_1427                                |  32|   0|   32|          0|
    |tmp_7_reg_1457                                |  32|   0|   32|          0|
    |tmp_mid2_reg_1275                             |   1|   0|    1|          0|
    |tmp_reg_1318                                  |   2|   0|    2|          0|
    |tmp_s_reg_1497                                |  32|   0|   32|          0|
    |exitcond_flatten_reg_1256                     |   0|   1|    1|          0|
    |j_mid2_reg_1265                               |   0|   3|    3|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |1234|   4| 1240|          2|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
+------------+-----+-----+------------+--------------+--------------+

