digraph "CFG for 'mismatch' function" {
	label="CFG for 'mismatch' function";

	Node0x5892480 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  store i32 0, i32 addrspace(1)* %3, align 4, !tbaa !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !8, !invariant.load !9\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !10\l  %13 = add i32 %11, %12\l  %14 = icmp slt i32 %13, %0\l  br i1 %14, label %15, label %32\l|{<s0>T|<s1>F}}"];
	Node0x5892480:s0 -> Node0x5894590;
	Node0x5892480:s1 -> Node0x5894620;
	Node0x5894590 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%15:\l15:                                               \l  %16 = sext i32 %13 to i64\l  %17 = getelementptr inbounds double, double addrspace(1)* %2, i64 %16\l  %18 = load double, double addrspace(1)* %17, align 8, !tbaa !11,\l... !amdgpu.noclobber !9\l  %19 = fcmp contract ult double %18, 5.000000e-01\l  br i1 %19, label %25, label %20\l|{<s0>T|<s1>F}}"];
	Node0x5894590:s0 -> Node0x5895bf0;
	Node0x5894590:s1 -> Node0x5895c80;
	Node0x5895c80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%20:\l20:                                               \l  %21 = getelementptr inbounds double, double addrspace(1)* %1, i64 %16\l  %22 = load double, double addrspace(1)* %21, align 8, !tbaa !11,\l... !amdgpu.noclobber !9\l  %23 = fcmp contract olt double %22, 5.000000e-01\l  br i1 %23, label %24, label %25\l|{<s0>T|<s1>F}}"];
	Node0x5895c80:s0 -> Node0x5896570;
	Node0x5895c80:s1 -> Node0x5895bf0;
	Node0x5896570 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%24:\l24:                                               \l  store i32 1, i32 addrspace(1)* %3, align 4, !tbaa !4\l  br label %25\l}"];
	Node0x5896570 -> Node0x5895bf0;
	Node0x5895bf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%25:\l25:                                               \l  %26 = fcmp contract olt double %18, 5.000000e-01\l  br i1 %26, label %27, label %32\l|{<s0>T|<s1>F}}"];
	Node0x5895bf0:s0 -> Node0x5896e50;
	Node0x5895bf0:s1 -> Node0x5894620;
	Node0x5896e50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%27:\l27:                                               \l  %28 = getelementptr inbounds double, double addrspace(1)* %1, i64 %16\l  %29 = load double, double addrspace(1)* %28, align 8, !tbaa !11,\l... !amdgpu.noclobber !9\l  %30 = fcmp contract ult double %29, 5.000000e-01\l  br i1 %30, label %32, label %31\l|{<s0>T|<s1>F}}"];
	Node0x5896e50:s0 -> Node0x5894620;
	Node0x5896e50:s1 -> Node0x58970f0;
	Node0x58970f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%31:\l31:                                               \l  store i32 1, i32 addrspace(1)* %3, align 4, !tbaa !4\l  br label %32\l}"];
	Node0x58970f0 -> Node0x5894620;
	Node0x5894620 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%32:\l32:                                               \l  ret void\l}"];
}
