This project implements in VHDL a one counter!
Riccardo Fontanini
University of Udine 18/3/2018
