

================================================================
== Vivado HLS Report for 'handle_small_bpp'
================================================================
* Date:           Tue May 26 00:38:45 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.618|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |   21|   21|         3|          -|          -|     7|    no    |
        | + Loop 1.2  |    ?|    ?|        16|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         8|          -|          -|     ?|    no    |
        | + Loop 2.2  |    ?|    ?|         9|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 3.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        | + Loop 3.2  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      2|       -|       -|    -|
|Expression       |        -|      0|       0|    2061|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     802|    -|
|Register         |        -|      -|    1208|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|    1208|    2863|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------------------------+-----------------------------------------+-----------+
    |                  Instance                  |                  Module                 | Expression|
    +--------------------------------------------+-----------------------------------------+-----------+
    |handle_small_bpp_mul_mul_8ns_26s_32_1_1_U1  |handle_small_bpp_mul_mul_8ns_26s_32_1_1  |  i0 * i1  |
    |handle_small_bpp_mul_mul_8ns_26s_32_1_1_U2  |handle_small_bpp_mul_mul_8ns_26s_32_1_1  |  i0 * i1  |
    +--------------------------------------------+-----------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln61_fu_1205_p2    |     *    |      0|  0|  32|           7|           2|
    |mul_ln62_fu_1265_p2    |     *    |      0|  0|  32|           7|           2|
    |mul_ln65_fu_1393_p2    |     *    |      0|  0|  32|           7|           2|
    |mul_ln66_fu_1431_p2    |     *    |      0|  0|  32|           7|           2|
    |mul_ln67_fu_1461_p2    |     *    |      0|  0|  32|           7|           2|
    |add_ln32_1_fu_1889_p2  |     +    |      0|  0|  12|           2|           3|
    |add_ln32_2_fu_1902_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln32_fu_1831_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln34_1_fu_1976_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln34_2_fu_1934_p2  |     +    |      0|  0|   7|           2|           4|
    |add_ln34_fu_1940_p2    |     +    |      0|  0|   7|           4|           4|
    |add_ln35_fu_2004_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln36_fu_2032_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln37_fu_2060_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln38_fu_2088_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln39_fu_2116_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln40_fu_2144_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln41_fu_2154_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln43_fu_2181_p2    |     +    |      0|  0|  71|          64|          64|
    |add_ln51_1_fu_1539_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln51_fu_1506_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln52_1_fu_1589_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln52_fu_1556_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln53_1_fu_1626_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln53_fu_1609_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln55_1_fu_1704_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln55_2_fu_1657_p2  |     +    |      0|  0|   7|           2|           4|
    |add_ln55_fu_1667_p2    |     +    |      0|  0|   7|           4|           4|
    |add_ln56_fu_1724_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln57_fu_1744_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln58_fu_1754_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln61_1_fu_1233_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln61_fu_1190_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln62_1_fu_1293_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln62_fu_1250_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln63_1_fu_1330_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln63_fu_1313_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln65_1_fu_1417_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln65_2_fu_1360_p2  |     +    |      0|  0|   7|           2|           4|
    |add_ln65_fu_1370_p2    |     +    |      0|  0|   7|           4|           4|
    |add_ln66_fu_1447_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln67_fu_1477_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln68_fu_1487_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln71_fu_1771_p2    |     +    |      0|  0|  71|          64|          64|
    |add_ln79_1_fu_1061_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln79_fu_1034_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln81_1_fu_1093_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln81_2_fu_934_p2   |     +    |      0|  0|   7|           2|           4|
    |add_ln81_fu_944_p2     |     +    |      0|  0|   7|           4|           4|
    |add_ln82_fu_1103_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln85_1_fu_867_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln85_2_fu_849_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln85_fu_826_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln87_1_fu_989_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln87_2_fu_893_p2   |     +    |      0|  0|   7|           2|           4|
    |add_ln87_fu_903_p2     |     +    |      0|  0|   7|           4|           4|
    |add_ln88_1_fu_1016_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln88_fu_999_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln91_fu_1121_p2    |     +    |      0|  0|  71|          64|          64|
    |i_3_fu_1922_p2         |     +    |      0|  0|  39|           2|          32|
    |i_4_fu_922_p2          |     +    |      0|  0|  39|           2|          32|
    |i_5_fu_881_p2          |     +    |      0|  0|  39|           2|          32|
    |i_6_fu_1645_p2         |     +    |      0|  0|  39|           2|          32|
    |i_7_fu_1348_p2         |     +    |      0|  0|  39|           2|          32|
    |j_1_fu_743_p2          |     +    |      0|  0|  39|          32|           1|
    |j_2_fu_755_p2          |     +    |      0|  0|  39|          32|           1|
    |j_fu_767_p2            |     +    |      0|  0|  39|          32|           1|
    |k_fu_1912_p2           |     +    |      0|  0|  12|           3|           2|
    |grp_fu_663_p2          |     -    |      0|  0|  39|           1|          32|
    |sub_ln29_1_fu_1791_p2  |     -    |      0|  0|  37|           1|          30|
    |sub_ln32_fu_1865_p2    |     -    |      0|  0|  15|           5|           4|
    |sub_ln49_1_fu_1145_p2  |     -    |      0|  0|  38|           1|          31|
    |sub_ln77_1_fu_791_p2   |     -    |      0|  0|  39|           1|          32|
    |ashr_ln32_fu_1874_p2   |   ashr   |      0|  0|  85|          32|          32|
    |grp_fu_649_p2          |   icmp   |      0|  0|  18|          32|           1|
    |grp_fu_706_p2          |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln25_fu_721_p2    |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln28_fu_761_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln30_fu_1846_p2   |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln31_fu_1856_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln33_fu_1928_p2   |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln45_fu_727_p2    |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln48_fu_749_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln51_fu_1177_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln54_fu_1651_p2   |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln64_fu_1354_p2   |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln73_fu_732_p2    |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln76_fu_737_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln80_fu_928_p2    |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln86_fu_887_p2    |   icmp   |      0|  0|  18|          32|           1|
    |or_ln34_fu_1970_p2     |    or    |      0|  0|   6|           4|           3|
    |or_ln35_fu_1999_p2     |    or    |      0|  0|   6|           4|           3|
    |or_ln36_fu_2027_p2     |    or    |      0|  0|   6|           4|           3|
    |or_ln37_fu_2055_p2     |    or    |      0|  0|   6|           4|           3|
    |or_ln38_fu_2083_p2     |    or    |      0|  0|   6|           4|           2|
    |or_ln39_fu_2111_p2     |    or    |      0|  0|   6|           4|           2|
    |or_ln40_fu_2139_p2     |    or    |      0|  0|   6|           4|           1|
    |or_ln51_fu_1533_p2     |    or    |      0|  0|   6|           4|           2|
    |or_ln52_fu_1583_p2     |    or    |      0|  0|   6|           4|           1|
    |or_ln55_fu_1698_p2     |    or    |      0|  0|   6|           4|           2|
    |or_ln56_fu_1719_p2     |    or    |      0|  0|   6|           4|           2|
    |or_ln57_fu_1739_p2     |    or    |      0|  0|   6|           4|           1|
    |or_ln61_fu_1227_p2     |    or    |      0|  0|   6|           4|           2|
    |or_ln62_fu_1287_p2     |    or    |      0|  0|   6|           4|           1|
    |or_ln65_fu_1411_p2     |    or    |      0|  0|   6|           4|           2|
    |or_ln66_fu_1442_p2     |    or    |      0|  0|   6|           4|           2|
    |or_ln67_fu_1472_p2     |    or    |      0|  0|   6|           4|           1|
    |or_ln81_fu_1087_p2     |    or    |      0|  0|   6|           4|           1|
    |or_ln87_fu_983_p2      |    or    |      0|  0|   6|           4|           1|
    |i_1_fu_1165_p3         |  select  |      0|  0|  31|           1|          31|
    |i_2_fu_811_p3          |  select  |      0|  0|  32|           1|          32|
    |i_fu_1811_p3           |  select  |      0|  0|  30|           1|          30|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|2061|        1098|        1030|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  329|         74|    1|         74|
    |i1_0_in_reg_619        |    9|          2|   32|         64|
    |i1_1_in_reg_610        |    9|          2|   32|         64|
    |i4_0_in_reg_601        |    9|          2|   32|         64|
    |i4_1_in_reg_592        |    9|          2|   32|         64|
    |i_0_in_reg_640         |    9|          2|   32|         64|
    |j2_0_reg_558           |    9|          2|   32|         64|
    |j5_0_reg_523           |    9|          2|   32|         64|
    |j_0_reg_581            |    9|          2|   32|         64|
    |k_0_reg_628            |    9|          2|    3|          6|
    |p_data_address0        |  213|         49|    8|        392|
    |p_data_d0              |  137|         30|   32|        960|
    |pd3_0_rec_reg_546      |    9|          2|   64|        128|
    |pd6_0_rec_reg_534      |    9|          2|   64|        128|
    |pd_0_rec_reg_569       |    9|          2|   64|        128|
    |s_color_type_address0  |   15|          3|    4|         12|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  802|        180|  496|       2340|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln41_reg_2678              |   4|   0|    4|          0|
    |add_ln53_1_reg_2550            |   4|   0|    4|          0|
    |add_ln58_reg_2588              |   4|   0|    4|          0|
    |add_ln63_1_reg_2454            |   4|   0|    4|          0|
    |add_ln68_reg_2497              |   4|   0|    4|          0|
    |add_ln82_reg_2361              |   4|   0|    4|          0|
    |add_ln88_reg_2346              |   4|   0|    4|          0|
    |ap_CS_fsm                      |  73|   0|   73|          0|
    |i1_0_in_reg_619                |  32|   0|   32|          0|
    |i1_1_in_reg_610                |  32|   0|   32|          0|
    |i4_0_in_reg_601                |  32|   0|   32|          0|
    |i4_1_in_reg_592                |  32|   0|   32|          0|
    |i_0_in_reg_640                 |  32|   0|   32|          0|
    |i_1_reg_2381                   |  31|   0|   31|          0|
    |i_2_reg_2274                   |  32|   0|   32|          0|
    |i_3_reg_2649                   |  32|   0|   32|          0|
    |i_4_reg_2322                   |  32|   0|   32|          0|
    |i_5_reg_2298                   |  32|   0|   32|          0|
    |i_6_reg_2555                   |  32|   0|   32|          0|
    |i_7_reg_2464                   |  32|   0|   32|          0|
    |i_reg_2598                     |  30|   0|   30|          0|
    |icmp_ln25_1_reg_2234           |   1|   0|    1|          0|
    |icmp_ln25_reg_2230             |   1|   0|    1|          0|
    |icmp_ln31_reg_2635             |   1|   0|    1|          0|
    |icmp_ln45_reg_2238             |   1|   0|    1|          0|
    |icmp_ln50_reg_2403             |   1|   0|    1|          0|
    |icmp_ln51_reg_2407             |   1|   0|    1|          0|
    |icmp_ln53_reg_2531             |   1|   0|    1|          0|
    |icmp_ln63_reg_2435             |   1|   0|    1|          0|
    |icmp_ln73_reg_2242             |   1|   0|    1|          0|
    |icmp_ln78_reg_2284             |   1|   0|    1|          0|
    |j2_0_reg_558                   |  32|   0|   32|          0|
    |j5_0_reg_523                   |  32|   0|   32|          0|
    |j_0_reg_581                    |  32|   0|   32|          0|
    |j_1_reg_2249                   |  32|   0|   32|          0|
    |j_2_reg_2257                   |  32|   0|   32|          0|
    |j_reg_2265                     |  32|   0|   32|          0|
    |k_0_reg_628                    |   3|   0|    3|          0|
    |mul_ln63_reg_2459              |  32|   0|   32|          0|
    |mul_ln68_reg_2502              |  32|   0|   32|          0|
    |p_data_addr_27_reg_2336        |   4|   0|    8|          4|
    |p_data_addr_30_reg_2312        |   4|   0|    8|          4|
    |p_data_addr_33_reg_2571        |   4|   0|    8|          4|
    |p_data_addr_38_reg_2480        |   4|   0|    8|          4|
    |p_data_addr_6_reg_2657         |   4|   0|    8|          4|
    |p_data_addr_reg_2622           |   4|   0|    8|          4|
    |pd3_0_rec_reg_546              |  64|   0|   64|          0|
    |pd6_0_rec_reg_534              |  64|   0|   64|          0|
    |pd_0_rec_reg_569               |  64|   0|   64|          0|
    |s_bits_per_pixel_loa_reg_2224  |  32|   0|   32|          0|
    |s_width_load_1_reg_2371        |  32|   0|   32|          0|
    |sext_ln29_reg_2603             |  32|   0|   32|          0|
    |sext_ln49_reg_2397             |  32|   0|   32|          0|
    |tmp_7_reg_2517                 |   1|   0|    1|          0|
    |tmp_8_reg_2421                 |   1|   0|    1|          0|
    |trunc_ln28_1_reg_2608          |   4|   0|    4|          0|
    |trunc_ln32_2_reg_2639          |   1|   0|    1|          0|
    |trunc_ln34_1_reg_2667          |   1|   0|    4|          3|
    |trunc_ln34_2_reg_2662          |   1|   0|    1|          0|
    |trunc_ln48_1_reg_2411          |   4|   0|    4|          0|
    |trunc_ln48_2_reg_2521          |   4|   0|    4|          0|
    |trunc_ln48_3_reg_2425          |   4|   0|    4|          0|
    |trunc_ln48_6_reg_2563          |   4|   0|    4|          0|
    |trunc_ln48_7_reg_2472          |   4|   0|    4|          0|
    |trunc_ln48_reg_2507            |   4|   0|    4|          0|
    |trunc_ln49_reg_2376            |   2|   0|    2|          0|
    |trunc_ln53_1_reg_2540          |   2|   0|    2|          0|
    |trunc_ln53_reg_2535            |   4|   0|    4|          0|
    |trunc_ln55_1_reg_2581          |   2|   0|    4|          2|
    |trunc_ln55_2_reg_2576          |   2|   0|    2|          0|
    |trunc_ln63_1_reg_2444          |   2|   0|    2|          0|
    |trunc_ln63_reg_2439            |   4|   0|    4|          0|
    |trunc_ln65_1_reg_2490          |   2|   0|    4|          2|
    |trunc_ln65_2_reg_2485          |   2|   0|    2|          0|
    |trunc_ln76_1_reg_2288          |   4|   0|    4|          0|
    |trunc_ln76_2_reg_2330          |   4|   0|    4|          0|
    |trunc_ln76_3_reg_2306          |   4|   0|    4|          0|
    |trunc_ln76_reg_2351            |   4|   0|    4|          0|
    |trunc_ln77_reg_2270            |   1|   0|    1|          0|
    |trunc_ln81_2_reg_2341          |   3|   0|    3|          0|
    |trunc_ln87_2_reg_2317          |   3|   0|    3|          0|
    |zext_ln30_reg_2627             |   3|   0|    4|          1|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1208|   0| 1240|         32|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | handle_small_bpp | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | handle_small_bpp | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | handle_small_bpp | return value |
|ap_done                    | out |    1| ap_ctrl_hs | handle_small_bpp | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | handle_small_bpp | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | handle_small_bpp | return value |
|s_bits_per_pixel_address0  | out |    4|  ap_memory | s_bits_per_pixel |     array    |
|s_bits_per_pixel_ce0       | out |    1|  ap_memory | s_bits_per_pixel |     array    |
|s_bits_per_pixel_q0        |  in |   32|  ap_memory | s_bits_per_pixel |     array    |
|s_color_type_address0      | out |    4|  ap_memory |   s_color_type   |     array    |
|s_color_type_ce0           | out |    1|  ap_memory |   s_color_type   |     array    |
|s_color_type_q0            |  in |   32|  ap_memory |   s_color_type   |     array    |
|s_height_address0          | out |    4|  ap_memory |     s_height     |     array    |
|s_height_ce0               | out |    1|  ap_memory |     s_height     |     array    |
|s_height_q0                |  in |   32|  ap_memory |     s_height     |     array    |
|s_width_address0           | out |    4|  ap_memory |      s_width     |     array    |
|s_width_ce0                | out |    1|  ap_memory |      s_width     |     array    |
|s_width_q0                 |  in |   32|  ap_memory |      s_width     |     array    |
|s_image_linesize_address0  | out |    4|  ap_memory | s_image_linesize |     array    |
|s_image_linesize_ce0       | out |    1|  ap_memory | s_image_linesize |     array    |
|s_image_linesize_q0        |  in |   32|  ap_memory | s_image_linesize |     array    |
|p_data_address0            | out |    8|  ap_memory |      p_data      |     array    |
|p_data_ce0                 | out |    1|  ap_memory |      p_data      |     array    |
|p_data_we0                 | out |    1|  ap_memory |      p_data      |     array    |
|p_data_d0                  | out |   32|  ap_memory |      p_data      |     array    |
|p_data_q0                  |  in |   32|  ap_memory |      p_data      |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 19 52 
4 --> 5 
5 --> 6 20 53 
6 --> 7 8 13 14 
7 --> 8 
8 --> 9 
9 --> 10 18 15 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 14 
14 --> 9 
15 --> 16 
16 --> 17 
17 --> 9 
18 --> 4 
19 --> 5 
20 --> 21 22 37 38 
21 --> 22 
22 --> 23 24 
23 --> 24 
24 --> 25 27 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 51 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 28 
37 --> 38 
38 --> 39 40 
39 --> 40 
40 --> 41 42 
41 --> 42 
42 --> 43 
43 --> 44 28 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 43 
51 --> 19 
52 --> 5 
53 --> 54 
54 --> 55 57 
55 --> 56 
56 --> 54 
57 --> 58 73 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 57 
73 --> 52 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%s_bits_per_pixel_add = getelementptr [10 x i32]* %s_bits_per_pixel, i64 0, i64 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:23]   --->   Operation 74 'getelementptr' 's_bits_per_pixel_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (1.42ns)   --->   "%s_bits_per_pixel_loa = load i32* %s_bits_per_pixel_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 75 'load' 's_bits_per_pixel_loa' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 2.97>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %s_bits_per_pixel), !map !20"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %s_color_type), !map !26"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %s_height), !map !30"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %s_width), !map !34"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %s_image_linesize), !map !38"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([160 x i32]* %p_data), !map !42"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%s_image_linesize_add = getelementptr [10 x i32]* %s_image_linesize, i64 0, i64 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:23]   --->   Operation 82 'getelementptr' 's_image_linesize_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%s_width_addr = getelementptr [10 x i32]* %s_width, i64 0, i64 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:23]   --->   Operation 83 'getelementptr' 's_width_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%s_height_addr = getelementptr [10 x i32]* %s_height, i64 0, i64 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:23]   --->   Operation 84 'getelementptr' 's_height_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%s_color_type_addr = getelementptr [10 x i32]* %s_color_type, i64 0, i64 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:23]   --->   Operation 85 'getelementptr' 's_color_type_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @handle_small_bpp_str) nounwind"   --->   Operation 86 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/2] (1.42ns)   --->   "%s_bits_per_pixel_loa = load i32* %s_bits_per_pixel_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 87 'load' 's_bits_per_pixel_loa' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 88 [1/1] (1.54ns)   --->   "%icmp_ln25 = icmp eq i32 %s_bits_per_pixel_loa, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 88 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %1, label %._crit_edge" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (1.42ns)   --->   "%s_color_type_load = load i32* %s_color_type_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 90 'load' 's_color_type_load' <Predicate = (icmp_ln25)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 91 [1/2] (1.42ns)   --->   "%s_color_type_load = load i32* %s_color_type_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 91 'load' 's_color_type_load' <Predicate = (icmp_ln25)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 92 [1/1] (1.54ns)   --->   "%icmp_ln25_1 = icmp eq i32 %s_color_type_load, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 92 'icmp' 'icmp_ln25_1' <Predicate = (icmp_ln25)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_1, label %.preheader65.preheader, label %._crit_edge" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 93 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.54ns)   --->   "%icmp_ln45 = icmp eq i32 %s_bits_per_pixel_loa, 2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:45]   --->   Operation 94 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln25_1) | (!icmp_ln25)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.preheader62.preheader, label %21" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:45]   --->   Operation 95 'br' <Predicate = (!icmp_ln25_1) | (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.54ns)   --->   "%icmp_ln73 = icmp eq i32 %s_bits_per_pixel_loa, 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:73]   --->   Operation 96 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln25_1 & !icmp_ln45) | (!icmp_ln25 & !icmp_ln45)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %.preheader.preheader, label %.loopexit59" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:73]   --->   Operation 97 'br' <Predicate = (!icmp_ln25_1 & !icmp_ln45) | (!icmp_ln25 & !icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.06ns)   --->   "br label %.preheader" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 98 'br' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73)> <Delay = 1.06>
ST_3 : Operation 99 [1/1] (1.06ns)   --->   "br label %.preheader62" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 99 'br' <Predicate = (!icmp_ln25_1 & icmp_ln45) | (!icmp_ln25 & icmp_ln45)> <Delay = 1.06>
ST_3 : Operation 100 [1/1] (1.06ns)   --->   "br label %.preheader65" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 100 'br' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 1.06>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 101 [2/2] (1.42ns)   --->   "%s_height_load_2 = load i32* %s_height_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 101 'load' 's_height_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 2.97>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%j5_0 = phi i32 [ %j_1, %.loopexit ], [ 0, %.preheader.preheader ]"   --->   Operation 102 'phi' 'j5_0' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%pd6_0_rec = phi i64 [ %add_ln91, %.loopexit ], [ 0, %.preheader.preheader ]" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:91]   --->   Operation 103 'phi' 'pd6_0_rec' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 104 [1/2] (1.42ns)   --->   "%s_height_load_2 = load i32* %s_height_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 104 'load' 's_height_load_2' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 105 [1/1] (1.54ns)   --->   "%icmp_ln76 = icmp slt i32 %j5_0, %s_height_load_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 105 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (1.78ns)   --->   "%j_1 = add nsw i32 %j5_0, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 106 'add' 'j_1' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln76, label %22, label %.loopexit59.loopexit" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 107 'br' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (1.42ns)   --->   "%s_width_load_2 = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 108 'load' 's_width_load_2' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73 & icmp_ln76) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73 & icmp_ln76)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 109 [2/2] (1.42ns)   --->   "%s_color_type_load_2 = load i32* %s_color_type_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:78]   --->   Operation 109 'load' 's_color_type_load_2' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73 & icmp_ln76) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73 & icmp_ln76)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "br label %.loopexit59"   --->   Operation 110 'br' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73 & !icmp_ln76) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73 & !icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br label %.loopexit63"   --->   Operation 111 'br' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & !icmp_ln76) | (!icmp_ln25_1 & !icmp_ln45 & !icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & !icmp_ln76) | (!icmp_ln25 & !icmp_ln45 & !icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%pd3_0_rec = phi i64 [ %add_ln71, %.loopexit60 ], [ 0, %.preheader62.preheader ]" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:71]   --->   Operation 112 'phi' 'pd3_0_rec' <Predicate = (!icmp_ln25_1 & icmp_ln45) | (!icmp_ln25 & icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%j2_0 = phi i32 [ %j_2, %.loopexit60 ], [ 0, %.preheader62.preheader ]"   --->   Operation 113 'phi' 'j2_0' <Predicate = (!icmp_ln25_1 & icmp_ln45) | (!icmp_ln25 & icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 114 [1/2] (1.42ns)   --->   "%s_height_load_1 = load i32* %s_height_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 114 'load' 's_height_load_1' <Predicate = (!icmp_ln25_1 & icmp_ln45) | (!icmp_ln25 & icmp_ln45)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 115 [1/1] (1.54ns)   --->   "%icmp_ln48 = icmp slt i32 %j2_0, %s_height_load_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 115 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln25_1 & icmp_ln45) | (!icmp_ln25 & icmp_ln45)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (1.78ns)   --->   "%j_2 = add nsw i32 %j2_0, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 116 'add' 'j_2' <Predicate = (!icmp_ln25_1 & icmp_ln45) | (!icmp_ln25 & icmp_ln45)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %8, label %.loopexit63.loopexit" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 117 'br' <Predicate = (!icmp_ln25_1 & icmp_ln45) | (!icmp_ln25 & icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (1.42ns)   --->   "%s_width_load_1 = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 118 'load' 's_width_load_1' <Predicate = (!icmp_ln25_1 & icmp_ln45 & icmp_ln48) | (!icmp_ln25 & icmp_ln45 & icmp_ln48)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 119 [2/2] (1.42ns)   --->   "%s_color_type_load_1 = load i32* %s_color_type_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:50]   --->   Operation 119 'load' 's_color_type_load_1' <Predicate = (!icmp_ln25_1 & icmp_ln45 & icmp_ln48) | (!icmp_ln25 & icmp_ln45 & icmp_ln48)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "br label %.loopexit63"   --->   Operation 120 'br' <Predicate = (!icmp_ln25_1 & icmp_ln45 & !icmp_ln48) | (!icmp_ln25 & icmp_ln45 & !icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "br label %.loopexit66"   --->   Operation 121 'br' <Predicate = (!icmp_ln25_1 & icmp_ln45 & !icmp_ln48) | (!icmp_ln25_1 & !icmp_ln45 & !icmp_ln76) | (!icmp_ln25_1 & !icmp_ln45 & !icmp_ln73) | (!icmp_ln25 & icmp_ln45 & !icmp_ln48) | (!icmp_ln25 & !icmp_ln45 & !icmp_ln76) | (!icmp_ln25 & !icmp_ln45 & !icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%pd_0_rec = phi i64 [ %add_ln43, %7 ], [ 0, %.preheader65.preheader ]" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:43]   --->   Operation 122 'phi' 'pd_0_rec' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%j_0 = phi i32 [ %j, %7 ], [ 0, %.preheader65.preheader ]"   --->   Operation 123 'phi' 'j_0' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 0.00>
ST_5 : Operation 124 [1/2] (1.42ns)   --->   "%s_height_load = load i32* %s_height_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 124 'load' 's_height_load' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 125 [1/1] (1.54ns)   --->   "%icmp_ln28 = icmp slt i32 %j_0, %s_height_load" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 125 'icmp' 'icmp_ln28' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.78ns)   --->   "%j = add nsw i32 %j_0, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 126 'add' 'j' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %2, label %.loopexit66.loopexit" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 127 'br' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (1.42ns)   --->   "%s_width_load = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 128 'load' 's_width_load' <Predicate = (icmp_ln25 & icmp_ln25_1 & icmp_ln28)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br label %.loopexit66"   --->   Operation 129 'br' <Predicate = (icmp_ln25 & icmp_ln25_1 & !icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "ret void" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:94]   --->   Operation 130 'ret' <Predicate = (!icmp_ln25_1 & icmp_ln45 & !icmp_ln48) | (!icmp_ln25_1 & !icmp_ln45 & !icmp_ln76) | (!icmp_ln25_1 & !icmp_ln45 & !icmp_ln73) | (icmp_ln25 & icmp_ln25_1 & !icmp_ln28) | (!icmp_ln25 & icmp_ln45 & !icmp_ln48) | (!icmp_ln25 & !icmp_ln45 & !icmp_ln76) | (!icmp_ln25 & !icmp_ln45 & !icmp_ln73)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.60>
ST_6 : Operation 131 [1/2] (1.42ns)   --->   "%s_width_load_2 = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 131 'load' 's_width_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %s_width_load_2 to i1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 132 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_width_load_2, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 133 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (1.78ns)   --->   "%sub_ln77 = sub i32 0, %s_width_load_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 134 'sub' 'sub_ln77' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%lshr_ln77_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln77, i32 1, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 135 'partselect' 'lshr_ln77_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i31 %lshr_ln77_1 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 136 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.76ns)   --->   "%sub_ln77_1 = sub i32 0, %zext_ln77" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 137 'sub' 'sub_ln77_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%lshr_ln77_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %s_width_load_2, i32 1, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 138 'partselect' 'lshr_ln77_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i31 %lshr_ln77_2 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 139 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.63ns)   --->   "%i_2 = select i1 %tmp_6, i32 %sub_ln77_1, i32 %zext_ln77_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 140 'select' 'i_2' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/2] (1.42ns)   --->   "%s_color_type_load_2 = load i32* %s_color_type_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:78]   --->   Operation 141 'load' 's_color_type_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 142 [1/1] (1.54ns)   --->   "%icmp_ln78 = icmp eq i32 %s_color_type_load_2, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:78]   --->   Operation 142 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %23, label %27" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:78]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %trunc_ln77, label %28, label %._crit_edge82" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 144 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %trunc_ln77, label %24, label %._crit_edge81" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 145 'br' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.98>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i32 %i_2 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 146 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i64 %pd6_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 147 'trunc' 'trunc_ln76_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.32ns)   --->   "%add_ln85 = add i4 %trunc_ln85, %trunc_ln76_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 148 'add' 'add_ln85' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i4 %add_ln85 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 149 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%p_data_addr_21 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln85" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 150 'getelementptr' 'p_data_addr_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [2/2] (2.66ns)   --->   "%p_data_load_6 = load i32* %p_data_addr_21, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 151 'load' 'p_data_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 7.11>
ST_8 : Operation 152 [1/2] (2.66ns)   --->   "%p_data_load_6 = load i32* %p_data_addr_21, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 152 'load' 'p_data_load_6' <Predicate = (trunc_ln77)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_data_load_6, i32 4, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 153 'partselect' 'trunc_ln1' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i28 %trunc_ln1 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 154 'sext' 'sext_ln85' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln5 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %trunc_ln1, i4 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 155 'bitconcatenate' 'shl_ln5' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (1.78ns)   --->   "%add_ln85_2 = add i32 %sext_ln85, %shl_ln5" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 156 'add' 'add_ln85_2' <Predicate = (trunc_ln77)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i32 %i_2 to i3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 157 'trunc' 'trunc_ln85_1' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln85_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %trunc_ln85_1, i1 false)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 158 'bitconcatenate' 'shl_ln85_1' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (1.32ns)   --->   "%add_ln85_1 = add i4 %shl_ln85_1, %trunc_ln76_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 159 'add' 'add_ln85_1' <Predicate = (trunc_ln77)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i4 %add_ln85_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 160 'zext' 'zext_ln85_1' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%p_data_addr_22 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln85_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 161 'getelementptr' 'p_data_addr_22' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (2.66ns)   --->   "store i32 %add_ln85_2, i32* %p_data_addr_22, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 162 'store' <Predicate = (trunc_ln77)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "br label %._crit_edge82" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 163 'br' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (1.06ns)   --->   "br label %29" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:86]   --->   Operation 164 'br' <Predicate = true> <Delay = 1.06>

State 9 <SV = 8> <Delay = 4.78>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%i4_1_in = phi i32 [ %i_2, %._crit_edge82 ], [ %i_5, %30 ]"   --->   Operation 165 'phi' 'i4_1_in' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %i4_1_in to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:86]   --->   Operation 166 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (1.78ns)   --->   "%i_5 = add nsw i32 -1, %i4_1_in" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:86]   --->   Operation 167 'add' 'i_5' <Predicate = (!icmp_ln78)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (1.54ns)   --->   "%icmp_ln86 = icmp sgt i32 %i4_1_in, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:86]   --->   Operation 168 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln78)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %30, label %.loopexit.loopexit" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:86]   --->   Operation 169 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_2 = add i4 -1, %trunc_ln86" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 170 'add' 'add_ln87_2' <Predicate = (!icmp_ln78 & icmp_ln86)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln76_3 = trunc i64 %pd6_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 171 'trunc' 'trunc_ln76_3' <Predicate = (!icmp_ln78 & icmp_ln86)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln87 = add i4 %add_ln87_2, %trunc_ln76_3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 172 'add' 'add_ln87' <Predicate = (!icmp_ln78 & icmp_ln86)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i4 %add_ln87 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 173 'zext' 'zext_ln87' <Predicate = (!icmp_ln78 & icmp_ln86)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%p_data_addr_30 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln87" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 174 'getelementptr' 'p_data_addr_30' <Predicate = (!icmp_ln78 & icmp_ln86)> <Delay = 0.00>
ST_9 : Operation 175 [2/2] (2.66ns)   --->   "%p_data_load_19 = load i32* %p_data_addr_30, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 175 'load' 'p_data_load_19' <Predicate = (!icmp_ln78 & icmp_ln86)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln87_2 = trunc i32 %i_5 to i3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 176 'trunc' 'trunc_ln87_2' <Predicate = (!icmp_ln78 & icmp_ln86)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 177 'br' <Predicate = (!icmp_ln78 & !icmp_ln86)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%i4_0_in = phi i32 [ %i_2, %._crit_edge81 ], [ %i_4, %26 ]"   --->   Operation 178 'phi' 'i4_0_in' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %i4_0_in to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:80]   --->   Operation 179 'trunc' 'trunc_ln80' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (1.78ns)   --->   "%i_4 = add nsw i32 -1, %i4_0_in" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:80]   --->   Operation 180 'add' 'i_4' <Predicate = (icmp_ln78)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (1.54ns)   --->   "%icmp_ln80 = icmp sgt i32 %i4_0_in, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:80]   --->   Operation 181 'icmp' 'icmp_ln80' <Predicate = (icmp_ln78)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %26, label %.loopexit.loopexit79" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:80]   --->   Operation 182 'br' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln81_2 = add i4 -1, %trunc_ln80" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 183 'add' 'add_ln81_2' <Predicate = (icmp_ln78 & icmp_ln80)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln76_2 = trunc i64 %pd6_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 184 'trunc' 'trunc_ln76_2' <Predicate = (icmp_ln78 & icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln81 = add i4 %trunc_ln76_2, %add_ln81_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 185 'add' 'add_ln81' <Predicate = (icmp_ln78 & icmp_ln80)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i4 %add_ln81 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 186 'zext' 'zext_ln81' <Predicate = (icmp_ln78 & icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%p_data_addr_27 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln81" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 187 'getelementptr' 'p_data_addr_27' <Predicate = (icmp_ln78 & icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 188 [2/2] (2.66ns)   --->   "%p_data_load_17 = load i32* %p_data_addr_27, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 188 'load' 'p_data_load_17' <Predicate = (icmp_ln78 & icmp_ln80)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln81_2 = trunc i32 %i_4 to i3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 189 'trunc' 'trunc_ln81_2' <Predicate = (icmp_ln78 & icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 190 'br' <Predicate = (icmp_ln78 & !icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 191 [2/2] (1.42ns)   --->   "%s_image_linesize_loa_2 = load i32* %s_image_linesize_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:91]   --->   Operation 191 'load' 's_image_linesize_loa_2' <Predicate = (icmp_ln78 & !icmp_ln80) | (!icmp_ln78 & !icmp_ln86)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 5.32>
ST_10 : Operation 192 [1/2] (2.66ns)   --->   "%p_data_load_19 = load i32* %p_data_addr_30, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 192 'load' 'p_data_load_19' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %p_data_load_19 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 193 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln87_1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln87, i4 %trunc_ln87)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 194 'bitconcatenate' 'or_ln87_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i8 %or_ln87_1 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 195 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %trunc_ln87_2, i1 false)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 196 'bitconcatenate' 'trunc_ln87_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln87_1)   --->   "%or_ln87 = or i4 %trunc_ln87_1, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 197 'or' 'or_ln87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln87_1 = add i4 %or_ln87, %trunc_ln76_3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 198 'add' 'add_ln87_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i4 %add_ln87_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 199 'zext' 'zext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%p_data_addr_31 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln87_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 200 'getelementptr' 'p_data_addr_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (2.66ns)   --->   "store i32 %zext_ln87_1, i32* %p_data_addr_31, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 201 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 202 [1/1] (1.32ns)   --->   "%add_ln88 = add i4 %trunc_ln87_1, %trunc_ln76_3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 202 'add' 'add_ln88' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.66>
ST_11 : Operation 203 [2/2] (2.66ns)   --->   "%p_data_load_20 = load i32* %p_data_addr_30, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 203 'load' 'p_data_load_20' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 7.11>
ST_12 : Operation 204 [1/2] (2.66ns)   --->   "%p_data_load_20 = load i32* %p_data_addr_30, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 204 'load' 'p_data_load_20' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_data_load_20, i32 4, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 205 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i28 %trunc_ln6 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 206 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln8 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %trunc_ln6, i4 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 207 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (1.78ns)   --->   "%add_ln88_1 = add i32 %sext_ln88, %shl_ln8" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 208 'add' 'add_ln88_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i4 %add_ln88 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 209 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%p_data_addr_32 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln88" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 210 'getelementptr' 'p_data_addr_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (2.66ns)   --->   "store i32 %add_ln88_1, i32* %p_data_addr_32, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 211 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "br label %29" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:86]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 3.98>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %i_2 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 213 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i64 %pd6_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 214 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (1.32ns)   --->   "%add_ln79 = add i4 %trunc_ln79, %trunc_ln76" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 215 'add' 'add_ln79' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %add_ln79 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 216 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%p_data_addr_19 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln79" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 217 'getelementptr' 'p_data_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [2/2] (2.66ns)   --->   "%p_data_load_5 = load i32* %p_data_addr_19, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 218 'load' 'p_data_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 14 <SV = 7> <Delay = 5.32>
ST_14 : Operation 219 [1/2] (2.66ns)   --->   "%p_data_load_5 = load i32* %p_data_addr_19, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 219 'load' 'p_data_load_5' <Predicate = (trunc_ln77)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_data_load_5, i32 4, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 220 'partselect' 'trunc_ln' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i28 %trunc_ln to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 221 'sext' 'sext_ln79' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i32 %i_2 to i3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 222 'trunc' 'trunc_ln79_1' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln4 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %trunc_ln79_1, i1 false)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 223 'bitconcatenate' 'shl_ln4' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (1.32ns)   --->   "%add_ln79_1 = add i4 %shl_ln4, %trunc_ln76" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 224 'add' 'add_ln79_1' <Predicate = (trunc_ln77)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %add_ln79_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 225 'zext' 'zext_ln79_1' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%p_data_addr_20 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln79_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 226 'getelementptr' 'p_data_addr_20' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (2.66ns)   --->   "store i32 %sext_ln79, i32* %p_data_addr_20, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 227 'store' <Predicate = (trunc_ln77)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "br label %._crit_edge81" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 228 'br' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (1.06ns)   --->   "br label %25" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:80]   --->   Operation 229 'br' <Predicate = true> <Delay = 1.06>

State 15 <SV = 9> <Delay = 5.32>
ST_15 : Operation 230 [1/2] (2.66ns)   --->   "%p_data_load_17 = load i32* %p_data_addr_27, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 230 'load' 'p_data_load_17' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i32 %p_data_load_17 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 231 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i4 %trunc_ln81 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 232 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %trunc_ln81_2, i1 false)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 233 'bitconcatenate' 'trunc_ln81_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_1)   --->   "%or_ln81 = or i4 %trunc_ln81_1, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 234 'or' 'or_ln81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln81_1 = add i4 %trunc_ln76_2, %or_ln81" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 235 'add' 'add_ln81_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i4 %add_ln81_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 236 'zext' 'zext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%p_data_addr_28 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln81_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 237 'getelementptr' 'p_data_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (2.66ns)   --->   "store i32 %zext_ln81_1, i32* %p_data_addr_28, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 238 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 239 [1/1] (1.32ns)   --->   "%add_ln82 = add i4 %trunc_ln76_2, %trunc_ln81_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 239 'add' 'add_ln82' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 2.66>
ST_16 : Operation 240 [2/2] (2.66ns)   --->   "%p_data_load_18 = load i32* %p_data_addr_27, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 240 'load' 'p_data_load_18' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 11> <Delay = 5.32>
ST_17 : Operation 241 [1/2] (2.66ns)   --->   "%p_data_load_18 = load i32* %p_data_addr_27, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 241 'load' 'p_data_load_18' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_data_load_18, i32 4, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 242 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i28 %trunc_ln5 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 243 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i4 %add_ln82 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 244 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%p_data_addr_29 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln82" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 245 'getelementptr' 'p_data_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (2.66ns)   --->   "store i32 %sext_ln82, i32* %p_data_addr_29, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 246 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "br label %25" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:80]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 9> <Delay = 3.41>
ST_18 : Operation 248 [1/2] (1.42ns)   --->   "%s_image_linesize_loa_2 = load i32* %s_image_linesize_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:91]   --->   Operation 248 'load' 's_image_linesize_loa_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i32 %s_image_linesize_loa_2 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:91]   --->   Operation 249 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (1.98ns)   --->   "%add_ln91 = add i64 %sext_ln91, %pd6_0_rec" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:91]   --->   Operation 250 'add' 'add_ln91' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "br label %.preheader" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 3> <Delay = 1.42>
ST_19 : Operation 252 [2/2] (1.42ns)   --->   "%s_height_load_1 = load i32* %s_height_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 252 'load' 's_height_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 20 <SV = 5> <Delay = 5.57>
ST_20 : Operation 253 [1/2] (1.42ns)   --->   "%s_width_load_1 = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 253 'load' 's_width_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %s_width_load_1 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 254 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_width_load_1, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 255 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (1.78ns)   --->   "%sub_ln49 = sub i32 0, %s_width_load_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 256 'sub' 'sub_ln49' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln49, i32 2, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 257 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i30 %tmp_3 to i31" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 258 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (1.74ns)   --->   "%sub_ln49_1 = sub i31 0, %zext_ln49" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 259 'sub' 'sub_ln49_1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %s_width_load_1, i32 2, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 260 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i30 %tmp_4 to i31" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 261 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (0.61ns)   --->   "%i_1 = select i1 %tmp_5, i31 %sub_ln49_1, i31 %zext_ln49_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 262 'select' 'i_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i31 %i_1 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 263 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 264 [1/2] (1.42ns)   --->   "%s_color_type_load_1 = load i32* %s_color_type_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:50]   --->   Operation 264 'load' 's_color_type_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 265 [1/1] (1.54ns)   --->   "%icmp_ln50 = icmp eq i32 %s_color_type_load_1, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:50]   --->   Operation 265 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 266 [1/1] (0.64ns)   --->   "%icmp_ln51 = icmp eq i2 %trunc_ln49, -1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 266 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %9, label %15" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:50]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %16, label %._crit_edge78" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 268 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %10, label %._crit_edge75" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 269 'br' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 3.98>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i31 %i_1 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 270 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 271 'trunc' 'trunc_ln48_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 272 [1/1] (1.32ns)   --->   "%add_ln61 = add i4 %trunc_ln48_1, %trunc_ln61" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 272 'add' 'add_ln61' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %add_ln61 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 273 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 274 [1/1] (0.00ns)   --->   "%p_data_addr_3 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln61" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 274 'getelementptr' 'p_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 275 [2/2] (2.66ns)   --->   "%p_data_load_1 = load i32* %p_data_addr_3, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 275 'load' 'p_data_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 22 <SV = 7> <Delay = 8.61>
ST_22 : Operation 276 [1/2] (2.66ns)   --->   "%p_data_load_1 = load i32* %p_data_addr_3, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 276 'load' 'p_data_load_1' <Predicate = (icmp_ln51)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load_1, i32 2, i32 3)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 277 'partselect' 'trunc_ln61_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i2 %trunc_ln61_2 to i10" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 278 'zext' 'zext_ln61_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 279 [1/1] (3.29ns)   --->   "%mul_ln61 = mul i10 85, %zext_ln61_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 279 'mul' 'mul_ln61' <Predicate = (icmp_ln51)> <Delay = 3.29> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i10 %mul_ln61 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 280 'zext' 'zext_ln61_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln61_1)   --->   "%trunc_ln61_1 = trunc i31 %i_1 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 281 'trunc' 'trunc_ln61_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln61_1)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln61_1, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 282 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln61_1)   --->   "%or_ln61 = or i4 %shl_ln1, 2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 283 'or' 'or_ln61' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln61_1 = add i4 %trunc_ln48_1, %or_ln61" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 284 'add' 'add_ln61_1' <Predicate = (icmp_ln51)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i4 %add_ln61_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 285 'zext' 'zext_ln61_3' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%p_data_addr_4 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln61_3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 286 'getelementptr' 'p_data_addr_4' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (2.66ns)   --->   "store i32 %zext_ln61_2, i32* %p_data_addr_4, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 287 'store' <Predicate = (icmp_ln51)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "br label %._crit_edge78" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 288 'br' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_width_load_1, i32 1)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 289 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %17, label %._crit_edge79" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 8> <Delay = 3.98>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i31 %i_1 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 291 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 292 'trunc' 'trunc_ln48_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 293 [1/1] (1.32ns)   --->   "%add_ln62 = add i4 %trunc_ln48_3, %trunc_ln62" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 293 'add' 'add_ln62' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i4 %add_ln62 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 294 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 295 [1/1] (0.00ns)   --->   "%p_data_addr_17 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln62" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 295 'getelementptr' 'p_data_addr_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 296 [2/2] (2.66ns)   --->   "%p_data_load_4 = load i32* %p_data_addr_17, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 296 'load' 'p_data_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 24 <SV = 9> <Delay = 8.61>
ST_24 : Operation 297 [1/2] (2.66ns)   --->   "%p_data_load_4 = load i32* %p_data_addr_17, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 297 'load' 'p_data_load_4' <Predicate = (tmp_8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load_4, i32 4, i32 5)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 298 'partselect' 'trunc_ln62_2' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i2 %trunc_ln62_2 to i10" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 299 'zext' 'zext_ln62_1' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (3.29ns)   --->   "%mul_ln62 = mul i10 85, %zext_ln62_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 300 'mul' 'mul_ln62' <Predicate = (tmp_8)> <Delay = 3.29> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i10 %mul_ln62 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 301 'zext' 'zext_ln62_2' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_1)   --->   "%trunc_ln62_1 = trunc i31 %i_1 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 302 'trunc' 'trunc_ln62_1' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_1)   --->   "%shl_ln3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln62_1, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 303 'bitconcatenate' 'shl_ln3' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_1)   --->   "%or_ln62 = or i4 %shl_ln3, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 304 'or' 'or_ln62' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln62_1 = add i4 %trunc_ln48_3, %or_ln62" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 305 'add' 'add_ln62_1' <Predicate = (tmp_8)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i4 %add_ln62_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 306 'zext' 'zext_ln62_3' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 307 [1/1] (0.00ns)   --->   "%p_data_addr_18 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln62_3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 307 'getelementptr' 'p_data_addr_18' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 308 [1/1] (2.66ns)   --->   "store i32 %zext_ln62_2, i32* %p_data_addr_18, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 308 'store' <Predicate = (tmp_8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "br label %._crit_edge79" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 309 'br' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (0.64ns)   --->   "%icmp_ln63 = icmp eq i2 %trunc_ln49, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 310 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 311 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %._crit_edge80, label %18" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i31 %i_1 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 312 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i31 %i_1 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 313 'trunc' 'trunc_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 25 <SV = 10> <Delay = 3.98>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 314 'trunc' 'trunc_ln48_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (1.32ns)   --->   "%add_ln63 = add i4 %trunc_ln63, %trunc_ln48_5" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 315 'add' 'add_ln63' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %add_ln63 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 316 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 317 [1/1] (0.00ns)   --->   "%p_data_addr_25 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln63" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 317 'getelementptr' 'p_data_addr_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 318 [2/2] (2.66ns)   --->   "%p_data_load_16 = load i32* %p_data_addr_25, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 318 'load' 'p_data_load_16' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln63_1, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 319 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (1.32ns)   --->   "%add_ln63_1 = add i4 %shl_ln7, %trunc_ln48_5" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 320 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 8.45>
ST_26 : Operation 321 [1/2] (2.66ns)   --->   "%p_data_load_16 = load i32* %p_data_addr_25, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 321 'load' 'p_data_load_16' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %p_data_load_16, i32 6, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 322 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i26 %trunc_ln4 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 323 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 324 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln63 = mul nsw i32 85, %sext_ln63" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 324 'mul' 'mul_ln63' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 12> <Delay = 2.66>
ST_27 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i4 %add_ln63_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 325 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_27 : Operation 326 [1/1] (0.00ns)   --->   "%p_data_addr_26 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln63_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 326 'getelementptr' 'p_data_addr_26' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_27 : Operation 327 [1/1] (2.66ns)   --->   "store i32 %mul_ln63, i32* %p_data_addr_26, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 327 'store' <Predicate = (!icmp_ln63)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 328 [1/1] (0.00ns)   --->   "br label %._crit_edge80" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 328 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_27 : Operation 329 [1/1] (1.06ns)   --->   "br label %19" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:64]   --->   Operation 329 'br' <Predicate = true> <Delay = 1.06>

State 28 <SV = 13> <Delay = 4.78>
ST_28 : Operation 330 [1/1] (0.00ns)   --->   "%i1_1_in = phi i32 [ %sext_ln49, %._crit_edge80 ], [ %i_7, %20 ]"   --->   Operation 330 'phi' 'i1_1_in' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i32 %i1_1_in to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:64]   --->   Operation 331 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 332 [1/1] (1.78ns)   --->   "%i_7 = add nsw i32 -1, %i1_1_in" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:64]   --->   Operation 332 'add' 'i_7' <Predicate = (!icmp_ln50)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 333 [1/1] (1.54ns)   --->   "%icmp_ln64 = icmp sgt i32 %i1_1_in, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:64]   --->   Operation 333 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln50)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 334 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %20, label %.loopexit60.loopexit" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:64]   --->   Operation 334 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_2 = add i4 -1, %trunc_ln64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 335 'add' 'add_ln65_2' <Predicate = (!icmp_ln50 & icmp_ln64)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln48_7 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 336 'trunc' 'trunc_ln48_7' <Predicate = (!icmp_ln50 & icmp_ln64)> <Delay = 0.00>
ST_28 : Operation 337 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln65 = add i4 %add_ln65_2, %trunc_ln48_7" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 337 'add' 'add_ln65' <Predicate = (!icmp_ln50 & icmp_ln64)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i4 %add_ln65 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 338 'zext' 'zext_ln65' <Predicate = (!icmp_ln50 & icmp_ln64)> <Delay = 0.00>
ST_28 : Operation 339 [1/1] (0.00ns)   --->   "%p_data_addr_38 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln65" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 339 'getelementptr' 'p_data_addr_38' <Predicate = (!icmp_ln50 & icmp_ln64)> <Delay = 0.00>
ST_28 : Operation 340 [2/2] (2.66ns)   --->   "%p_data_load_25 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 340 'load' 'p_data_load_25' <Predicate = (!icmp_ln50 & icmp_ln64)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = trunc i32 %i_7 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 341 'trunc' 'trunc_ln65_2' <Predicate = (!icmp_ln50 & icmp_ln64)> <Delay = 0.00>
ST_28 : Operation 342 [1/1] (0.00ns)   --->   "br label %.loopexit60"   --->   Operation 342 'br' <Predicate = (!icmp_ln50 & !icmp_ln64)> <Delay = 0.00>
ST_28 : Operation 343 [2/2] (1.42ns)   --->   "%s_image_linesize_loa_1 = load i32* %s_image_linesize_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:71]   --->   Operation 343 'load' 's_image_linesize_loa_1' <Predicate = (!icmp_ln64) | (icmp_ln50)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 29 <SV = 14> <Delay = 8.61>
ST_29 : Operation 344 [1/2] (2.66ns)   --->   "%p_data_load_25 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 344 'load' 'p_data_load_25' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %p_data_load_25 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 345 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i2 %trunc_ln65 to i10" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 346 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 347 [1/1] (3.29ns)   --->   "%mul_ln65 = mul i10 85, %zext_ln65_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 347 'mul' 'mul_ln65' <Predicate = true> <Delay = 3.29> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i10 %mul_ln65 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 348 'zext' 'zext_ln65_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln65_2, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 349 'bitconcatenate' 'trunc_ln65_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_1)   --->   "%or_ln65 = or i4 %trunc_ln65_1, 3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 350 'or' 'or_ln65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 351 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln65_1 = add i4 %or_ln65, %trunc_ln48_7" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 351 'add' 'add_ln65_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i4 %add_ln65_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 352 'zext' 'zext_ln65_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 353 [1/1] (0.00ns)   --->   "%p_data_addr_39 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln65_3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 353 'getelementptr' 'p_data_addr_39' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 354 [1/1] (2.66ns)   --->   "store i32 %zext_ln65_2, i32* %p_data_addr_39, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 354 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 30 <SV = 15> <Delay = 2.66>
ST_30 : Operation 355 [2/2] (2.66ns)   --->   "%p_data_load_26 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 355 'load' 'p_data_load_26' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 31 <SV = 16> <Delay = 8.61>
ST_31 : Operation 356 [1/2] (2.66ns)   --->   "%p_data_load_26 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 356 'load' 'p_data_load_26' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load_26, i32 2, i32 3)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 357 'partselect' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i2 %trunc_ln66_1 to i10" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 358 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 359 [1/1] (3.29ns)   --->   "%mul_ln66 = mul i10 85, %zext_ln66" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 359 'mul' 'mul_ln66' <Predicate = true> <Delay = 3.29> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i10 %mul_ln66 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 360 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln66)   --->   "%or_ln66 = or i4 %trunc_ln65_1, 2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 361 'or' 'or_ln66' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 362 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln66 = add i4 %or_ln66, %trunc_ln48_7" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 362 'add' 'add_ln66' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i4 %add_ln66 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 363 'zext' 'zext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 364 [1/1] (0.00ns)   --->   "%p_data_addr_40 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln66_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 364 'getelementptr' 'p_data_addr_40' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 365 [1/1] (2.66ns)   --->   "store i32 %zext_ln66_1, i32* %p_data_addr_40, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 365 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 32 <SV = 17> <Delay = 2.66>
ST_32 : Operation 366 [2/2] (2.66ns)   --->   "%p_data_load_27 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 366 'load' 'p_data_load_27' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 33 <SV = 18> <Delay = 8.61>
ST_33 : Operation 367 [1/2] (2.66ns)   --->   "%p_data_load_27 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 367 'load' 'p_data_load_27' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load_27, i32 4, i32 5)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 368 'partselect' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i2 %trunc_ln67_1 to i10" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 369 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 370 [1/1] (3.29ns)   --->   "%mul_ln67 = mul i10 85, %zext_ln67" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 370 'mul' 'mul_ln67' <Predicate = true> <Delay = 3.29> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i10 %mul_ln67 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 371 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln67)   --->   "%or_ln67 = or i4 %trunc_ln65_1, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 372 'or' 'or_ln67' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 373 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln67 = add i4 %or_ln67, %trunc_ln48_7" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 373 'add' 'add_ln67' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i4 %add_ln67 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 374 'zext' 'zext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 375 [1/1] (0.00ns)   --->   "%p_data_addr_41 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln67_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 375 'getelementptr' 'p_data_addr_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 376 [1/1] (2.66ns)   --->   "store i32 %zext_ln67_1, i32* %p_data_addr_41, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 376 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 377 [1/1] (1.32ns)   --->   "%add_ln68 = add i4 %trunc_ln65_1, %trunc_ln48_7" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 377 'add' 'add_ln68' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 19> <Delay = 2.66>
ST_34 : Operation 378 [2/2] (2.66ns)   --->   "%p_data_load_28 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 378 'load' 'p_data_load_28' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 35 <SV = 20> <Delay = 8.45>
ST_35 : Operation 379 [1/2] (2.66ns)   --->   "%p_data_load_28 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 379 'load' 'p_data_load_28' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_35 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %p_data_load_28, i32 6, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 380 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i26 %trunc_ln8 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 381 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 382 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln68 = mul nsw i32 85, %sext_ln68" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 382 'mul' 'mul_ln68' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 21> <Delay = 2.66>
ST_36 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i4 %add_ln68 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 383 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 384 [1/1] (0.00ns)   --->   "%p_data_addr_42 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln68" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 384 'getelementptr' 'p_data_addr_42' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 385 [1/1] (2.66ns)   --->   "store i32 %mul_ln68, i32* %p_data_addr_42, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 385 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 386 [1/1] (0.00ns)   --->   "br label %19" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:64]   --->   Operation 386 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 6> <Delay = 3.98>
ST_37 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i31 %i_1 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 387 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 388 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 389 [1/1] (1.32ns)   --->   "%add_ln51 = add i4 %trunc_ln48, %trunc_ln51" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 389 'add' 'add_ln51' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %add_ln51 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 390 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 391 [1/1] (0.00ns)   --->   "%p_data_addr_1 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln51" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 391 'getelementptr' 'p_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 392 [2/2] (2.66ns)   --->   "%p_data_load = load i32* %p_data_addr_1, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 392 'load' 'p_data_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 38 <SV = 7> <Delay = 5.32>
ST_38 : Operation 393 [1/2] (2.66ns)   --->   "%p_data_load = load i32* %p_data_addr_1, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 393 'load' 'p_data_load' <Predicate = (icmp_ln51)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_38 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load, i32 2, i32 3)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 394 'partselect' 'trunc_ln51_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i2 %trunc_ln51_2 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 395 'zext' 'zext_ln51_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%trunc_ln51_1 = trunc i31 %i_1 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 396 'trunc' 'trunc_ln51_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln51_1, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 397 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%or_ln51 = or i4 %shl_ln, 2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 398 'or' 'or_ln51' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 399 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln51_1 = add i4 %trunc_ln48, %or_ln51" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 399 'add' 'add_ln51_1' <Predicate = (icmp_ln51)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i4 %add_ln51_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 400 'zext' 'zext_ln51_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 401 [1/1] (0.00ns)   --->   "%p_data_addr_2 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln51_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 401 'getelementptr' 'p_data_addr_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 402 [1/1] (2.66ns)   --->   "store i32 %zext_ln51_1, i32* %p_data_addr_2, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 402 'store' <Predicate = (icmp_ln51)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_38 : Operation 403 [1/1] (0.00ns)   --->   "br label %._crit_edge75" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 403 'br' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_width_load_1, i32 1)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 404 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 405 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %11, label %._crit_edge76" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 405 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 8> <Delay = 3.98>
ST_39 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i31 %i_1 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 406 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 407 'trunc' 'trunc_ln48_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 408 [1/1] (1.32ns)   --->   "%add_ln52 = add i4 %trunc_ln48_2, %trunc_ln52" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 408 'add' 'add_ln52' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i4 %add_ln52 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 409 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 410 [1/1] (0.00ns)   --->   "%p_data_addr_15 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln52" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 410 'getelementptr' 'p_data_addr_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 411 [2/2] (2.66ns)   --->   "%p_data_load_3 = load i32* %p_data_addr_15, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 411 'load' 'p_data_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 40 <SV = 9> <Delay = 5.32>
ST_40 : Operation 412 [1/2] (2.66ns)   --->   "%p_data_load_3 = load i32* %p_data_addr_15, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 412 'load' 'p_data_load_3' <Predicate = (tmp_7)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln52_2 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load_3, i32 4, i32 5)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 413 'partselect' 'trunc_ln52_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i2 %trunc_ln52_2 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 414 'zext' 'zext_ln52_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%trunc_ln52_1 = trunc i31 %i_1 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 415 'trunc' 'trunc_ln52_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%shl_ln2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln52_1, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 416 'bitconcatenate' 'shl_ln2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%or_ln52 = or i4 %shl_ln2, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 417 'or' 'or_ln52' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 418 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln52_1 = add i4 %trunc_ln48_2, %or_ln52" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 418 'add' 'add_ln52_1' <Predicate = (tmp_7)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i4 %add_ln52_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 419 'zext' 'zext_ln52_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 420 [1/1] (0.00ns)   --->   "%p_data_addr_16 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln52_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 420 'getelementptr' 'p_data_addr_16' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 421 [1/1] (2.66ns)   --->   "store i32 %zext_ln52_1, i32* %p_data_addr_16, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 421 'store' <Predicate = (tmp_7)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 422 [1/1] (0.00ns)   --->   "br label %._crit_edge76" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 422 'br' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 423 [1/1] (0.64ns)   --->   "%icmp_ln53 = icmp eq i2 %trunc_ln49, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 423 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 424 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %._crit_edge77, label %12" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i31 %i_1 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 425 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_40 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = trunc i31 %i_1 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 426 'trunc' 'trunc_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 41 <SV = 10> <Delay = 3.98>
ST_41 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 427 'trunc' 'trunc_ln48_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 428 [1/1] (1.32ns)   --->   "%add_ln53 = add i4 %trunc_ln53, %trunc_ln48_4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 428 'add' 'add_ln53' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %add_ln53 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 429 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 430 [1/1] (0.00ns)   --->   "%p_data_addr_23 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln53" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 430 'getelementptr' 'p_data_addr_23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 431 [2/2] (2.66ns)   --->   "%p_data_load_15 = load i32* %p_data_addr_23, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 431 'load' 'p_data_load_15' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_41 : Operation 432 [1/1] (0.00ns)   --->   "%shl_ln6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln53_1, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 432 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 433 [1/1] (1.32ns)   --->   "%add_ln53_1 = add i4 %shl_ln6, %trunc_ln48_4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 433 'add' 'add_ln53_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 11> <Delay = 5.32>
ST_42 : Operation 434 [1/2] (2.66ns)   --->   "%p_data_load_15 = load i32* %p_data_addr_23, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 434 'load' 'p_data_load_15' <Predicate = (!icmp_ln53)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_42 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %p_data_load_15, i32 6, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 435 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i26 %trunc_ln3 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 436 'sext' 'sext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i4 %add_ln53_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 437 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 438 [1/1] (0.00ns)   --->   "%p_data_addr_24 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln53_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 438 'getelementptr' 'p_data_addr_24' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 439 [1/1] (2.66ns)   --->   "store i32 %sext_ln53, i32* %p_data_addr_24, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 439 'store' <Predicate = (!icmp_ln53)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_42 : Operation 440 [1/1] (0.00ns)   --->   "br label %._crit_edge77" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 440 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 441 [1/1] (1.06ns)   --->   "br label %13" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:54]   --->   Operation 441 'br' <Predicate = true> <Delay = 1.06>

State 43 <SV = 12> <Delay = 4.78>
ST_43 : Operation 442 [1/1] (0.00ns)   --->   "%i1_0_in = phi i32 [ %sext_ln49, %._crit_edge77 ], [ %i_6, %14 ]"   --->   Operation 442 'phi' 'i1_0_in' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %i1_0_in to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:54]   --->   Operation 443 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 444 [1/1] (1.78ns)   --->   "%i_6 = add nsw i32 -1, %i1_0_in" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:54]   --->   Operation 444 'add' 'i_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 445 [1/1] (1.54ns)   --->   "%icmp_ln54 = icmp sgt i32 %i1_0_in, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:54]   --->   Operation 445 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 446 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %14, label %.loopexit60.loopexit80" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:54]   --->   Operation 446 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_2 = add i4 -1, %trunc_ln54" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 447 'add' 'add_ln55_2' <Predicate = (icmp_ln54)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln48_6 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 448 'trunc' 'trunc_ln48_6' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 449 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln55 = add i4 %add_ln55_2, %trunc_ln48_6" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 449 'add' 'add_ln55' <Predicate = (icmp_ln54)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i4 %add_ln55 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 450 'zext' 'zext_ln55' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 451 [1/1] (0.00ns)   --->   "%p_data_addr_33 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln55" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 451 'getelementptr' 'p_data_addr_33' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 452 [2/2] (2.66ns)   --->   "%p_data_load_21 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 452 'load' 'p_data_load_21' <Predicate = (icmp_ln54)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_43 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = trunc i32 %i_6 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 453 'trunc' 'trunc_ln55_2' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 454 [1/1] (0.00ns)   --->   "br label %.loopexit60"   --->   Operation 454 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 44 <SV = 13> <Delay = 5.32>
ST_44 : Operation 455 [1/2] (2.66ns)   --->   "%p_data_load_21 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 455 'load' 'p_data_load_21' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_44 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %p_data_load_21 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 456 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i2 %trunc_ln55 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 457 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln55_2, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 458 'bitconcatenate' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_1)   --->   "%or_ln55 = or i4 %trunc_ln55_1, 3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 459 'or' 'or_ln55' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 460 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln55_1 = add i4 %or_ln55, %trunc_ln48_6" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 460 'add' 'add_ln55_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i4 %add_ln55_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 461 'zext' 'zext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 462 [1/1] (0.00ns)   --->   "%p_data_addr_34 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln55_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 462 'getelementptr' 'p_data_addr_34' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 463 [1/1] (2.66ns)   --->   "store i32 %zext_ln55_1, i32* %p_data_addr_34, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 463 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 45 <SV = 14> <Delay = 2.66>
ST_45 : Operation 464 [2/2] (2.66ns)   --->   "%p_data_load_22 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 464 'load' 'p_data_load_22' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 46 <SV = 15> <Delay = 5.32>
ST_46 : Operation 465 [1/2] (2.66ns)   --->   "%p_data_load_22 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 465 'load' 'p_data_load_22' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_46 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load_22, i32 2, i32 3)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 466 'partselect' 'trunc_ln56_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i2 %trunc_ln56_1 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 467 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%or_ln56 = or i4 %trunc_ln55_1, 2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 468 'or' 'or_ln56' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 469 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln56 = add i4 %or_ln56, %trunc_ln48_6" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 469 'add' 'add_ln56' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i4 %add_ln56 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 470 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 471 [1/1] (0.00ns)   --->   "%p_data_addr_35 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln56_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 471 'getelementptr' 'p_data_addr_35' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 472 [1/1] (2.66ns)   --->   "store i32 %zext_ln56, i32* %p_data_addr_35, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 472 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 47 <SV = 16> <Delay = 2.66>
ST_47 : Operation 473 [2/2] (2.66ns)   --->   "%p_data_load_23 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 473 'load' 'p_data_load_23' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 48 <SV = 17> <Delay = 5.32>
ST_48 : Operation 474 [1/2] (2.66ns)   --->   "%p_data_load_23 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 474 'load' 'p_data_load_23' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_48 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load_23, i32 4, i32 5)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 475 'partselect' 'trunc_ln57_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %trunc_ln57_1 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 476 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln57)   --->   "%or_ln57 = or i4 %trunc_ln55_1, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 477 'or' 'or_ln57' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 478 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln57 = add i4 %or_ln57, %trunc_ln48_6" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 478 'add' 'add_ln57' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i4 %add_ln57 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 479 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 480 [1/1] (0.00ns)   --->   "%p_data_addr_36 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln57_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 480 'getelementptr' 'p_data_addr_36' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 481 [1/1] (2.66ns)   --->   "store i32 %zext_ln57, i32* %p_data_addr_36, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 481 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_48 : Operation 482 [1/1] (1.32ns)   --->   "%add_ln58 = add i4 %trunc_ln55_1, %trunc_ln48_6" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 482 'add' 'add_ln58' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 18> <Delay = 2.66>
ST_49 : Operation 483 [2/2] (2.66ns)   --->   "%p_data_load_24 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 483 'load' 'p_data_load_24' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 50 <SV = 19> <Delay = 5.32>
ST_50 : Operation 484 [1/2] (2.66ns)   --->   "%p_data_load_24 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 484 'load' 'p_data_load_24' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_50 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %p_data_load_24, i32 6, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 485 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i26 %trunc_ln7 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 486 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i4 %add_ln58 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 487 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 488 [1/1] (0.00ns)   --->   "%p_data_addr_37 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln58" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 488 'getelementptr' 'p_data_addr_37' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 489 [1/1] (2.66ns)   --->   "store i32 %sext_ln58, i32* %p_data_addr_37, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 489 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_50 : Operation 490 [1/1] (0.00ns)   --->   "br label %13" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:54]   --->   Operation 490 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 14> <Delay = 3.41>
ST_51 : Operation 491 [1/2] (1.42ns)   --->   "%s_image_linesize_loa_1 = load i32* %s_image_linesize_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:71]   --->   Operation 491 'load' 's_image_linesize_loa_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_51 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i32 %s_image_linesize_loa_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:71]   --->   Operation 492 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 493 [1/1] (1.98ns)   --->   "%add_ln71 = add i64 %sext_ln71, %pd3_0_rec" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:71]   --->   Operation 493 'add' 'add_ln71' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 494 [1/1] (0.00ns)   --->   "br label %.preheader62" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 494 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 3> <Delay = 1.42>
ST_52 : Operation 495 [2/2] (1.42ns)   --->   "%s_height_load = load i32* %s_height_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 495 'load' 's_height_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 53 <SV = 5> <Delay = 6.85>
ST_53 : Operation 496 [1/2] (1.42ns)   --->   "%s_width_load = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 496 'load' 's_width_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_53 : Operation 497 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_width_load, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 497 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 498 [1/1] (1.78ns)   --->   "%sub_ln29 = sub i32 0, %s_width_load" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 498 'sub' 'sub_ln29' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %sub_ln29, i32 3, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 499 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i29 %tmp_1 to i30" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 500 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 501 [1/1] (1.72ns)   --->   "%sub_ln29_1 = sub i30 0, %zext_ln29" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 501 'sub' 'sub_ln29_1' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %s_width_load, i32 3, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 502 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i29 %tmp_2 to i30" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 503 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 504 [1/1] (0.59ns)   --->   "%i = select i1 %tmp, i30 %sub_ln29_1, i30 %zext_ln29_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 504 'select' 'i' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i30 %i to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 505 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i30 %i to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 506 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i64 %pd_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 507 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 508 [1/1] (1.32ns)   --->   "%add_ln32 = add i4 %trunc_ln32, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 508 'add' 'add_ln32' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i4 %add_ln32 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 509 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 510 [1/1] (0.00ns)   --->   "%p_data_addr = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 510 'getelementptr' 'p_data_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 511 [1/1] (1.06ns)   --->   "br label %3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:30]   --->   Operation 511 'br' <Predicate = true> <Delay = 1.06>

State 54 <SV = 6> <Delay = 1.42>
ST_54 : Operation 512 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ -1, %2 ], [ %k, %._crit_edge74 ]"   --->   Operation 512 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %k_0 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:30]   --->   Operation 513 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 514 [1/1] (0.86ns)   --->   "%icmp_ln30 = icmp eq i3 %k_0, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:30]   --->   Operation 514 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 515 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 515 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 516 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.preheader64.preheader, label %4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:30]   --->   Operation 516 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 517 [2/2] (1.42ns)   --->   "%s_width_load_3 = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:31]   --->   Operation 517 'load' 's_width_load_3' <Predicate = (!icmp_ln30)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_54 : Operation 518 [1/1] (1.06ns)   --->   "br label %.preheader64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:33]   --->   Operation 518 'br' <Predicate = (icmp_ln30)> <Delay = 1.06>

State 55 <SV = 7> <Delay = 2.66>
ST_55 : Operation 519 [1/2] (1.42ns)   --->   "%s_width_load_3 = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:31]   --->   Operation 519 'load' 's_width_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_55 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %s_width_load_3 to i3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:31]   --->   Operation 520 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 521 [1/1] (0.86ns)   --->   "%icmp_ln31 = icmp ult i3 %trunc_ln31, %k_0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:31]   --->   Operation 521 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 522 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %._crit_edge74, label %5" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:31]   --->   Operation 522 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 523 [2/2] (2.66ns)   --->   "%p_data_load_2 = load i32* %p_data_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 523 'load' 'p_data_load_2' <Predicate = (!icmp_ln31)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_55 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i30 %i to i1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 524 'trunc' 'trunc_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 56 <SV = 8> <Delay = 7.69>
ST_56 : Operation 525 [1/2] (2.66ns)   --->   "%p_data_load_2 = load i32* %p_data_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 525 'load' 'p_data_load_2' <Predicate = (!icmp_ln31)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_56 : Operation 526 [1/1] (1.32ns)   --->   "%sub_ln32 = sub i4 -8, %zext_ln30" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 526 'sub' 'sub_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i4 %sub_ln32 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 527 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_56 : Operation 528 [1/1] (2.36ns)   --->   "%ashr_ln32 = ashr i32 %p_data_load_2, %zext_ln32_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 528 'ashr' 'ashr_ln32' <Predicate = (!icmp_ln31)> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i32 %ashr_ln32 to i1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 529 'trunc' 'trunc_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_56 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i1 %trunc_ln32_1 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 530 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_56 : Operation 531 [1/1] (1.16ns)   --->   "%add_ln32_1 = add i3 -1, %k_0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 531 'add' 'add_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln32_1_cast = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %trunc_ln32_2, i3 %add_ln32_1)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 532 'bitconcatenate' 'sext_ln32_1_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_56 : Operation 533 [1/1] (1.32ns)   --->   "%add_ln32_2 = add i4 %sext_ln32_1_cast, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 533 'add' 'add_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i4 %add_ln32_2 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 534 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_56 : Operation 535 [1/1] (0.00ns)   --->   "%p_data_addr_5 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln32_3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 535 'getelementptr' 'p_data_addr_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_56 : Operation 536 [1/1] (2.66ns)   --->   "store i32 %zext_ln32_2, i32* %p_data_addr_5, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 536 'store' <Predicate = (!icmp_ln31)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_56 : Operation 537 [1/1] (0.00ns)   --->   "br label %._crit_edge74" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 537 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_56 : Operation 538 [1/1] (1.16ns)   --->   "%k = add i3 %k_0, -1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:30]   --->   Operation 538 'add' 'k' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 539 [1/1] (0.00ns)   --->   "br label %3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:30]   --->   Operation 539 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 7> <Delay = 4.78>
ST_57 : Operation 540 [1/1] (0.00ns)   --->   "%i_0_in = phi i32 [ %i_3, %6 ], [ %sext_ln29, %.preheader64.preheader ]"   --->   Operation 540 'phi' 'i_0_in' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %i_0_in to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:33]   --->   Operation 541 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 542 [1/1] (1.78ns)   --->   "%i_3 = add nsw i32 -1, %i_0_in" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:33]   --->   Operation 542 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 543 [1/1] (1.54ns)   --->   "%icmp_ln33 = icmp sgt i32 %i_0_in, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:33]   --->   Operation 543 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 544 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %6, label %7" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:33]   --->   Operation 544 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_2 = add i4 -1, %trunc_ln33" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 545 'add' 'add_ln34_2' <Predicate = (icmp_ln33)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 546 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln34 = add i4 %add_ln34_2, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 546 'add' 'add_ln34' <Predicate = (icmp_ln33)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %add_ln34 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 547 'zext' 'zext_ln34' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_57 : Operation 548 [1/1] (0.00ns)   --->   "%p_data_addr_6 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln34" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 548 'getelementptr' 'p_data_addr_6' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_57 : Operation 549 [2/2] (2.66ns)   --->   "%p_data_load_7 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 549 'load' 'p_data_load_7' <Predicate = (icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_57 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %i_3 to i1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 550 'trunc' 'trunc_ln34_2' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_57 : Operation 551 [2/2] (1.42ns)   --->   "%s_image_linesize_loa = load i32* %s_image_linesize_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:43]   --->   Operation 551 'load' 's_image_linesize_loa' <Predicate = (!icmp_ln33)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 58 <SV = 8> <Delay = 5.32>
ST_58 : Operation 552 [1/2] (2.66ns)   --->   "%p_data_load_7 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 552 'load' 'p_data_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_58 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %p_data_load_7 to i1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 553 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i1 %trunc_ln34 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 554 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %trunc_ln34_2, i3 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 555 'bitconcatenate' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln34_1)   --->   "%or_ln34 = or i4 %trunc_ln34_1, 7" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 556 'or' 'or_ln34' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 557 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln34_1 = add i4 %or_ln34, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 557 'add' 'add_ln34_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i4 %add_ln34_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 558 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 559 [1/1] (0.00ns)   --->   "%p_data_addr_7 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln34_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 559 'getelementptr' 'p_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 560 [1/1] (2.66ns)   --->   "store i32 %zext_ln34_1, i32* %p_data_addr_7, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 560 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 59 <SV = 9> <Delay = 2.66>
ST_59 : Operation 561 [2/2] (2.66ns)   --->   "%p_data_load_8 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 561 'load' 'p_data_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 60 <SV = 10> <Delay = 5.32>
ST_60 : Operation 562 [1/2] (2.66ns)   --->   "%p_data_load_8 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 562 'load' 'p_data_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_60 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_data_load_8, i32 1)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 563 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i1 %tmp_9 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 564 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%or_ln35 = or i4 %trunc_ln34_1, 6" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 565 'or' 'or_ln35' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 566 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln35 = add i4 %or_ln35, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 566 'add' 'add_ln35' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %add_ln35 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 567 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 568 [1/1] (0.00ns)   --->   "%p_data_addr_8 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln35_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 568 'getelementptr' 'p_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 569 [1/1] (2.66ns)   --->   "store i32 %zext_ln35, i32* %p_data_addr_8, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 569 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 61 <SV = 11> <Delay = 2.66>
ST_61 : Operation 570 [2/2] (2.66ns)   --->   "%p_data_load_9 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 570 'load' 'p_data_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 62 <SV = 12> <Delay = 5.32>
ST_62 : Operation 571 [1/2] (2.66ns)   --->   "%p_data_load_9 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 571 'load' 'p_data_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_62 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_data_load_9, i32 2)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 572 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i1 %tmp_10 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 573 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node add_ln36)   --->   "%or_ln36 = or i4 %trunc_ln34_1, 5" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 574 'or' 'or_ln36' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 575 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln36 = add i4 %or_ln36, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 575 'add' 'add_ln36' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %add_ln36 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 576 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 577 [1/1] (0.00ns)   --->   "%p_data_addr_9 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln36_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 577 'getelementptr' 'p_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 578 [1/1] (2.66ns)   --->   "store i32 %zext_ln36, i32* %p_data_addr_9, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 578 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 63 <SV = 13> <Delay = 2.66>
ST_63 : Operation 579 [2/2] (2.66ns)   --->   "%p_data_load_10 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 579 'load' 'p_data_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 64 <SV = 14> <Delay = 5.32>
ST_64 : Operation 580 [1/2] (2.66ns)   --->   "%p_data_load_10 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 580 'load' 'p_data_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_64 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_data_load_10, i32 3)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 581 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i1 %tmp_11 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 582 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node add_ln37)   --->   "%or_ln37 = or i4 %trunc_ln34_1, 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 583 'or' 'or_ln37' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 584 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln37 = add i4 %or_ln37, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 584 'add' 'add_ln37' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i4 %add_ln37 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 585 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 586 [1/1] (0.00ns)   --->   "%p_data_addr_10 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln37_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 586 'getelementptr' 'p_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 587 [1/1] (2.66ns)   --->   "store i32 %zext_ln37, i32* %p_data_addr_10, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 587 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 65 <SV = 15> <Delay = 2.66>
ST_65 : Operation 588 [2/2] (2.66ns)   --->   "%p_data_load_11 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 588 'load' 'p_data_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 66 <SV = 16> <Delay = 5.32>
ST_66 : Operation 589 [1/2] (2.66ns)   --->   "%p_data_load_11 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 589 'load' 'p_data_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_66 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_data_load_11, i32 4)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 590 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i1 %tmp_12 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 591 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln38)   --->   "%or_ln38 = or i4 %trunc_ln34_1, 3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 592 'or' 'or_ln38' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 593 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln38 = add i4 %or_ln38, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 593 'add' 'add_ln38' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i4 %add_ln38 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 594 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 595 [1/1] (0.00ns)   --->   "%p_data_addr_11 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln38_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 595 'getelementptr' 'p_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 596 [1/1] (2.66ns)   --->   "store i32 %zext_ln38, i32* %p_data_addr_11, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 596 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 67 <SV = 17> <Delay = 2.66>
ST_67 : Operation 597 [2/2] (2.66ns)   --->   "%p_data_load_12 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 597 'load' 'p_data_load_12' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 68 <SV = 18> <Delay = 5.32>
ST_68 : Operation 598 [1/2] (2.66ns)   --->   "%p_data_load_12 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 598 'load' 'p_data_load_12' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_68 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_data_load_12, i32 5)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 599 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i1 %tmp_13 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 600 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node add_ln39)   --->   "%or_ln39 = or i4 %trunc_ln34_1, 2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 601 'or' 'or_ln39' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 602 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln39 = add i4 %or_ln39, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 602 'add' 'add_ln39' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i4 %add_ln39 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 603 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 604 [1/1] (0.00ns)   --->   "%p_data_addr_12 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln39_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 604 'getelementptr' 'p_data_addr_12' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 605 [1/1] (2.66ns)   --->   "store i32 %zext_ln39, i32* %p_data_addr_12, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 605 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 69 <SV = 19> <Delay = 2.66>
ST_69 : Operation 606 [2/2] (2.66ns)   --->   "%p_data_load_13 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 606 'load' 'p_data_load_13' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 70 <SV = 20> <Delay = 5.32>
ST_70 : Operation 607 [1/2] (2.66ns)   --->   "%p_data_load_13 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 607 'load' 'p_data_load_13' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_70 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_data_load_13, i32 6)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 608 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i1 %tmp_14 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 609 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node add_ln40)   --->   "%or_ln40 = or i4 %trunc_ln34_1, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 610 'or' 'or_ln40' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 611 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln40 = add i4 %or_ln40, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 611 'add' 'add_ln40' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %add_ln40 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 612 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 613 [1/1] (0.00ns)   --->   "%p_data_addr_13 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln40_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 613 'getelementptr' 'p_data_addr_13' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 614 [1/1] (2.66ns)   --->   "store i32 %zext_ln40, i32* %p_data_addr_13, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 614 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_70 : Operation 615 [1/1] (1.32ns)   --->   "%add_ln41 = add i4 %trunc_ln34_1, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 615 'add' 'add_ln41' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 21> <Delay = 2.66>
ST_71 : Operation 616 [2/2] (2.66ns)   --->   "%p_data_load_14 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 616 'load' 'p_data_load_14' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 72 <SV = 22> <Delay = 5.32>
ST_72 : Operation 617 [1/2] (2.66ns)   --->   "%p_data_load_14 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 617 'load' 'p_data_load_14' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_72 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %p_data_load_14, i32 7, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 618 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i25 %trunc_ln2 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 619 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i4 %add_ln41 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 620 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 621 [1/1] (0.00ns)   --->   "%p_data_addr_14 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln41" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 621 'getelementptr' 'p_data_addr_14' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 622 [1/1] (2.66ns)   --->   "store i32 %sext_ln41, i32* %p_data_addr_14, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 622 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_72 : Operation 623 [1/1] (0.00ns)   --->   "br label %.preheader64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:33]   --->   Operation 623 'br' <Predicate = true> <Delay = 0.00>

State 73 <SV = 8> <Delay = 3.41>
ST_73 : Operation 624 [1/2] (1.42ns)   --->   "%s_image_linesize_loa = load i32* %s_image_linesize_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:43]   --->   Operation 624 'load' 's_image_linesize_loa' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_73 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i32 %s_image_linesize_loa to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:43]   --->   Operation 625 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 626 [1/1] (1.98ns)   --->   "%add_ln43 = add i64 %sext_ln43, %pd_0_rec" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:43]   --->   Operation 626 'add' 'add_ln43' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 627 [1/1] (0.00ns)   --->   "br label %.preheader65" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 627 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_bits_per_pixel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_color_type]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_image_linesize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_bits_per_pixel_add   (getelementptr    ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
s_image_linesize_add   (getelementptr    ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
s_width_addr           (getelementptr    ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
s_height_addr          (getelementptr    ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
s_color_type_addr      (getelementptr    ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln0      (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
s_bits_per_pixel_loa   (load             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln25              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln25                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
s_color_type_load      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln25_1            (icmp             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln25                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln45              (icmp             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln45                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln73              (icmp             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln73                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln76                (br               ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln48                (br               ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln28                (br               ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
j5_0                   (phi              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000]
pd6_0_rec              (phi              ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
s_height_load_2        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln76              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
j_1                    (add              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln76                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
pd3_0_rec              (phi              ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
j2_0                   (phi              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000]
s_height_load_1        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln48              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
j_2                    (add              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln48                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
pd_0_rec               (phi              ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
j_0                    (phi              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000]
s_height_load          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln28              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
j                      (add              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln28                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln94               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
s_width_load_2         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln77             (trunc            ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
tmp_6                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln77               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln77_1            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln77              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln77_1             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln77_2            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln77_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
i_2                    (select           ) [ 00000001111111111100000000000000000000000000000000000000000000000000000000]
s_color_type_load_2    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln78              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln78                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln85                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln79                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln85             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln76_1           (trunc            ) [ 00001110111111111111111111111111111111111111111111111111111111111111111111]
add_ln85               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln85              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_21         (getelementptr    ) [ 00001110111111111111111111111111111111111111111111111111111111111111111111]
p_data_load_6          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln85              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln5                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln85_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln85_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln85_1             (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln85_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln85_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_22         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln85             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln85                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln86                (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
i4_1_in                (phi              ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000]
trunc_ln86             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
i_5                    (add              ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln86              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln86                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln87_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln76_3           (trunc            ) [ 00000000001000000000000000000000000000000000000000000000000000000000000000]
add_ln87               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln87              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_30         (getelementptr    ) [ 00000000001110000000000000000000000000000000000000000000000000000000000000]
trunc_ln87_2           (trunc            ) [ 00000000001000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
i4_0_in                (phi              ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000]
trunc_ln80             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
i_4                    (add              ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln80              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln80                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln81_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln76_2           (trunc            ) [ 00000000000000010000000000000000000000000000000000000000000000000000000000]
add_ln81               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln81              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_27         (getelementptr    ) [ 00000000000000011100000000000000000000000000000000000000000000000000000000]
trunc_ln81_2           (trunc            ) [ 00000000000000010000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_load_19         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln87             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln87_1              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln87_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln87_1           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln87                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln87_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln87_2            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_31         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln87             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln88               (add              ) [ 00000000000110000000000000000000000000000000000000000000000000000000000000]
p_data_load_20         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln6              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln88              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln8                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln88_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln88              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_32         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln88             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln86                (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln79             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln76             (trunc            ) [ 00001111111110111111111111111111111111111111111111111111111111111111111111]
add_ln79               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln79              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_19         (getelementptr    ) [ 00001111111110111111111111111111111111111111111111111111111111111111111111]
p_data_load_5          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln               (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln79              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln79_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln4                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln79_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln79_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_20         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln79             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln79                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln80                (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
p_data_load_17         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln81             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln81_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln81_1           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln81                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln81_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln81_2            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_28         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln81             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln82               (add              ) [ 00000000000000001100000000000000000000000000000000000000000000000000000000]
p_data_load_18         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln82              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln82              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_29         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln82             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln80                (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
s_image_linesize_loa_2 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln91              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln91               (add              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln76                (br               ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
s_width_load_1         (load             ) [ 00000000000000000000011000000000000001100000000000000000000000000000000000]
trunc_ln49             (trunc            ) [ 00000000000000000000011110000000000001111000000000000000000000000000000000]
tmp_5                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln49               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln49              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln49_1             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln49_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                    (select           ) [ 00000000000000000000011110000000000001111000000000000000000000000000000000]
sext_ln49              (sext             ) [ 00000000000000000000011111111111111111111111111111100000000000000000000000]
s_color_type_load_1    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln50              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln51              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln50                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln61                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln51                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln61             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln48_1           (trunc            ) [ 00001111111111111111101111111111111111111111111111111111111111111111111111]
add_ln61               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln61              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_3          (getelementptr    ) [ 00001111111111111111101111111111111111111111111111111111111111111111111111]
p_data_load_1          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln61_2           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln61_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln61               (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln61_2            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln61_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln1                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln61                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln61_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln61_3            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_4          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln61             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln61                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                  (bitselect        ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln62                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln62             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln48_3           (trunc            ) [ 00001111111111111111111011111111111111111111111111111111111111111111111111]
add_ln62               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_17         (getelementptr    ) [ 00001111111111111111111011111111111111111111111111111111111111111111111111]
p_data_load_4          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln62_2           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln62               (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62_2            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln62_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln3                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln62                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln62_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62_3            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_18         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln62             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln62                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln63              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln63                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln63             (trunc            ) [ 00000000000000000000000001000000000000000000000000000000000000000000000000]
trunc_ln63_1           (trunc            ) [ 00000000000000000000000001000000000000000000000000000000000000000000000000]
trunc_ln48_5           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln63               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln63              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_25         (getelementptr    ) [ 00000000000000000000000000100000000000000000000000000000000000000000000000]
shl_ln7                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln63_1             (add              ) [ 00001111111111111111111110111111111111111111111111111111111111111111111111]
p_data_load_16         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln63              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln63               (mul              ) [ 00001111111111111111111110011111111111111111111111111111111111111111111111]
zext_ln63_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_26         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln63             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln63                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln64                (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
i1_1_in                (phi              ) [ 00000000000000000000000000001000000000000000000000000000000000000000000000]
trunc_ln64             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
i_7                    (add              ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln64              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln64                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln65_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln48_7           (trunc            ) [ 00000000000000000000000000000111110000000000000000000000000000000000000000]
add_ln65               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln65              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_38         (getelementptr    ) [ 00000000000000000000000000000111111100000000000000000000000000000000000000]
trunc_ln65_2           (trunc            ) [ 00000000000000000000000000000100000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_load_25         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln65             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln65_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln65               (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln65_2            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln65_1           (bitconcatenate   ) [ 00000000000000000000000000000011110000000000000000000000000000000000000000]
or_ln65                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln65_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln65_3            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_39         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln65             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_load_26         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln66_1           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln66              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln66               (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln66_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln66                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln66               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln66_2            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_40         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln66             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_load_27         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln67_1           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln67              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln67               (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln67_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln67                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln67               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln67_2            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_41         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln67             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln68               (add              ) [ 00000000000000000000000000000000001110000000000000000000000000000000000000]
p_data_load_28         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln8              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln68              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln68               (mul              ) [ 00000000000000000000000000000000000010000000000000000000000000000000000000]
zext_ln68              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_42         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln68             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln64                (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln51             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln48             (trunc            ) [ 00001111111111111111111111111111111110111111111111111111111111111111111111]
add_ln51               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln51              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_1          (getelementptr    ) [ 00001111111111111111111111111111111110111111111111111111111111111111111111]
p_data_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln51_2           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln51_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln51_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln51                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln51_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln51_2            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_2          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln51             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln51                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                  (bitselect        ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln52                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln52             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln48_2           (trunc            ) [ 00001111111111111111111111111111111111101111111111111111111111111111111111]
add_ln52               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln52              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_15         (getelementptr    ) [ 00001111111111111111111111111111111111101111111111111111111111111111111111]
p_data_load_3          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln52_2           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln52_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln52_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln2                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln52                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln52_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln52_2            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_16         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln52             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln52                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln53              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln53                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln53             (trunc            ) [ 00000000000000000000000000000000000000000100000000000000000000000000000000]
trunc_ln53_1           (trunc            ) [ 00000000000000000000000000000000000000000100000000000000000000000000000000]
trunc_ln48_4           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln53               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_23         (getelementptr    ) [ 00001111111111111111111111111111111111111011111111111111111111111111111111]
shl_ln6                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln53_1             (add              ) [ 00001111111111111111111111111111111111111011111111111111111111111111111111]
p_data_load_15         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln53              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_24         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln53             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln53                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln54                (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
i1_0_in                (phi              ) [ 00000000000000000000000000000000000000000001000000000000000000000000000000]
trunc_ln54             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
i_6                    (add              ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln54              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln54                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln55_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln48_6           (trunc            ) [ 00000000000000000000000000000000000000000000111110000000000000000000000000]
add_ln55               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln55              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_33         (getelementptr    ) [ 00000000000000000000000000000000000000000000111111100000000000000000000000]
trunc_ln55_2           (trunc            ) [ 00000000000000000000000000000000000000000000100000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_load_21         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln55             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln55_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln55_1           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000011110000000000000000000000000]
or_ln55                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln55_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln55_2            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_34         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln55             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_load_22         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln56_1           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln56              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln56                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln56               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln56_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_35         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln56             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_load_23         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln57_1           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln57              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln57                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln57               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln57_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_36         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln57             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln58               (add              ) [ 00000000000000000000000000000000000000000000000001100000000000000000000000]
p_data_load_24         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln7              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln58              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln58              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_37         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln58             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln54                (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
s_image_linesize_loa_1 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln71              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln71               (add              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln48                (br               ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
s_width_load           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln29               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln29              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln29_1             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln29_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
i                      (select           ) [ 00000000000000000000000000000000000000000000000000000011100000000000000000]
sext_ln29              (sext             ) [ 00000000000000000000000000000000000000000000000000000011111111111111111110]
trunc_ln32             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln28_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000000011111111111111111110]
add_ln32               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln32              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000011100000000000000000]
br_ln30                (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
k_0                    (phi              ) [ 00000000000000000000000000000000000000000000000000000011100000000000000000]
zext_ln30              (zext             ) [ 00000000000000000000000000000000000000000000000000000001100000000000000000]
icmp_ln30              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
empty                  (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln30                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln33                (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
s_width_load_3         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln31             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln31              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln31                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln32_2           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000100000000000000000]
p_data_load_2          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln32               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln32_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
ashr_ln32              (ashr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln32_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln32_2            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln32_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln32_1_cast       (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln32_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln32_3            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_5          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln32             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln32                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
k                      (add              ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln30                (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
i_0_in                 (phi              ) [ 00000000000000000000000000000000000000000000000000000000010000000000000000]
trunc_ln33             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
i_3                    (add              ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln33              (icmp             ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln33                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln34_2             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln34               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln34              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_6          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000001111111111111110]
trunc_ln34_2           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000001000000000000000]
p_data_load_7          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln34_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34_1           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000111111111111000]
or_ln34                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln34_1             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln34_2            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_7          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln34             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_load_8          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln35              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln35                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln35               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln35_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_8          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln35             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_load_9          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                 (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln36              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln36                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln36_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_9          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln36             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_load_10         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11                 (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln37              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln37                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln37               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln37_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_10         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln37             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_load_11         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                 (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln38              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln38                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln38               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln38_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_11         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln38             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_load_12         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                 (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln39              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln39                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln39               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln39_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_12         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln39             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_load_13         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                 (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln40              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln40                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln40               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln40_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_13         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln40             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln41               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000110]
p_data_load_14         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln41              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln41              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_data_addr_14         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln41             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln33                (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111]
s_image_linesize_loa   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln43              (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln43               (add              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
br_ln28                (br               ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_bits_per_pixel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_bits_per_pixel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_color_type">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_color_type"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_height"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_width"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_image_linesize">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_image_linesize"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="handle_small_bpp_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="s_bits_per_pixel_add_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_bits_per_pixel_add/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_bits_per_pixel_loa/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="s_image_linesize_add_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_image_linesize_add/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="s_width_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_width_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="s_height_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_height_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="s_color_type_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_color_type_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_color_type_load/2 s_color_type_load_2/5 s_color_type_load_1/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="2"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_height_load_2/4 s_height_load_1/19 s_height_load/52 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="3"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_width_load_2/5 s_width_load_1/5 s_width_load/5 s_width_load_3/54 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_data_addr_21_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_21/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_data_load_6/7 store_ln85/8 p_data_load_19/9 p_data_load_17/9 store_ln87/10 p_data_load_20/11 store_ln88/12 p_data_load_5/13 store_ln79/14 store_ln81/15 p_data_load_18/16 store_ln82/17 p_data_load_1/21 store_ln61/22 p_data_load_4/23 store_ln62/24 p_data_load_16/25 store_ln63/27 p_data_load_25/28 store_ln65/29 p_data_load_26/30 store_ln66/31 p_data_load_27/32 store_ln67/33 p_data_load_28/34 store_ln68/36 p_data_load/37 store_ln51/38 p_data_load_3/39 store_ln52/40 p_data_load_15/41 store_ln53/42 p_data_load_21/43 store_ln55/44 p_data_load_22/45 store_ln56/46 p_data_load_23/47 store_ln57/48 p_data_load_24/49 store_ln58/50 p_data_load_2/55 store_ln32/56 p_data_load_7/57 store_ln34/58 p_data_load_8/59 store_ln35/60 p_data_load_9/61 store_ln36/62 p_data_load_10/63 store_ln37/64 p_data_load_11/65 store_ln38/66 p_data_load_12/67 store_ln39/68 p_data_load_13/69 store_ln40/70 p_data_load_14/71 store_ln41/72 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_data_addr_22_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_22/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_data_addr_30_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_30/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_data_addr_27_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_27/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="6"/>
<pin id="209" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_image_linesize_loa_2/9 s_image_linesize_loa_1/28 s_image_linesize_loa/57 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_data_addr_31_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_31/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_data_addr_32_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_32/12 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_data_addr_19_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_19/13 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_data_addr_20_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_20/14 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_data_addr_28_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_28/15 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_data_addr_29_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_29/17 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_data_addr_3_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_3/21 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_data_addr_4_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_4/22 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_data_addr_17_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_17/23 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_data_addr_18_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_18/24 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_data_addr_25_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="4" slack="0"/>
<pin id="296" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_25/25 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_data_addr_26_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="4" slack="0"/>
<pin id="304" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_26/27 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_data_addr_38_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_38/28 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_data_addr_39_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_39/29 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_data_addr_40_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_40/31 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_data_addr_41_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="4" slack="0"/>
<pin id="336" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_41/33 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_data_addr_42_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_42/36 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_data_addr_1_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_1/37 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_data_addr_2_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="4" slack="0"/>
<pin id="360" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_2/38 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_data_addr_15_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_15/39 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_data_addr_16_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="4" slack="0"/>
<pin id="376" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_16/40 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_data_addr_23_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_23/41 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_data_addr_24_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="4" slack="0"/>
<pin id="392" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_24/42 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_data_addr_33_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="4" slack="0"/>
<pin id="400" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_33/43 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_data_addr_34_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="4" slack="0"/>
<pin id="408" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_34/44 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_data_addr_35_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="4" slack="0"/>
<pin id="416" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_35/46 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_data_addr_36_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="4" slack="0"/>
<pin id="424" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_36/48 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_data_addr_37_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_37/50 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_data_addr_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="4" slack="0"/>
<pin id="440" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr/53 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_data_addr_5_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="4" slack="0"/>
<pin id="447" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_5/56 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_data_addr_6_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="4" slack="0"/>
<pin id="455" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_6/57 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_data_addr_7_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_7/58 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_data_addr_8_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="4" slack="0"/>
<pin id="471" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_8/60 "/>
</bind>
</comp>

<comp id="475" class="1004" name="p_data_addr_9_gep_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="4" slack="0"/>
<pin id="479" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_9/62 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_data_addr_10_gep_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="4" slack="0"/>
<pin id="487" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_10/64 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_data_addr_11_gep_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="4" slack="0"/>
<pin id="495" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_11/66 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_data_addr_12_gep_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="4" slack="0"/>
<pin id="503" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_12/68 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_data_addr_13_gep_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="4" slack="0"/>
<pin id="511" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_13/70 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_data_addr_14_gep_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="0" index="2" bw="4" slack="0"/>
<pin id="519" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_data_addr_14/72 "/>
</bind>
</comp>

<comp id="523" class="1005" name="j5_0_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="2"/>
<pin id="525" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="j5_0 (phireg) "/>
</bind>
</comp>

<comp id="527" class="1004" name="j5_0_phi_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="530" dir="0" index="2" bw="1" slack="2"/>
<pin id="531" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j5_0/5 "/>
</bind>
</comp>

<comp id="534" class="1005" name="pd6_0_rec_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="2"/>
<pin id="536" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="pd6_0_rec (phireg) "/>
</bind>
</comp>

<comp id="538" class="1004" name="pd6_0_rec_phi_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="1"/>
<pin id="540" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="1" slack="2"/>
<pin id="542" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pd6_0_rec/5 "/>
</bind>
</comp>

<comp id="546" class="1005" name="pd3_0_rec_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="2"/>
<pin id="548" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="pd3_0_rec (phireg) "/>
</bind>
</comp>

<comp id="550" class="1004" name="pd3_0_rec_phi_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="1"/>
<pin id="552" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="553" dir="0" index="2" bw="1" slack="2"/>
<pin id="554" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="555" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pd3_0_rec/5 "/>
</bind>
</comp>

<comp id="558" class="1005" name="j2_0_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="2"/>
<pin id="560" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="j2_0_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="1" slack="2"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/5 "/>
</bind>
</comp>

<comp id="569" class="1005" name="pd_0_rec_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="1"/>
<pin id="571" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pd_0_rec (phireg) "/>
</bind>
</comp>

<comp id="573" class="1004" name="pd_0_rec_phi_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="1"/>
<pin id="575" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="2" bw="1" slack="2"/>
<pin id="577" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pd_0_rec/5 "/>
</bind>
</comp>

<comp id="581" class="1005" name="j_0_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="2"/>
<pin id="583" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="585" class="1004" name="j_0_phi_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="1" slack="2"/>
<pin id="589" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="590" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/5 "/>
</bind>
</comp>

<comp id="592" class="1005" name="i4_1_in_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="594" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i4_1_in (phireg) "/>
</bind>
</comp>

<comp id="595" class="1004" name="i4_1_in_phi_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="3"/>
<pin id="597" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="32" slack="0"/>
<pin id="599" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="600" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_1_in/9 "/>
</bind>
</comp>

<comp id="601" class="1005" name="i4_0_in_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="603" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i4_0_in (phireg) "/>
</bind>
</comp>

<comp id="604" class="1004" name="i4_0_in_phi_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="3"/>
<pin id="606" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="32" slack="0"/>
<pin id="608" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="609" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0_in/9 "/>
</bind>
</comp>

<comp id="610" class="1005" name="i1_1_in_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="612" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i1_1_in (phireg) "/>
</bind>
</comp>

<comp id="613" class="1004" name="i1_1_in_phi_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="31" slack="8"/>
<pin id="615" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="32" slack="0"/>
<pin id="617" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="618" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_1_in/28 "/>
</bind>
</comp>

<comp id="619" class="1005" name="i1_0_in_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="621" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i1_0_in (phireg) "/>
</bind>
</comp>

<comp id="622" class="1004" name="i1_0_in_phi_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="31" slack="7"/>
<pin id="624" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="625" dir="0" index="2" bw="32" slack="0"/>
<pin id="626" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_in/43 "/>
</bind>
</comp>

<comp id="628" class="1005" name="k_0_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="1"/>
<pin id="630" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="632" class="1004" name="k_0_phi_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="635" dir="0" index="2" bw="3" slack="1"/>
<pin id="636" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="637" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/54 "/>
</bind>
</comp>

<comp id="640" class="1005" name="i_0_in_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="642" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0_in (phireg) "/>
</bind>
</comp>

<comp id="643" class="1004" name="i_0_in_phi_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="646" dir="0" index="2" bw="30" slack="2"/>
<pin id="647" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="648" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_in/57 "/>
</bind>
</comp>

<comp id="649" class="1004" name="grp_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_1/3 icmp_ln78/6 icmp_ln50/20 "/>
</bind>
</comp>

<comp id="655" class="1004" name="grp_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="0" index="2" bw="6" slack="0"/>
<pin id="659" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/6 tmp_5/20 tmp/53 "/>
</bind>
</comp>

<comp id="663" class="1004" name="grp_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="0"/>
<pin id="666" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln77/6 sub_ln49/20 sub_ln29/53 "/>
</bind>
</comp>

<comp id="669" class="1004" name="grp_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="28" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="4" slack="0"/>
<pin id="673" dir="0" index="3" bw="6" slack="0"/>
<pin id="674" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/8 trunc_ln6/12 trunc_ln/14 trunc_ln5/17 "/>
</bind>
</comp>

<comp id="679" class="1004" name="grp_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="0" index="2" bw="3" slack="0"/>
<pin id="683" dir="0" index="3" bw="3" slack="0"/>
<pin id="684" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln61_2/22 trunc_ln66_1/31 trunc_ln51_2/38 trunc_ln56_1/46 "/>
</bind>
</comp>

<comp id="689" class="1004" name="grp_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="2"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/22 tmp_7/38 "/>
</bind>
</comp>

<comp id="696" class="1004" name="grp_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="0" index="2" bw="4" slack="0"/>
<pin id="700" dir="0" index="3" bw="4" slack="0"/>
<pin id="701" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln62_2/24 trunc_ln67_1/33 trunc_ln52_2/40 trunc_ln57_1/48 "/>
</bind>
</comp>

<comp id="706" class="1004" name="grp_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="4"/>
<pin id="708" dir="0" index="1" bw="2" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/24 icmp_ln53/40 "/>
</bind>
</comp>

<comp id="711" class="1004" name="grp_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="26" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="0"/>
<pin id="714" dir="0" index="2" bw="4" slack="0"/>
<pin id="715" dir="0" index="3" bw="6" slack="0"/>
<pin id="716" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/26 trunc_ln8/35 trunc_ln3/42 trunc_ln7/50 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln25_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="icmp_ln45_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln73_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="0" index="1" bw="32" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="icmp_ln76_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="j_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="icmp_ln48_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="j_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="icmp_ln28_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="j_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="trunc_ln77_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="lshr_ln77_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="31" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="0" index="2" bw="1" slack="0"/>
<pin id="781" dir="0" index="3" bw="6" slack="0"/>
<pin id="782" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln77_1/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln77_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="31" slack="0"/>
<pin id="789" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sub_ln77_1_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="31" slack="0"/>
<pin id="794" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln77_1/6 "/>
</bind>
</comp>

<comp id="797" class="1004" name="lshr_ln77_2_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="31" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="0" index="2" bw="1" slack="0"/>
<pin id="801" dir="0" index="3" bw="6" slack="0"/>
<pin id="802" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln77_2/6 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln77_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="31" slack="0"/>
<pin id="809" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="i_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="0" index="2" bw="32" slack="0"/>
<pin id="815" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="819" class="1004" name="trunc_ln85_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/7 "/>
</bind>
</comp>

<comp id="822" class="1004" name="trunc_ln76_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="64" slack="2"/>
<pin id="824" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_1/7 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln85_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="4" slack="0"/>
<pin id="828" dir="0" index="1" bw="4" slack="0"/>
<pin id="829" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/7 "/>
</bind>
</comp>

<comp id="832" class="1004" name="zext_ln85_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="4" slack="0"/>
<pin id="834" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/7 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln85_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="28" slack="0"/>
<pin id="839" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85/8 "/>
</bind>
</comp>

<comp id="841" class="1004" name="shl_ln5_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="0"/>
<pin id="843" dir="0" index="1" bw="28" slack="0"/>
<pin id="844" dir="0" index="2" bw="1" slack="0"/>
<pin id="845" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/8 "/>
</bind>
</comp>

<comp id="849" class="1004" name="add_ln85_2_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="28" slack="0"/>
<pin id="851" dir="0" index="1" bw="32" slack="0"/>
<pin id="852" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_2/8 "/>
</bind>
</comp>

<comp id="856" class="1004" name="trunc_ln85_1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="2"/>
<pin id="858" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_1/8 "/>
</bind>
</comp>

<comp id="859" class="1004" name="shl_ln85_1_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="4" slack="0"/>
<pin id="861" dir="0" index="1" bw="3" slack="0"/>
<pin id="862" dir="0" index="2" bw="1" slack="0"/>
<pin id="863" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln85_1/8 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln85_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="4" slack="0"/>
<pin id="869" dir="0" index="1" bw="4" slack="1"/>
<pin id="870" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/8 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln85_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="4" slack="0"/>
<pin id="874" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/8 "/>
</bind>
</comp>

<comp id="877" class="1004" name="trunc_ln86_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="0"/>
<pin id="879" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/9 "/>
</bind>
</comp>

<comp id="881" class="1004" name="i_5_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/9 "/>
</bind>
</comp>

<comp id="887" class="1004" name="icmp_ln86_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/9 "/>
</bind>
</comp>

<comp id="893" class="1004" name="add_ln87_2_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="4" slack="0"/>
<pin id="896" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_2/9 "/>
</bind>
</comp>

<comp id="899" class="1004" name="trunc_ln76_3_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="64" slack="4"/>
<pin id="901" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_3/9 "/>
</bind>
</comp>

<comp id="903" class="1004" name="add_ln87_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="4" slack="0"/>
<pin id="905" dir="0" index="1" bw="4" slack="0"/>
<pin id="906" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/9 "/>
</bind>
</comp>

<comp id="909" class="1004" name="zext_ln87_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="4" slack="0"/>
<pin id="911" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/9 "/>
</bind>
</comp>

<comp id="914" class="1004" name="trunc_ln87_2_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="0"/>
<pin id="916" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87_2/9 "/>
</bind>
</comp>

<comp id="918" class="1004" name="trunc_ln80_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/9 "/>
</bind>
</comp>

<comp id="922" class="1004" name="i_4_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="32" slack="0"/>
<pin id="925" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/9 "/>
</bind>
</comp>

<comp id="928" class="1004" name="icmp_ln80_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="0"/>
<pin id="930" dir="0" index="1" bw="32" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/9 "/>
</bind>
</comp>

<comp id="934" class="1004" name="add_ln81_2_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="0" index="1" bw="4" slack="0"/>
<pin id="937" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81_2/9 "/>
</bind>
</comp>

<comp id="940" class="1004" name="trunc_ln76_2_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="64" slack="4"/>
<pin id="942" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_2/9 "/>
</bind>
</comp>

<comp id="944" class="1004" name="add_ln81_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="4" slack="0"/>
<pin id="946" dir="0" index="1" bw="4" slack="0"/>
<pin id="947" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/9 "/>
</bind>
</comp>

<comp id="950" class="1004" name="zext_ln81_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="4" slack="0"/>
<pin id="952" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/9 "/>
</bind>
</comp>

<comp id="955" class="1004" name="trunc_ln81_2_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="0"/>
<pin id="957" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81_2/9 "/>
</bind>
</comp>

<comp id="959" class="1004" name="trunc_ln87_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/10 "/>
</bind>
</comp>

<comp id="963" class="1004" name="or_ln87_1_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="0"/>
<pin id="965" dir="0" index="1" bw="4" slack="0"/>
<pin id="966" dir="0" index="2" bw="4" slack="0"/>
<pin id="967" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln87_1/10 "/>
</bind>
</comp>

<comp id="971" class="1004" name="zext_ln87_1_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_1/10 "/>
</bind>
</comp>

<comp id="976" class="1004" name="trunc_ln87_1_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="4" slack="0"/>
<pin id="978" dir="0" index="1" bw="3" slack="1"/>
<pin id="979" dir="0" index="2" bw="1" slack="0"/>
<pin id="980" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln87_1/10 "/>
</bind>
</comp>

<comp id="983" class="1004" name="or_ln87_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="4" slack="0"/>
<pin id="985" dir="0" index="1" bw="4" slack="0"/>
<pin id="986" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln87/10 "/>
</bind>
</comp>

<comp id="989" class="1004" name="add_ln87_1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="4" slack="0"/>
<pin id="991" dir="0" index="1" bw="4" slack="1"/>
<pin id="992" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/10 "/>
</bind>
</comp>

<comp id="994" class="1004" name="zext_ln87_2_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="4" slack="0"/>
<pin id="996" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87_2/10 "/>
</bind>
</comp>

<comp id="999" class="1004" name="add_ln88_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="4" slack="0"/>
<pin id="1001" dir="0" index="1" bw="4" slack="1"/>
<pin id="1002" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/10 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="sext_ln88_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="28" slack="0"/>
<pin id="1006" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln88/12 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="shl_ln8_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="0"/>
<pin id="1010" dir="0" index="1" bw="28" slack="0"/>
<pin id="1011" dir="0" index="2" bw="1" slack="0"/>
<pin id="1012" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8/12 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="add_ln88_1_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="28" slack="0"/>
<pin id="1018" dir="0" index="1" bw="32" slack="0"/>
<pin id="1019" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/12 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="zext_ln88_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="4" slack="2"/>
<pin id="1025" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/12 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="trunc_ln79_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="1"/>
<pin id="1029" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/13 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="trunc_ln76_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="64" slack="2"/>
<pin id="1032" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/13 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="add_ln79_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="4" slack="0"/>
<pin id="1036" dir="0" index="1" bw="4" slack="0"/>
<pin id="1037" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/13 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="zext_ln79_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="4" slack="0"/>
<pin id="1042" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/13 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="sext_ln79_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="28" slack="0"/>
<pin id="1047" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/14 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="trunc_ln79_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="2"/>
<pin id="1052" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_1/14 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="shl_ln4_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="4" slack="0"/>
<pin id="1055" dir="0" index="1" bw="3" slack="0"/>
<pin id="1056" dir="0" index="2" bw="1" slack="0"/>
<pin id="1057" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/14 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="add_ln79_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="4" slack="0"/>
<pin id="1063" dir="0" index="1" bw="4" slack="1"/>
<pin id="1064" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/14 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="zext_ln79_1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="4" slack="0"/>
<pin id="1068" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/14 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="trunc_ln81_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="0"/>
<pin id="1073" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81/15 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="zext_ln81_1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="4" slack="0"/>
<pin id="1077" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_1/15 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="trunc_ln81_1_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="4" slack="0"/>
<pin id="1082" dir="0" index="1" bw="3" slack="1"/>
<pin id="1083" dir="0" index="2" bw="1" slack="0"/>
<pin id="1084" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln81_1/15 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="or_ln81_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="4" slack="0"/>
<pin id="1089" dir="0" index="1" bw="4" slack="0"/>
<pin id="1090" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln81/15 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="add_ln81_1_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="4" slack="1"/>
<pin id="1095" dir="0" index="1" bw="4" slack="0"/>
<pin id="1096" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81_1/15 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="zext_ln81_2_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="4" slack="0"/>
<pin id="1100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_2/15 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="add_ln82_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="4" slack="1"/>
<pin id="1105" dir="0" index="1" bw="4" slack="0"/>
<pin id="1106" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/15 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="sext_ln82_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="28" slack="0"/>
<pin id="1110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/17 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="zext_ln82_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="4" slack="2"/>
<pin id="1115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/17 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="sext_ln91_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="0"/>
<pin id="1119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/18 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="add_ln91_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="0" index="1" bw="64" slack="5"/>
<pin id="1124" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/18 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="trunc_ln49_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="0"/>
<pin id="1129" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/20 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_3_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="30" slack="0"/>
<pin id="1133" dir="0" index="1" bw="32" slack="0"/>
<pin id="1134" dir="0" index="2" bw="3" slack="0"/>
<pin id="1135" dir="0" index="3" bw="6" slack="0"/>
<pin id="1136" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/20 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="zext_ln49_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="30" slack="0"/>
<pin id="1143" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/20 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="sub_ln49_1_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="0"/>
<pin id="1147" dir="0" index="1" bw="30" slack="0"/>
<pin id="1148" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_1/20 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="tmp_4_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="30" slack="0"/>
<pin id="1153" dir="0" index="1" bw="32" slack="0"/>
<pin id="1154" dir="0" index="2" bw="3" slack="0"/>
<pin id="1155" dir="0" index="3" bw="6" slack="0"/>
<pin id="1156" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/20 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="zext_ln49_1_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="30" slack="0"/>
<pin id="1163" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/20 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="i_1_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="0" index="1" bw="31" slack="0"/>
<pin id="1168" dir="0" index="2" bw="31" slack="0"/>
<pin id="1169" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1/20 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="sext_ln49_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="31" slack="0"/>
<pin id="1175" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/20 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="icmp_ln51_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="2" slack="0"/>
<pin id="1179" dir="0" index="1" bw="2" slack="0"/>
<pin id="1180" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/20 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="trunc_ln61_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="31" slack="1"/>
<pin id="1185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/21 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="trunc_ln48_1_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="64" slack="2"/>
<pin id="1188" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_1/21 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="add_ln61_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="4" slack="0"/>
<pin id="1192" dir="0" index="1" bw="4" slack="0"/>
<pin id="1193" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/21 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="zext_ln61_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="4" slack="0"/>
<pin id="1198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/21 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="zext_ln61_1_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="2" slack="0"/>
<pin id="1203" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/22 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="mul_ln61_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="8" slack="0"/>
<pin id="1207" dir="0" index="1" bw="2" slack="0"/>
<pin id="1208" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61/22 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="zext_ln61_2_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="10" slack="0"/>
<pin id="1213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/22 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="trunc_ln61_1_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="31" slack="2"/>
<pin id="1218" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61_1/22 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="shl_ln1_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="4" slack="0"/>
<pin id="1221" dir="0" index="1" bw="2" slack="0"/>
<pin id="1222" dir="0" index="2" bw="1" slack="0"/>
<pin id="1223" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/22 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="or_ln61_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="4" slack="0"/>
<pin id="1229" dir="0" index="1" bw="4" slack="0"/>
<pin id="1230" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/22 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="add_ln61_1_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="4" slack="1"/>
<pin id="1235" dir="0" index="1" bw="4" slack="0"/>
<pin id="1236" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/22 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="zext_ln61_3_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="4" slack="0"/>
<pin id="1240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_3/22 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="trunc_ln62_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="31" slack="3"/>
<pin id="1245" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/23 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="trunc_ln48_3_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="64" slack="4"/>
<pin id="1248" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_3/23 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="add_ln62_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="4" slack="0"/>
<pin id="1252" dir="0" index="1" bw="4" slack="0"/>
<pin id="1253" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/23 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="zext_ln62_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="4" slack="0"/>
<pin id="1258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/23 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="zext_ln62_1_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="2" slack="0"/>
<pin id="1263" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/24 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="mul_ln62_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="8" slack="0"/>
<pin id="1267" dir="0" index="1" bw="2" slack="0"/>
<pin id="1268" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62/24 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="zext_ln62_2_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="10" slack="0"/>
<pin id="1273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/24 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="trunc_ln62_1_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="31" slack="4"/>
<pin id="1278" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62_1/24 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="shl_ln3_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="4" slack="0"/>
<pin id="1281" dir="0" index="1" bw="2" slack="0"/>
<pin id="1282" dir="0" index="2" bw="1" slack="0"/>
<pin id="1283" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/24 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="or_ln62_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="4" slack="0"/>
<pin id="1289" dir="0" index="1" bw="4" slack="0"/>
<pin id="1290" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62/24 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="add_ln62_1_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="4" slack="1"/>
<pin id="1295" dir="0" index="1" bw="4" slack="0"/>
<pin id="1296" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/24 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="zext_ln62_3_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="4" slack="0"/>
<pin id="1300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_3/24 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="trunc_ln63_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="31" slack="4"/>
<pin id="1305" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/24 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="trunc_ln63_1_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="31" slack="4"/>
<pin id="1308" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63_1/24 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="trunc_ln48_5_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="64" slack="6"/>
<pin id="1311" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_5/25 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="add_ln63_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="4" slack="1"/>
<pin id="1315" dir="0" index="1" bw="4" slack="0"/>
<pin id="1316" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/25 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="zext_ln63_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="4" slack="0"/>
<pin id="1320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/25 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="shl_ln7_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="4" slack="0"/>
<pin id="1325" dir="0" index="1" bw="2" slack="1"/>
<pin id="1326" dir="0" index="2" bw="1" slack="0"/>
<pin id="1327" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln7/25 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="add_ln63_1_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="4" slack="0"/>
<pin id="1332" dir="0" index="1" bw="4" slack="0"/>
<pin id="1333" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/25 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="sext_ln63_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="26" slack="0"/>
<pin id="1338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/26 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="zext_ln63_1_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="4" slack="2"/>
<pin id="1342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/27 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="trunc_ln64_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="0"/>
<pin id="1346" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/28 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="i_7_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="0"/>
<pin id="1350" dir="0" index="1" bw="32" slack="0"/>
<pin id="1351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/28 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="icmp_ln64_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="0"/>
<pin id="1356" dir="0" index="1" bw="32" slack="0"/>
<pin id="1357" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/28 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="add_ln65_2_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="1" slack="0"/>
<pin id="1362" dir="0" index="1" bw="4" slack="0"/>
<pin id="1363" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_2/28 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="trunc_ln48_7_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="64" slack="9"/>
<pin id="1368" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_7/28 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="add_ln65_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="4" slack="0"/>
<pin id="1372" dir="0" index="1" bw="4" slack="0"/>
<pin id="1373" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/28 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="zext_ln65_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="4" slack="0"/>
<pin id="1378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/28 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="trunc_ln65_2_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="0"/>
<pin id="1383" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_2/28 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="trunc_ln65_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="0"/>
<pin id="1387" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/29 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="zext_ln65_1_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="2" slack="0"/>
<pin id="1391" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/29 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="mul_ln65_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="8" slack="0"/>
<pin id="1395" dir="0" index="1" bw="2" slack="0"/>
<pin id="1396" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln65/29 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="zext_ln65_2_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="10" slack="0"/>
<pin id="1401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_2/29 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="trunc_ln65_1_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="4" slack="0"/>
<pin id="1406" dir="0" index="1" bw="2" slack="1"/>
<pin id="1407" dir="0" index="2" bw="1" slack="0"/>
<pin id="1408" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln65_1/29 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="or_ln65_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="4" slack="0"/>
<pin id="1413" dir="0" index="1" bw="4" slack="0"/>
<pin id="1414" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65/29 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="add_ln65_1_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="4" slack="0"/>
<pin id="1419" dir="0" index="1" bw="4" slack="1"/>
<pin id="1420" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/29 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="zext_ln65_3_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="4" slack="0"/>
<pin id="1424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_3/29 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="zext_ln66_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="2" slack="0"/>
<pin id="1429" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/31 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="mul_ln66_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="8" slack="0"/>
<pin id="1433" dir="0" index="1" bw="2" slack="0"/>
<pin id="1434" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln66/31 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="zext_ln66_1_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="10" slack="0"/>
<pin id="1439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/31 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="or_ln66_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="4" slack="2"/>
<pin id="1444" dir="0" index="1" bw="4" slack="0"/>
<pin id="1445" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/31 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="add_ln66_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="4" slack="0"/>
<pin id="1449" dir="0" index="1" bw="4" slack="3"/>
<pin id="1450" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/31 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="zext_ln66_2_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="4" slack="0"/>
<pin id="1454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_2/31 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="zext_ln67_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="2" slack="0"/>
<pin id="1459" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/33 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="mul_ln67_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="8" slack="0"/>
<pin id="1463" dir="0" index="1" bw="2" slack="0"/>
<pin id="1464" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln67/33 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="zext_ln67_1_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="10" slack="0"/>
<pin id="1469" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_1/33 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="or_ln67_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="4" slack="4"/>
<pin id="1474" dir="0" index="1" bw="4" slack="0"/>
<pin id="1475" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67/33 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="add_ln67_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="4" slack="0"/>
<pin id="1479" dir="0" index="1" bw="4" slack="5"/>
<pin id="1480" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/33 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="zext_ln67_2_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="4" slack="0"/>
<pin id="1484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_2/33 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="add_ln68_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="4" slack="4"/>
<pin id="1489" dir="0" index="1" bw="4" slack="5"/>
<pin id="1490" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/33 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="sext_ln68_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="26" slack="0"/>
<pin id="1493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/35 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="zext_ln68_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="4" slack="3"/>
<pin id="1497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/36 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="trunc_ln51_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="31" slack="1"/>
<pin id="1501" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/37 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="trunc_ln48_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="64" slack="2"/>
<pin id="1504" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/37 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="add_ln51_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="4" slack="0"/>
<pin id="1508" dir="0" index="1" bw="4" slack="0"/>
<pin id="1509" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/37 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="zext_ln51_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="4" slack="0"/>
<pin id="1514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/37 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="zext_ln51_1_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="2" slack="0"/>
<pin id="1519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/38 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="trunc_ln51_1_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="31" slack="2"/>
<pin id="1524" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51_1/38 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="shl_ln_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="4" slack="0"/>
<pin id="1527" dir="0" index="1" bw="2" slack="0"/>
<pin id="1528" dir="0" index="2" bw="1" slack="0"/>
<pin id="1529" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/38 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="or_ln51_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="4" slack="0"/>
<pin id="1535" dir="0" index="1" bw="4" slack="0"/>
<pin id="1536" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/38 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="add_ln51_1_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="4" slack="1"/>
<pin id="1541" dir="0" index="1" bw="4" slack="0"/>
<pin id="1542" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/38 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="zext_ln51_2_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="4" slack="0"/>
<pin id="1546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/38 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="trunc_ln52_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="31" slack="3"/>
<pin id="1551" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/39 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="trunc_ln48_2_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="64" slack="4"/>
<pin id="1554" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_2/39 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="add_ln52_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="4" slack="0"/>
<pin id="1558" dir="0" index="1" bw="4" slack="0"/>
<pin id="1559" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/39 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="zext_ln52_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="4" slack="0"/>
<pin id="1564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/39 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="zext_ln52_1_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="2" slack="0"/>
<pin id="1569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/40 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="trunc_ln52_1_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="31" slack="4"/>
<pin id="1574" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52_1/40 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="shl_ln2_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="4" slack="0"/>
<pin id="1577" dir="0" index="1" bw="2" slack="0"/>
<pin id="1578" dir="0" index="2" bw="1" slack="0"/>
<pin id="1579" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/40 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="or_ln52_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="4" slack="0"/>
<pin id="1585" dir="0" index="1" bw="4" slack="0"/>
<pin id="1586" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/40 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="add_ln52_1_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="4" slack="1"/>
<pin id="1591" dir="0" index="1" bw="4" slack="0"/>
<pin id="1592" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/40 "/>
</bind>
</comp>

<comp id="1594" class="1004" name="zext_ln52_2_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="4" slack="0"/>
<pin id="1596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_2/40 "/>
</bind>
</comp>

<comp id="1599" class="1004" name="trunc_ln53_fu_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="31" slack="4"/>
<pin id="1601" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/40 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="trunc_ln53_1_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="31" slack="4"/>
<pin id="1604" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53_1/40 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="trunc_ln48_4_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="64" slack="6"/>
<pin id="1607" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_4/41 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="add_ln53_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="4" slack="1"/>
<pin id="1611" dir="0" index="1" bw="4" slack="0"/>
<pin id="1612" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/41 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="zext_ln53_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="4" slack="0"/>
<pin id="1616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/41 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="shl_ln6_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="4" slack="0"/>
<pin id="1621" dir="0" index="1" bw="2" slack="1"/>
<pin id="1622" dir="0" index="2" bw="1" slack="0"/>
<pin id="1623" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/41 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="add_ln53_1_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="4" slack="0"/>
<pin id="1628" dir="0" index="1" bw="4" slack="0"/>
<pin id="1629" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/41 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="sext_ln53_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="26" slack="0"/>
<pin id="1634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/42 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="zext_ln53_1_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="4" slack="1"/>
<pin id="1639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/42 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="trunc_ln54_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="32" slack="0"/>
<pin id="1643" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/43 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="i_6_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="1" slack="0"/>
<pin id="1647" dir="0" index="1" bw="32" slack="0"/>
<pin id="1648" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/43 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="icmp_ln54_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="32" slack="0"/>
<pin id="1653" dir="0" index="1" bw="32" slack="0"/>
<pin id="1654" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/43 "/>
</bind>
</comp>

<comp id="1657" class="1004" name="add_ln55_2_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="0"/>
<pin id="1659" dir="0" index="1" bw="4" slack="0"/>
<pin id="1660" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_2/43 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="trunc_ln48_6_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="64" slack="8"/>
<pin id="1665" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_6/43 "/>
</bind>
</comp>

<comp id="1667" class="1004" name="add_ln55_fu_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="4" slack="0"/>
<pin id="1669" dir="0" index="1" bw="4" slack="0"/>
<pin id="1670" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/43 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="zext_ln55_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="4" slack="0"/>
<pin id="1675" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/43 "/>
</bind>
</comp>

<comp id="1678" class="1004" name="trunc_ln55_2_fu_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="32" slack="0"/>
<pin id="1680" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55_2/43 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="trunc_ln55_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="32" slack="0"/>
<pin id="1684" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/44 "/>
</bind>
</comp>

<comp id="1686" class="1004" name="zext_ln55_1_fu_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="2" slack="0"/>
<pin id="1688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/44 "/>
</bind>
</comp>

<comp id="1691" class="1004" name="trunc_ln55_1_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="4" slack="0"/>
<pin id="1693" dir="0" index="1" bw="2" slack="1"/>
<pin id="1694" dir="0" index="2" bw="1" slack="0"/>
<pin id="1695" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln55_1/44 "/>
</bind>
</comp>

<comp id="1698" class="1004" name="or_ln55_fu_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="4" slack="0"/>
<pin id="1700" dir="0" index="1" bw="4" slack="0"/>
<pin id="1701" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/44 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="add_ln55_1_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="4" slack="0"/>
<pin id="1706" dir="0" index="1" bw="4" slack="1"/>
<pin id="1707" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/44 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="zext_ln55_2_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="4" slack="0"/>
<pin id="1711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_2/44 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="zext_ln56_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="2" slack="0"/>
<pin id="1716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/46 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="or_ln56_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="4" slack="2"/>
<pin id="1721" dir="0" index="1" bw="4" slack="0"/>
<pin id="1722" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/46 "/>
</bind>
</comp>

<comp id="1724" class="1004" name="add_ln56_fu_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="4" slack="0"/>
<pin id="1726" dir="0" index="1" bw="4" slack="3"/>
<pin id="1727" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/46 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="zext_ln56_1_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="4" slack="0"/>
<pin id="1731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/46 "/>
</bind>
</comp>

<comp id="1734" class="1004" name="zext_ln57_fu_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="2" slack="0"/>
<pin id="1736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/48 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="or_ln57_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="4" slack="4"/>
<pin id="1741" dir="0" index="1" bw="4" slack="0"/>
<pin id="1742" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/48 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="add_ln57_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="4" slack="0"/>
<pin id="1746" dir="0" index="1" bw="4" slack="5"/>
<pin id="1747" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/48 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="zext_ln57_1_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="4" slack="0"/>
<pin id="1751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/48 "/>
</bind>
</comp>

<comp id="1754" class="1004" name="add_ln58_fu_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="4" slack="4"/>
<pin id="1756" dir="0" index="1" bw="4" slack="5"/>
<pin id="1757" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/48 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="sext_ln58_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="26" slack="0"/>
<pin id="1760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/50 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="zext_ln58_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="4" slack="2"/>
<pin id="1765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/50 "/>
</bind>
</comp>

<comp id="1767" class="1004" name="sext_ln71_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="32" slack="0"/>
<pin id="1769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln71/51 "/>
</bind>
</comp>

<comp id="1771" class="1004" name="add_ln71_fu_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="32" slack="0"/>
<pin id="1773" dir="0" index="1" bw="64" slack="10"/>
<pin id="1774" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/51 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="tmp_1_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="29" slack="0"/>
<pin id="1779" dir="0" index="1" bw="32" slack="0"/>
<pin id="1780" dir="0" index="2" bw="3" slack="0"/>
<pin id="1781" dir="0" index="3" bw="6" slack="0"/>
<pin id="1782" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/53 "/>
</bind>
</comp>

<comp id="1787" class="1004" name="zext_ln29_fu_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="29" slack="0"/>
<pin id="1789" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/53 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="sub_ln29_1_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="1" slack="0"/>
<pin id="1793" dir="0" index="1" bw="29" slack="0"/>
<pin id="1794" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/53 "/>
</bind>
</comp>

<comp id="1797" class="1004" name="tmp_2_fu_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="29" slack="0"/>
<pin id="1799" dir="0" index="1" bw="32" slack="0"/>
<pin id="1800" dir="0" index="2" bw="3" slack="0"/>
<pin id="1801" dir="0" index="3" bw="6" slack="0"/>
<pin id="1802" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/53 "/>
</bind>
</comp>

<comp id="1807" class="1004" name="zext_ln29_1_fu_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="29" slack="0"/>
<pin id="1809" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/53 "/>
</bind>
</comp>

<comp id="1811" class="1004" name="i_fu_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="1" slack="0"/>
<pin id="1813" dir="0" index="1" bw="30" slack="0"/>
<pin id="1814" dir="0" index="2" bw="30" slack="0"/>
<pin id="1815" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/53 "/>
</bind>
</comp>

<comp id="1819" class="1004" name="sext_ln29_fu_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="30" slack="0"/>
<pin id="1821" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/53 "/>
</bind>
</comp>

<comp id="1823" class="1004" name="trunc_ln32_fu_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="30" slack="0"/>
<pin id="1825" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/53 "/>
</bind>
</comp>

<comp id="1827" class="1004" name="trunc_ln28_1_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="64" slack="1"/>
<pin id="1829" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/53 "/>
</bind>
</comp>

<comp id="1831" class="1004" name="add_ln32_fu_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="4" slack="0"/>
<pin id="1833" dir="0" index="1" bw="4" slack="0"/>
<pin id="1834" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/53 "/>
</bind>
</comp>

<comp id="1837" class="1004" name="zext_ln32_fu_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="4" slack="0"/>
<pin id="1839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/53 "/>
</bind>
</comp>

<comp id="1842" class="1004" name="zext_ln30_fu_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="3" slack="0"/>
<pin id="1844" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/54 "/>
</bind>
</comp>

<comp id="1846" class="1004" name="icmp_ln30_fu_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="3" slack="0"/>
<pin id="1848" dir="0" index="1" bw="3" slack="0"/>
<pin id="1849" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/54 "/>
</bind>
</comp>

<comp id="1852" class="1004" name="trunc_ln31_fu_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="32" slack="0"/>
<pin id="1854" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/55 "/>
</bind>
</comp>

<comp id="1856" class="1004" name="icmp_ln31_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="3" slack="0"/>
<pin id="1858" dir="0" index="1" bw="3" slack="1"/>
<pin id="1859" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/55 "/>
</bind>
</comp>

<comp id="1862" class="1004" name="trunc_ln32_2_fu_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="30" slack="2"/>
<pin id="1864" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_2/55 "/>
</bind>
</comp>

<comp id="1865" class="1004" name="sub_ln32_fu_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="4" slack="0"/>
<pin id="1867" dir="0" index="1" bw="3" slack="2"/>
<pin id="1868" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32/56 "/>
</bind>
</comp>

<comp id="1870" class="1004" name="zext_ln32_1_fu_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="4" slack="0"/>
<pin id="1872" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/56 "/>
</bind>
</comp>

<comp id="1874" class="1004" name="ashr_ln32_fu_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="32" slack="0"/>
<pin id="1876" dir="0" index="1" bw="4" slack="0"/>
<pin id="1877" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln32/56 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="trunc_ln32_1_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="32" slack="0"/>
<pin id="1882" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32_1/56 "/>
</bind>
</comp>

<comp id="1884" class="1004" name="zext_ln32_2_fu_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="1" slack="0"/>
<pin id="1886" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/56 "/>
</bind>
</comp>

<comp id="1889" class="1004" name="add_ln32_1_fu_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="1" slack="0"/>
<pin id="1891" dir="0" index="1" bw="3" slack="2"/>
<pin id="1892" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/56 "/>
</bind>
</comp>

<comp id="1895" class="1004" name="sext_ln32_1_cast_fu_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="4" slack="0"/>
<pin id="1897" dir="0" index="1" bw="1" slack="1"/>
<pin id="1898" dir="0" index="2" bw="3" slack="0"/>
<pin id="1899" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln32_1_cast/56 "/>
</bind>
</comp>

<comp id="1902" class="1004" name="add_ln32_2_fu_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="4" slack="0"/>
<pin id="1904" dir="0" index="1" bw="4" slack="3"/>
<pin id="1905" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/56 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="zext_ln32_3_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="4" slack="0"/>
<pin id="1909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/56 "/>
</bind>
</comp>

<comp id="1912" class="1004" name="k_fu_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="3" slack="2"/>
<pin id="1914" dir="0" index="1" bw="1" slack="0"/>
<pin id="1915" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/56 "/>
</bind>
</comp>

<comp id="1918" class="1004" name="trunc_ln33_fu_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="32" slack="0"/>
<pin id="1920" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/57 "/>
</bind>
</comp>

<comp id="1922" class="1004" name="i_3_fu_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="1" slack="0"/>
<pin id="1924" dir="0" index="1" bw="32" slack="0"/>
<pin id="1925" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/57 "/>
</bind>
</comp>

<comp id="1928" class="1004" name="icmp_ln33_fu_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="32" slack="0"/>
<pin id="1930" dir="0" index="1" bw="32" slack="0"/>
<pin id="1931" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/57 "/>
</bind>
</comp>

<comp id="1934" class="1004" name="add_ln34_2_fu_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="1" slack="0"/>
<pin id="1936" dir="0" index="1" bw="4" slack="0"/>
<pin id="1937" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/57 "/>
</bind>
</comp>

<comp id="1940" class="1004" name="add_ln34_fu_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="4" slack="0"/>
<pin id="1942" dir="0" index="1" bw="4" slack="2"/>
<pin id="1943" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/57 "/>
</bind>
</comp>

<comp id="1945" class="1004" name="zext_ln34_fu_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="4" slack="0"/>
<pin id="1947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/57 "/>
</bind>
</comp>

<comp id="1950" class="1004" name="trunc_ln34_2_fu_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="32" slack="0"/>
<pin id="1952" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_2/57 "/>
</bind>
</comp>

<comp id="1954" class="1004" name="trunc_ln34_fu_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="32" slack="0"/>
<pin id="1956" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/58 "/>
</bind>
</comp>

<comp id="1958" class="1004" name="zext_ln34_1_fu_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="1" slack="0"/>
<pin id="1960" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/58 "/>
</bind>
</comp>

<comp id="1963" class="1004" name="trunc_ln34_1_fu_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="4" slack="0"/>
<pin id="1965" dir="0" index="1" bw="1" slack="1"/>
<pin id="1966" dir="0" index="2" bw="1" slack="0"/>
<pin id="1967" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln34_1/58 "/>
</bind>
</comp>

<comp id="1970" class="1004" name="or_ln34_fu_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="4" slack="0"/>
<pin id="1972" dir="0" index="1" bw="4" slack="0"/>
<pin id="1973" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/58 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="add_ln34_1_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="4" slack="0"/>
<pin id="1978" dir="0" index="1" bw="4" slack="3"/>
<pin id="1979" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/58 "/>
</bind>
</comp>

<comp id="1981" class="1004" name="zext_ln34_2_fu_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="4" slack="0"/>
<pin id="1983" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/58 "/>
</bind>
</comp>

<comp id="1986" class="1004" name="tmp_9_fu_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="1" slack="0"/>
<pin id="1988" dir="0" index="1" bw="32" slack="0"/>
<pin id="1989" dir="0" index="2" bw="1" slack="0"/>
<pin id="1990" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/60 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="zext_ln35_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="1" slack="0"/>
<pin id="1996" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/60 "/>
</bind>
</comp>

<comp id="1999" class="1004" name="or_ln35_fu_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="4" slack="2"/>
<pin id="2001" dir="0" index="1" bw="4" slack="0"/>
<pin id="2002" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/60 "/>
</bind>
</comp>

<comp id="2004" class="1004" name="add_ln35_fu_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="4" slack="0"/>
<pin id="2006" dir="0" index="1" bw="4" slack="5"/>
<pin id="2007" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/60 "/>
</bind>
</comp>

<comp id="2009" class="1004" name="zext_ln35_1_fu_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="4" slack="0"/>
<pin id="2011" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/60 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="tmp_10_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="1" slack="0"/>
<pin id="2016" dir="0" index="1" bw="32" slack="0"/>
<pin id="2017" dir="0" index="2" bw="3" slack="0"/>
<pin id="2018" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/62 "/>
</bind>
</comp>

<comp id="2022" class="1004" name="zext_ln36_fu_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="1" slack="0"/>
<pin id="2024" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/62 "/>
</bind>
</comp>

<comp id="2027" class="1004" name="or_ln36_fu_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="4" slack="4"/>
<pin id="2029" dir="0" index="1" bw="4" slack="0"/>
<pin id="2030" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/62 "/>
</bind>
</comp>

<comp id="2032" class="1004" name="add_ln36_fu_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="4" slack="0"/>
<pin id="2034" dir="0" index="1" bw="4" slack="7"/>
<pin id="2035" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/62 "/>
</bind>
</comp>

<comp id="2037" class="1004" name="zext_ln36_1_fu_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="4" slack="0"/>
<pin id="2039" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/62 "/>
</bind>
</comp>

<comp id="2042" class="1004" name="tmp_11_fu_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="1" slack="0"/>
<pin id="2044" dir="0" index="1" bw="32" slack="0"/>
<pin id="2045" dir="0" index="2" bw="3" slack="0"/>
<pin id="2046" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/64 "/>
</bind>
</comp>

<comp id="2050" class="1004" name="zext_ln37_fu_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="1" slack="0"/>
<pin id="2052" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/64 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="or_ln37_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="4" slack="6"/>
<pin id="2057" dir="0" index="1" bw="4" slack="0"/>
<pin id="2058" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/64 "/>
</bind>
</comp>

<comp id="2060" class="1004" name="add_ln37_fu_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="4" slack="0"/>
<pin id="2062" dir="0" index="1" bw="4" slack="9"/>
<pin id="2063" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/64 "/>
</bind>
</comp>

<comp id="2065" class="1004" name="zext_ln37_1_fu_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="4" slack="0"/>
<pin id="2067" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/64 "/>
</bind>
</comp>

<comp id="2070" class="1004" name="tmp_12_fu_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="1" slack="0"/>
<pin id="2072" dir="0" index="1" bw="32" slack="0"/>
<pin id="2073" dir="0" index="2" bw="4" slack="0"/>
<pin id="2074" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/66 "/>
</bind>
</comp>

<comp id="2078" class="1004" name="zext_ln38_fu_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="1" slack="0"/>
<pin id="2080" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/66 "/>
</bind>
</comp>

<comp id="2083" class="1004" name="or_ln38_fu_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="4" slack="8"/>
<pin id="2085" dir="0" index="1" bw="4" slack="0"/>
<pin id="2086" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/66 "/>
</bind>
</comp>

<comp id="2088" class="1004" name="add_ln38_fu_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="4" slack="0"/>
<pin id="2090" dir="0" index="1" bw="4" slack="11"/>
<pin id="2091" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/66 "/>
</bind>
</comp>

<comp id="2093" class="1004" name="zext_ln38_1_fu_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="4" slack="0"/>
<pin id="2095" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/66 "/>
</bind>
</comp>

<comp id="2098" class="1004" name="tmp_13_fu_2098">
<pin_list>
<pin id="2099" dir="0" index="0" bw="1" slack="0"/>
<pin id="2100" dir="0" index="1" bw="32" slack="0"/>
<pin id="2101" dir="0" index="2" bw="4" slack="0"/>
<pin id="2102" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/68 "/>
</bind>
</comp>

<comp id="2106" class="1004" name="zext_ln39_fu_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="1" slack="0"/>
<pin id="2108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/68 "/>
</bind>
</comp>

<comp id="2111" class="1004" name="or_ln39_fu_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="4" slack="10"/>
<pin id="2113" dir="0" index="1" bw="4" slack="0"/>
<pin id="2114" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/68 "/>
</bind>
</comp>

<comp id="2116" class="1004" name="add_ln39_fu_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="4" slack="0"/>
<pin id="2118" dir="0" index="1" bw="4" slack="13"/>
<pin id="2119" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/68 "/>
</bind>
</comp>

<comp id="2121" class="1004" name="zext_ln39_1_fu_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="4" slack="0"/>
<pin id="2123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/68 "/>
</bind>
</comp>

<comp id="2126" class="1004" name="tmp_14_fu_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="1" slack="0"/>
<pin id="2128" dir="0" index="1" bw="32" slack="0"/>
<pin id="2129" dir="0" index="2" bw="4" slack="0"/>
<pin id="2130" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/70 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="zext_ln40_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="1" slack="0"/>
<pin id="2136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/70 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="or_ln40_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="4" slack="12"/>
<pin id="2141" dir="0" index="1" bw="4" slack="0"/>
<pin id="2142" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/70 "/>
</bind>
</comp>

<comp id="2144" class="1004" name="add_ln40_fu_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="4" slack="0"/>
<pin id="2146" dir="0" index="1" bw="4" slack="15"/>
<pin id="2147" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/70 "/>
</bind>
</comp>

<comp id="2149" class="1004" name="zext_ln40_1_fu_2149">
<pin_list>
<pin id="2150" dir="0" index="0" bw="4" slack="0"/>
<pin id="2151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/70 "/>
</bind>
</comp>

<comp id="2154" class="1004" name="add_ln41_fu_2154">
<pin_list>
<pin id="2155" dir="0" index="0" bw="4" slack="12"/>
<pin id="2156" dir="0" index="1" bw="4" slack="15"/>
<pin id="2157" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/70 "/>
</bind>
</comp>

<comp id="2158" class="1004" name="trunc_ln2_fu_2158">
<pin_list>
<pin id="2159" dir="0" index="0" bw="25" slack="0"/>
<pin id="2160" dir="0" index="1" bw="32" slack="0"/>
<pin id="2161" dir="0" index="2" bw="4" slack="0"/>
<pin id="2162" dir="0" index="3" bw="6" slack="0"/>
<pin id="2163" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/72 "/>
</bind>
</comp>

<comp id="2168" class="1004" name="sext_ln41_fu_2168">
<pin_list>
<pin id="2169" dir="0" index="0" bw="25" slack="0"/>
<pin id="2170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/72 "/>
</bind>
</comp>

<comp id="2173" class="1004" name="zext_ln41_fu_2173">
<pin_list>
<pin id="2174" dir="0" index="0" bw="4" slack="2"/>
<pin id="2175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/72 "/>
</bind>
</comp>

<comp id="2177" class="1004" name="sext_ln43_fu_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="32" slack="0"/>
<pin id="2179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/73 "/>
</bind>
</comp>

<comp id="2181" class="1004" name="add_ln43_fu_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="32" slack="0"/>
<pin id="2183" dir="0" index="1" bw="64" slack="4"/>
<pin id="2184" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/73 "/>
</bind>
</comp>

<comp id="2187" class="1007" name="mul_ln63_fu_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="32" slack="0"/>
<pin id="2189" dir="0" index="1" bw="26" slack="0"/>
<pin id="2190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63/26 "/>
</bind>
</comp>

<comp id="2193" class="1007" name="mul_ln68_fu_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="32" slack="0"/>
<pin id="2195" dir="0" index="1" bw="26" slack="0"/>
<pin id="2196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68/35 "/>
</bind>
</comp>

<comp id="2199" class="1005" name="s_bits_per_pixel_add_reg_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="4" slack="1"/>
<pin id="2201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="s_bits_per_pixel_add "/>
</bind>
</comp>

<comp id="2204" class="1005" name="s_image_linesize_add_reg_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="4" slack="6"/>
<pin id="2206" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="s_image_linesize_add "/>
</bind>
</comp>

<comp id="2209" class="1005" name="s_width_addr_reg_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="4" slack="3"/>
<pin id="2211" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="s_width_addr "/>
</bind>
</comp>

<comp id="2214" class="1005" name="s_height_addr_reg_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="4" slack="2"/>
<pin id="2216" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="s_height_addr "/>
</bind>
</comp>

<comp id="2219" class="1005" name="s_color_type_addr_reg_2219">
<pin_list>
<pin id="2220" dir="0" index="0" bw="4" slack="1"/>
<pin id="2221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="s_color_type_addr "/>
</bind>
</comp>

<comp id="2224" class="1005" name="s_bits_per_pixel_loa_reg_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="32" slack="1"/>
<pin id="2226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_bits_per_pixel_loa "/>
</bind>
</comp>

<comp id="2230" class="1005" name="icmp_ln25_reg_2230">
<pin_list>
<pin id="2231" dir="0" index="0" bw="1" slack="1"/>
<pin id="2232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="2234" class="1005" name="icmp_ln25_1_reg_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="1" slack="2"/>
<pin id="2236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_1 "/>
</bind>
</comp>

<comp id="2238" class="1005" name="icmp_ln45_reg_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="1" slack="2"/>
<pin id="2240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="2242" class="1005" name="icmp_ln73_reg_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="1" slack="2"/>
<pin id="2244" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="2249" class="1005" name="j_1_reg_2249">
<pin_list>
<pin id="2250" dir="0" index="0" bw="32" slack="0"/>
<pin id="2251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="2257" class="1005" name="j_2_reg_2257">
<pin_list>
<pin id="2258" dir="0" index="0" bw="32" slack="0"/>
<pin id="2259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="2265" class="1005" name="j_reg_2265">
<pin_list>
<pin id="2266" dir="0" index="0" bw="32" slack="0"/>
<pin id="2267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="2270" class="1005" name="trunc_ln77_reg_2270">
<pin_list>
<pin id="2271" dir="0" index="0" bw="1" slack="2"/>
<pin id="2272" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln77 "/>
</bind>
</comp>

<comp id="2274" class="1005" name="i_2_reg_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="32" slack="1"/>
<pin id="2276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="2284" class="1005" name="icmp_ln78_reg_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="1" slack="3"/>
<pin id="2286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="2288" class="1005" name="trunc_ln76_1_reg_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="4" slack="1"/>
<pin id="2290" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_1 "/>
</bind>
</comp>

<comp id="2293" class="1005" name="p_data_addr_21_reg_2293">
<pin_list>
<pin id="2294" dir="0" index="0" bw="8" slack="1"/>
<pin id="2295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_data_addr_21 "/>
</bind>
</comp>

<comp id="2298" class="1005" name="i_5_reg_2298">
<pin_list>
<pin id="2299" dir="0" index="0" bw="32" slack="0"/>
<pin id="2300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="2306" class="1005" name="trunc_ln76_3_reg_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="4" slack="1"/>
<pin id="2308" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_3 "/>
</bind>
</comp>

<comp id="2312" class="1005" name="p_data_addr_30_reg_2312">
<pin_list>
<pin id="2313" dir="0" index="0" bw="8" slack="1"/>
<pin id="2314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_data_addr_30 "/>
</bind>
</comp>

<comp id="2317" class="1005" name="trunc_ln87_2_reg_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="3" slack="1"/>
<pin id="2319" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln87_2 "/>
</bind>
</comp>

<comp id="2322" class="1005" name="i_4_reg_2322">
<pin_list>
<pin id="2323" dir="0" index="0" bw="32" slack="0"/>
<pin id="2324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="2330" class="1005" name="trunc_ln76_2_reg_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="4" slack="1"/>
<pin id="2332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76_2 "/>
</bind>
</comp>

<comp id="2336" class="1005" name="p_data_addr_27_reg_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="8" slack="1"/>
<pin id="2338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_data_addr_27 "/>
</bind>
</comp>

<comp id="2341" class="1005" name="trunc_ln81_2_reg_2341">
<pin_list>
<pin id="2342" dir="0" index="0" bw="3" slack="1"/>
<pin id="2343" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln81_2 "/>
</bind>
</comp>

<comp id="2346" class="1005" name="add_ln88_reg_2346">
<pin_list>
<pin id="2347" dir="0" index="0" bw="4" slack="2"/>
<pin id="2348" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln88 "/>
</bind>
</comp>

<comp id="2351" class="1005" name="trunc_ln76_reg_2351">
<pin_list>
<pin id="2352" dir="0" index="0" bw="4" slack="1"/>
<pin id="2353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76 "/>
</bind>
</comp>

<comp id="2356" class="1005" name="p_data_addr_19_reg_2356">
<pin_list>
<pin id="2357" dir="0" index="0" bw="8" slack="1"/>
<pin id="2358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_data_addr_19 "/>
</bind>
</comp>

<comp id="2361" class="1005" name="add_ln82_reg_2361">
<pin_list>
<pin id="2362" dir="0" index="0" bw="4" slack="2"/>
<pin id="2363" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="2366" class="1005" name="add_ln91_reg_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="64" slack="1"/>
<pin id="2368" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="2371" class="1005" name="s_width_load_1_reg_2371">
<pin_list>
<pin id="2372" dir="0" index="0" bw="32" slack="2"/>
<pin id="2373" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="s_width_load_1 "/>
</bind>
</comp>

<comp id="2376" class="1005" name="trunc_ln49_reg_2376">
<pin_list>
<pin id="2377" dir="0" index="0" bw="2" slack="4"/>
<pin id="2378" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln49 "/>
</bind>
</comp>

<comp id="2381" class="1005" name="i_1_reg_2381">
<pin_list>
<pin id="2382" dir="0" index="0" bw="31" slack="1"/>
<pin id="2383" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="2397" class="1005" name="sext_ln49_reg_2397">
<pin_list>
<pin id="2398" dir="0" index="0" bw="32" slack="7"/>
<pin id="2399" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln49 "/>
</bind>
</comp>

<comp id="2403" class="1005" name="icmp_ln50_reg_2403">
<pin_list>
<pin id="2404" dir="0" index="0" bw="1" slack="8"/>
<pin id="2405" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="2407" class="1005" name="icmp_ln51_reg_2407">
<pin_list>
<pin id="2408" dir="0" index="0" bw="1" slack="2"/>
<pin id="2409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="2411" class="1005" name="trunc_ln48_1_reg_2411">
<pin_list>
<pin id="2412" dir="0" index="0" bw="4" slack="1"/>
<pin id="2413" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_1 "/>
</bind>
</comp>

<comp id="2416" class="1005" name="p_data_addr_3_reg_2416">
<pin_list>
<pin id="2417" dir="0" index="0" bw="8" slack="1"/>
<pin id="2418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_data_addr_3 "/>
</bind>
</comp>

<comp id="2421" class="1005" name="tmp_8_reg_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="1" slack="2"/>
<pin id="2423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2425" class="1005" name="trunc_ln48_3_reg_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="4" slack="1"/>
<pin id="2427" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_3 "/>
</bind>
</comp>

<comp id="2430" class="1005" name="p_data_addr_17_reg_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="8" slack="1"/>
<pin id="2432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_data_addr_17 "/>
</bind>
</comp>

<comp id="2435" class="1005" name="icmp_ln63_reg_2435">
<pin_list>
<pin id="2436" dir="0" index="0" bw="1" slack="3"/>
<pin id="2437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="2439" class="1005" name="trunc_ln63_reg_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="4" slack="1"/>
<pin id="2441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln63 "/>
</bind>
</comp>

<comp id="2444" class="1005" name="trunc_ln63_1_reg_2444">
<pin_list>
<pin id="2445" dir="0" index="0" bw="2" slack="1"/>
<pin id="2446" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln63_1 "/>
</bind>
</comp>

<comp id="2449" class="1005" name="p_data_addr_25_reg_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="8" slack="1"/>
<pin id="2451" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_data_addr_25 "/>
</bind>
</comp>

<comp id="2454" class="1005" name="add_ln63_1_reg_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="4" slack="2"/>
<pin id="2456" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln63_1 "/>
</bind>
</comp>

<comp id="2459" class="1005" name="mul_ln63_reg_2459">
<pin_list>
<pin id="2460" dir="0" index="0" bw="32" slack="1"/>
<pin id="2461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln63 "/>
</bind>
</comp>

<comp id="2464" class="1005" name="i_7_reg_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="32" slack="0"/>
<pin id="2466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="2472" class="1005" name="trunc_ln48_7_reg_2472">
<pin_list>
<pin id="2473" dir="0" index="0" bw="4" slack="1"/>
<pin id="2474" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_7 "/>
</bind>
</comp>

<comp id="2480" class="1005" name="p_data_addr_38_reg_2480">
<pin_list>
<pin id="2481" dir="0" index="0" bw="8" slack="1"/>
<pin id="2482" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_data_addr_38 "/>
</bind>
</comp>

<comp id="2485" class="1005" name="trunc_ln65_2_reg_2485">
<pin_list>
<pin id="2486" dir="0" index="0" bw="2" slack="1"/>
<pin id="2487" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln65_2 "/>
</bind>
</comp>

<comp id="2490" class="1005" name="trunc_ln65_1_reg_2490">
<pin_list>
<pin id="2491" dir="0" index="0" bw="4" slack="2"/>
<pin id="2492" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln65_1 "/>
</bind>
</comp>

<comp id="2497" class="1005" name="add_ln68_reg_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="4" slack="3"/>
<pin id="2499" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="2502" class="1005" name="mul_ln68_reg_2502">
<pin_list>
<pin id="2503" dir="0" index="0" bw="32" slack="1"/>
<pin id="2504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln68 "/>
</bind>
</comp>

<comp id="2507" class="1005" name="trunc_ln48_reg_2507">
<pin_list>
<pin id="2508" dir="0" index="0" bw="4" slack="1"/>
<pin id="2509" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48 "/>
</bind>
</comp>

<comp id="2512" class="1005" name="p_data_addr_1_reg_2512">
<pin_list>
<pin id="2513" dir="0" index="0" bw="8" slack="1"/>
<pin id="2514" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_data_addr_1 "/>
</bind>
</comp>

<comp id="2517" class="1005" name="tmp_7_reg_2517">
<pin_list>
<pin id="2518" dir="0" index="0" bw="1" slack="2"/>
<pin id="2519" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2521" class="1005" name="trunc_ln48_2_reg_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="4" slack="1"/>
<pin id="2523" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_2 "/>
</bind>
</comp>

<comp id="2526" class="1005" name="p_data_addr_15_reg_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="8" slack="1"/>
<pin id="2528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_data_addr_15 "/>
</bind>
</comp>

<comp id="2531" class="1005" name="icmp_ln53_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="1" slack="2"/>
<pin id="2533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="2535" class="1005" name="trunc_ln53_reg_2535">
<pin_list>
<pin id="2536" dir="0" index="0" bw="4" slack="1"/>
<pin id="2537" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln53 "/>
</bind>
</comp>

<comp id="2540" class="1005" name="trunc_ln53_1_reg_2540">
<pin_list>
<pin id="2541" dir="0" index="0" bw="2" slack="1"/>
<pin id="2542" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln53_1 "/>
</bind>
</comp>

<comp id="2545" class="1005" name="p_data_addr_23_reg_2545">
<pin_list>
<pin id="2546" dir="0" index="0" bw="8" slack="1"/>
<pin id="2547" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_data_addr_23 "/>
</bind>
</comp>

<comp id="2550" class="1005" name="add_ln53_1_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="4" slack="1"/>
<pin id="2552" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53_1 "/>
</bind>
</comp>

<comp id="2555" class="1005" name="i_6_reg_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="32" slack="0"/>
<pin id="2557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="2563" class="1005" name="trunc_ln48_6_reg_2563">
<pin_list>
<pin id="2564" dir="0" index="0" bw="4" slack="1"/>
<pin id="2565" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_6 "/>
</bind>
</comp>

<comp id="2571" class="1005" name="p_data_addr_33_reg_2571">
<pin_list>
<pin id="2572" dir="0" index="0" bw="8" slack="1"/>
<pin id="2573" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_data_addr_33 "/>
</bind>
</comp>

<comp id="2576" class="1005" name="trunc_ln55_2_reg_2576">
<pin_list>
<pin id="2577" dir="0" index="0" bw="2" slack="1"/>
<pin id="2578" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55_2 "/>
</bind>
</comp>

<comp id="2581" class="1005" name="trunc_ln55_1_reg_2581">
<pin_list>
<pin id="2582" dir="0" index="0" bw="4" slack="2"/>
<pin id="2583" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln55_1 "/>
</bind>
</comp>

<comp id="2588" class="1005" name="add_ln58_reg_2588">
<pin_list>
<pin id="2589" dir="0" index="0" bw="4" slack="2"/>
<pin id="2590" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="2593" class="1005" name="add_ln71_reg_2593">
<pin_list>
<pin id="2594" dir="0" index="0" bw="64" slack="1"/>
<pin id="2595" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="2598" class="1005" name="i_reg_2598">
<pin_list>
<pin id="2599" dir="0" index="0" bw="30" slack="2"/>
<pin id="2600" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="2603" class="1005" name="sext_ln29_reg_2603">
<pin_list>
<pin id="2604" dir="0" index="0" bw="32" slack="2"/>
<pin id="2605" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln29 "/>
</bind>
</comp>

<comp id="2608" class="1005" name="trunc_ln28_1_reg_2608">
<pin_list>
<pin id="2609" dir="0" index="0" bw="4" slack="2"/>
<pin id="2610" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln28_1 "/>
</bind>
</comp>

<comp id="2622" class="1005" name="p_data_addr_reg_2622">
<pin_list>
<pin id="2623" dir="0" index="0" bw="8" slack="2"/>
<pin id="2624" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_data_addr "/>
</bind>
</comp>

<comp id="2627" class="1005" name="zext_ln30_reg_2627">
<pin_list>
<pin id="2628" dir="0" index="0" bw="4" slack="2"/>
<pin id="2629" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln30 "/>
</bind>
</comp>

<comp id="2635" class="1005" name="icmp_ln31_reg_2635">
<pin_list>
<pin id="2636" dir="0" index="0" bw="1" slack="1"/>
<pin id="2637" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="2639" class="1005" name="trunc_ln32_2_reg_2639">
<pin_list>
<pin id="2640" dir="0" index="0" bw="1" slack="1"/>
<pin id="2641" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32_2 "/>
</bind>
</comp>

<comp id="2644" class="1005" name="k_reg_2644">
<pin_list>
<pin id="2645" dir="0" index="0" bw="3" slack="1"/>
<pin id="2646" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="2649" class="1005" name="i_3_reg_2649">
<pin_list>
<pin id="2650" dir="0" index="0" bw="32" slack="0"/>
<pin id="2651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="2657" class="1005" name="p_data_addr_6_reg_2657">
<pin_list>
<pin id="2658" dir="0" index="0" bw="8" slack="1"/>
<pin id="2659" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_data_addr_6 "/>
</bind>
</comp>

<comp id="2662" class="1005" name="trunc_ln34_2_reg_2662">
<pin_list>
<pin id="2663" dir="0" index="0" bw="1" slack="1"/>
<pin id="2664" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34_2 "/>
</bind>
</comp>

<comp id="2667" class="1005" name="trunc_ln34_1_reg_2667">
<pin_list>
<pin id="2668" dir="0" index="0" bw="4" slack="2"/>
<pin id="2669" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln34_1 "/>
</bind>
</comp>

<comp id="2678" class="1005" name="add_ln41_reg_2678">
<pin_list>
<pin id="2679" dir="0" index="0" bw="4" slack="2"/>
<pin id="2680" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="2683" class="1005" name="add_ln43_reg_2683">
<pin_list>
<pin id="2684" dir="0" index="0" bw="64" slack="1"/>
<pin id="2685" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="108" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="191" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="199" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="265"><net_src comp="10" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="260" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="12" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="276" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="289"><net_src comp="10" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="284" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="297"><net_src comp="10" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="12" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="305"><net_src comp="10" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="12" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="300" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="313"><net_src comp="10" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="308" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="321"><net_src comp="10" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="12" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="316" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="329"><net_src comp="10" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="12" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="324" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="337"><net_src comp="10" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="332" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="345"><net_src comp="10" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="12" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="340" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="353"><net_src comp="10" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="12" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="348" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="361"><net_src comp="10" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="12" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="356" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="369"><net_src comp="10" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="12" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="364" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="377"><net_src comp="10" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="12" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="372" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="385"><net_src comp="10" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="12" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="380" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="393"><net_src comp="10" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="12" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="388" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="401"><net_src comp="10" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="12" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="396" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="409"><net_src comp="10" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="12" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="404" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="417"><net_src comp="10" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="12" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="412" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="425"><net_src comp="10" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="12" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="420" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="433"><net_src comp="10" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="12" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="428" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="441"><net_src comp="10" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="12" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="10" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="12" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="443" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="456"><net_src comp="10" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="12" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="451" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="464"><net_src comp="10" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="12" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="459" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="472"><net_src comp="10" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="12" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="467" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="480"><net_src comp="10" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="12" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="475" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="488"><net_src comp="10" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="12" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="483" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="496"><net_src comp="10" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="12" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="491" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="504"><net_src comp="10" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="12" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="499" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="512"><net_src comp="10" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="12" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="507" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="520"><net_src comp="10" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="12" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="515" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="526"><net_src comp="22" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="533"><net_src comp="523" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="537"><net_src comp="12" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="534" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="545"><net_src comp="538" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="549"><net_src comp="12" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="546" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="557"><net_src comp="550" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="561"><net_src comp="22" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="572"><net_src comp="12" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="569" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="580"><net_src comp="573" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="584"><net_src comp="22" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="581" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="631"><net_src comp="84" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="628" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="632" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="653"><net_src comp="154" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="22" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="28" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="165" pin="3"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="30" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="667"><net_src comp="22" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="165" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="675"><net_src comp="34" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="177" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="26" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="30" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="685"><net_src comp="58" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="177" pin="3"/><net_sink comp="679" pin=1"/></net>

<net id="687"><net_src comp="24" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="688"><net_src comp="60" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="694"><net_src comp="28" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="20" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="702"><net_src comp="58" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="177" pin="3"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="26" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="705"><net_src comp="70" pin="0"/><net_sink comp="696" pin=3"/></net>

<net id="710"><net_src comp="66" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="72" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="177" pin="3"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="74" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="720"><net_src comp="30" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="725"><net_src comp="116" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="20" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="24" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="736"><net_src comp="26" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="527" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="160" pin="3"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="527" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="20" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="562" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="160" pin="3"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="562" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="20" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="585" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="160" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="585" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="20" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="165" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="783"><net_src comp="32" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="663" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="20" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="30" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="790"><net_src comp="777" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="22" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="787" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="803"><net_src comp="32" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="165" pin="3"/><net_sink comp="797" pin=1"/></net>

<net id="805"><net_src comp="20" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="806"><net_src comp="30" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="810"><net_src comp="797" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="655" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="791" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="807" pin="1"/><net_sink comp="811" pin=2"/></net>

<net id="825"><net_src comp="534" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="819" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="822" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="835"><net_src comp="826" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="840"><net_src comp="669" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="846"><net_src comp="36" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="847"><net_src comp="669" pin="4"/><net_sink comp="841" pin=1"/></net>

<net id="848"><net_src comp="38" pin="0"/><net_sink comp="841" pin=2"/></net>

<net id="853"><net_src comp="837" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="841" pin="3"/><net_sink comp="849" pin=1"/></net>

<net id="855"><net_src comp="849" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="864"><net_src comp="40" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="856" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="866"><net_src comp="42" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="871"><net_src comp="859" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="875"><net_src comp="867" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="880"><net_src comp="595" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="44" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="595" pin="4"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="595" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="22" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="46" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="877" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="902"><net_src comp="534" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="893" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="899" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="912"><net_src comp="903" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="917"><net_src comp="881" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="604" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="926"><net_src comp="44" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="604" pin="4"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="604" pin="4"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="22" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="46" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="918" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="943"><net_src comp="534" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="948"><net_src comp="940" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="934" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="953"><net_src comp="944" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="958"><net_src comp="922" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="177" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="968"><net_src comp="48" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="959" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="959" pin="1"/><net_sink comp="963" pin=2"/></net>

<net id="974"><net_src comp="963" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="981"><net_src comp="40" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="42" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="987"><net_src comp="976" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="50" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="989" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1003"><net_src comp="976" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="669" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1013"><net_src comp="36" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="669" pin="4"/><net_sink comp="1008" pin=1"/></net>

<net id="1015"><net_src comp="38" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1020"><net_src comp="1004" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="1008" pin="3"/><net_sink comp="1016" pin=1"/></net>

<net id="1022"><net_src comp="1016" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="1026"><net_src comp="1023" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1033"><net_src comp="534" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1038"><net_src comp="1027" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="1030" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1043"><net_src comp="1034" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1048"><net_src comp="669" pin="4"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1058"><net_src comp="40" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1059"><net_src comp="1050" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1060"><net_src comp="42" pin="0"/><net_sink comp="1053" pin=2"/></net>

<net id="1065"><net_src comp="1053" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1069"><net_src comp="1061" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1074"><net_src comp="177" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="1071" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1085"><net_src comp="40" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="42" pin="0"/><net_sink comp="1080" pin=2"/></net>

<net id="1091"><net_src comp="1080" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="50" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1097"><net_src comp="1087" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1101"><net_src comp="1093" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1107"><net_src comp="1080" pin="3"/><net_sink comp="1103" pin=1"/></net>

<net id="1111"><net_src comp="669" pin="4"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1116"><net_src comp="1113" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1120"><net_src comp="207" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1125"><net_src comp="1117" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="534" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1130"><net_src comp="165" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1137"><net_src comp="52" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1138"><net_src comp="663" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1139"><net_src comp="24" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1140"><net_src comp="30" pin="0"/><net_sink comp="1131" pin=3"/></net>

<net id="1144"><net_src comp="1131" pin="4"/><net_sink comp="1141" pin=0"/></net>

<net id="1149"><net_src comp="54" pin="0"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="1141" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1157"><net_src comp="52" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="165" pin="3"/><net_sink comp="1151" pin=1"/></net>

<net id="1159"><net_src comp="24" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1160"><net_src comp="30" pin="0"/><net_sink comp="1151" pin=3"/></net>

<net id="1164"><net_src comp="1151" pin="4"/><net_sink comp="1161" pin=0"/></net>

<net id="1170"><net_src comp="655" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1171"><net_src comp="1145" pin="2"/><net_sink comp="1165" pin=1"/></net>

<net id="1172"><net_src comp="1161" pin="1"/><net_sink comp="1165" pin=2"/></net>

<net id="1176"><net_src comp="1165" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1181"><net_src comp="1127" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="56" pin="0"/><net_sink comp="1177" pin=1"/></net>

<net id="1189"><net_src comp="546" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1194"><net_src comp="1186" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="1183" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1199"><net_src comp="1190" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1204"><net_src comp="679" pin="4"/><net_sink comp="1201" pin=0"/></net>

<net id="1209"><net_src comp="62" pin="0"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="1201" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1214"><net_src comp="1205" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1224"><net_src comp="64" pin="0"/><net_sink comp="1219" pin=0"/></net>

<net id="1225"><net_src comp="1216" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1226"><net_src comp="66" pin="0"/><net_sink comp="1219" pin=2"/></net>

<net id="1231"><net_src comp="1219" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="68" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1237"><net_src comp="1227" pin="2"/><net_sink comp="1233" pin=1"/></net>

<net id="1241"><net_src comp="1233" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1249"><net_src comp="546" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1254"><net_src comp="1246" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="1243" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1259"><net_src comp="1250" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1264"><net_src comp="696" pin="4"/><net_sink comp="1261" pin=0"/></net>

<net id="1269"><net_src comp="62" pin="0"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="1261" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1274"><net_src comp="1265" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1284"><net_src comp="64" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1285"><net_src comp="1276" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1286"><net_src comp="66" pin="0"/><net_sink comp="1279" pin=2"/></net>

<net id="1291"><net_src comp="1279" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1292"><net_src comp="50" pin="0"/><net_sink comp="1287" pin=1"/></net>

<net id="1297"><net_src comp="1287" pin="2"/><net_sink comp="1293" pin=1"/></net>

<net id="1301"><net_src comp="1293" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1312"><net_src comp="546" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1317"><net_src comp="1309" pin="1"/><net_sink comp="1313" pin=1"/></net>

<net id="1321"><net_src comp="1313" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1328"><net_src comp="64" pin="0"/><net_sink comp="1323" pin=0"/></net>

<net id="1329"><net_src comp="66" pin="0"/><net_sink comp="1323" pin=2"/></net>

<net id="1334"><net_src comp="1323" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1335"><net_src comp="1309" pin="1"/><net_sink comp="1330" pin=1"/></net>

<net id="1339"><net_src comp="711" pin="4"/><net_sink comp="1336" pin=0"/></net>

<net id="1343"><net_src comp="1340" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1347"><net_src comp="613" pin="4"/><net_sink comp="1344" pin=0"/></net>

<net id="1352"><net_src comp="44" pin="0"/><net_sink comp="1348" pin=0"/></net>

<net id="1353"><net_src comp="613" pin="4"/><net_sink comp="1348" pin=1"/></net>

<net id="1358"><net_src comp="613" pin="4"/><net_sink comp="1354" pin=0"/></net>

<net id="1359"><net_src comp="22" pin="0"/><net_sink comp="1354" pin=1"/></net>

<net id="1364"><net_src comp="46" pin="0"/><net_sink comp="1360" pin=0"/></net>

<net id="1365"><net_src comp="1344" pin="1"/><net_sink comp="1360" pin=1"/></net>

<net id="1369"><net_src comp="546" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1374"><net_src comp="1360" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1375"><net_src comp="1366" pin="1"/><net_sink comp="1370" pin=1"/></net>

<net id="1379"><net_src comp="1370" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1384"><net_src comp="1348" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1388"><net_src comp="177" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1392"><net_src comp="1385" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1397"><net_src comp="62" pin="0"/><net_sink comp="1393" pin=0"/></net>

<net id="1398"><net_src comp="1389" pin="1"/><net_sink comp="1393" pin=1"/></net>

<net id="1402"><net_src comp="1393" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1409"><net_src comp="64" pin="0"/><net_sink comp="1404" pin=0"/></net>

<net id="1410"><net_src comp="66" pin="0"/><net_sink comp="1404" pin=2"/></net>

<net id="1415"><net_src comp="1404" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1416"><net_src comp="78" pin="0"/><net_sink comp="1411" pin=1"/></net>

<net id="1421"><net_src comp="1411" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1425"><net_src comp="1417" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1430"><net_src comp="679" pin="4"/><net_sink comp="1427" pin=0"/></net>

<net id="1435"><net_src comp="62" pin="0"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="1427" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1440"><net_src comp="1431" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1446"><net_src comp="68" pin="0"/><net_sink comp="1442" pin=1"/></net>

<net id="1451"><net_src comp="1442" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1455"><net_src comp="1447" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="1460"><net_src comp="696" pin="4"/><net_sink comp="1457" pin=0"/></net>

<net id="1465"><net_src comp="62" pin="0"/><net_sink comp="1461" pin=0"/></net>

<net id="1466"><net_src comp="1457" pin="1"/><net_sink comp="1461" pin=1"/></net>

<net id="1470"><net_src comp="1461" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1476"><net_src comp="50" pin="0"/><net_sink comp="1472" pin=1"/></net>

<net id="1481"><net_src comp="1472" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1485"><net_src comp="1477" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1494"><net_src comp="711" pin="4"/><net_sink comp="1491" pin=0"/></net>

<net id="1498"><net_src comp="1495" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="1505"><net_src comp="546" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1510"><net_src comp="1502" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1511"><net_src comp="1499" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="1515"><net_src comp="1506" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1520"><net_src comp="679" pin="4"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1530"><net_src comp="64" pin="0"/><net_sink comp="1525" pin=0"/></net>

<net id="1531"><net_src comp="1522" pin="1"/><net_sink comp="1525" pin=1"/></net>

<net id="1532"><net_src comp="66" pin="0"/><net_sink comp="1525" pin=2"/></net>

<net id="1537"><net_src comp="1525" pin="3"/><net_sink comp="1533" pin=0"/></net>

<net id="1538"><net_src comp="68" pin="0"/><net_sink comp="1533" pin=1"/></net>

<net id="1543"><net_src comp="1533" pin="2"/><net_sink comp="1539" pin=1"/></net>

<net id="1547"><net_src comp="1539" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1555"><net_src comp="546" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1560"><net_src comp="1552" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1561"><net_src comp="1549" pin="1"/><net_sink comp="1556" pin=1"/></net>

<net id="1565"><net_src comp="1556" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1570"><net_src comp="696" pin="4"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1580"><net_src comp="64" pin="0"/><net_sink comp="1575" pin=0"/></net>

<net id="1581"><net_src comp="1572" pin="1"/><net_sink comp="1575" pin=1"/></net>

<net id="1582"><net_src comp="66" pin="0"/><net_sink comp="1575" pin=2"/></net>

<net id="1587"><net_src comp="1575" pin="3"/><net_sink comp="1583" pin=0"/></net>

<net id="1588"><net_src comp="50" pin="0"/><net_sink comp="1583" pin=1"/></net>

<net id="1593"><net_src comp="1583" pin="2"/><net_sink comp="1589" pin=1"/></net>

<net id="1597"><net_src comp="1589" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1608"><net_src comp="546" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1613"><net_src comp="1605" pin="1"/><net_sink comp="1609" pin=1"/></net>

<net id="1617"><net_src comp="1609" pin="2"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1624"><net_src comp="64" pin="0"/><net_sink comp="1619" pin=0"/></net>

<net id="1625"><net_src comp="66" pin="0"/><net_sink comp="1619" pin=2"/></net>

<net id="1630"><net_src comp="1619" pin="3"/><net_sink comp="1626" pin=0"/></net>

<net id="1631"><net_src comp="1605" pin="1"/><net_sink comp="1626" pin=1"/></net>

<net id="1635"><net_src comp="711" pin="4"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1640"><net_src comp="1637" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1644"><net_src comp="622" pin="4"/><net_sink comp="1641" pin=0"/></net>

<net id="1649"><net_src comp="44" pin="0"/><net_sink comp="1645" pin=0"/></net>

<net id="1650"><net_src comp="622" pin="4"/><net_sink comp="1645" pin=1"/></net>

<net id="1655"><net_src comp="622" pin="4"/><net_sink comp="1651" pin=0"/></net>

<net id="1656"><net_src comp="22" pin="0"/><net_sink comp="1651" pin=1"/></net>

<net id="1661"><net_src comp="46" pin="0"/><net_sink comp="1657" pin=0"/></net>

<net id="1662"><net_src comp="1641" pin="1"/><net_sink comp="1657" pin=1"/></net>

<net id="1666"><net_src comp="546" pin="1"/><net_sink comp="1663" pin=0"/></net>

<net id="1671"><net_src comp="1657" pin="2"/><net_sink comp="1667" pin=0"/></net>

<net id="1672"><net_src comp="1663" pin="1"/><net_sink comp="1667" pin=1"/></net>

<net id="1676"><net_src comp="1667" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1681"><net_src comp="1645" pin="2"/><net_sink comp="1678" pin=0"/></net>

<net id="1685"><net_src comp="177" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1689"><net_src comp="1682" pin="1"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1696"><net_src comp="64" pin="0"/><net_sink comp="1691" pin=0"/></net>

<net id="1697"><net_src comp="66" pin="0"/><net_sink comp="1691" pin=2"/></net>

<net id="1702"><net_src comp="1691" pin="3"/><net_sink comp="1698" pin=0"/></net>

<net id="1703"><net_src comp="78" pin="0"/><net_sink comp="1698" pin=1"/></net>

<net id="1708"><net_src comp="1698" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1712"><net_src comp="1704" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1717"><net_src comp="679" pin="4"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1723"><net_src comp="68" pin="0"/><net_sink comp="1719" pin=1"/></net>

<net id="1728"><net_src comp="1719" pin="2"/><net_sink comp="1724" pin=0"/></net>

<net id="1732"><net_src comp="1724" pin="2"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1737"><net_src comp="696" pin="4"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1743"><net_src comp="50" pin="0"/><net_sink comp="1739" pin=1"/></net>

<net id="1748"><net_src comp="1739" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1752"><net_src comp="1744" pin="2"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1761"><net_src comp="711" pin="4"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1766"><net_src comp="1763" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1770"><net_src comp="207" pin="3"/><net_sink comp="1767" pin=0"/></net>

<net id="1775"><net_src comp="1767" pin="1"/><net_sink comp="1771" pin=0"/></net>

<net id="1776"><net_src comp="546" pin="1"/><net_sink comp="1771" pin=1"/></net>

<net id="1783"><net_src comp="80" pin="0"/><net_sink comp="1777" pin=0"/></net>

<net id="1784"><net_src comp="663" pin="2"/><net_sink comp="1777" pin=1"/></net>

<net id="1785"><net_src comp="60" pin="0"/><net_sink comp="1777" pin=2"/></net>

<net id="1786"><net_src comp="30" pin="0"/><net_sink comp="1777" pin=3"/></net>

<net id="1790"><net_src comp="1777" pin="4"/><net_sink comp="1787" pin=0"/></net>

<net id="1795"><net_src comp="82" pin="0"/><net_sink comp="1791" pin=0"/></net>

<net id="1796"><net_src comp="1787" pin="1"/><net_sink comp="1791" pin=1"/></net>

<net id="1803"><net_src comp="80" pin="0"/><net_sink comp="1797" pin=0"/></net>

<net id="1804"><net_src comp="165" pin="3"/><net_sink comp="1797" pin=1"/></net>

<net id="1805"><net_src comp="60" pin="0"/><net_sink comp="1797" pin=2"/></net>

<net id="1806"><net_src comp="30" pin="0"/><net_sink comp="1797" pin=3"/></net>

<net id="1810"><net_src comp="1797" pin="4"/><net_sink comp="1807" pin=0"/></net>

<net id="1816"><net_src comp="655" pin="3"/><net_sink comp="1811" pin=0"/></net>

<net id="1817"><net_src comp="1791" pin="2"/><net_sink comp="1811" pin=1"/></net>

<net id="1818"><net_src comp="1807" pin="1"/><net_sink comp="1811" pin=2"/></net>

<net id="1822"><net_src comp="1811" pin="3"/><net_sink comp="1819" pin=0"/></net>

<net id="1826"><net_src comp="1811" pin="3"/><net_sink comp="1823" pin=0"/></net>

<net id="1830"><net_src comp="569" pin="1"/><net_sink comp="1827" pin=0"/></net>

<net id="1835"><net_src comp="1823" pin="1"/><net_sink comp="1831" pin=0"/></net>

<net id="1836"><net_src comp="1827" pin="1"/><net_sink comp="1831" pin=1"/></net>

<net id="1840"><net_src comp="1831" pin="2"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1845"><net_src comp="632" pin="4"/><net_sink comp="1842" pin=0"/></net>

<net id="1850"><net_src comp="632" pin="4"/><net_sink comp="1846" pin=0"/></net>

<net id="1851"><net_src comp="86" pin="0"/><net_sink comp="1846" pin=1"/></net>

<net id="1855"><net_src comp="165" pin="3"/><net_sink comp="1852" pin=0"/></net>

<net id="1860"><net_src comp="1852" pin="1"/><net_sink comp="1856" pin=0"/></net>

<net id="1861"><net_src comp="628" pin="1"/><net_sink comp="1856" pin=1"/></net>

<net id="1869"><net_src comp="92" pin="0"/><net_sink comp="1865" pin=0"/></net>

<net id="1873"><net_src comp="1865" pin="2"/><net_sink comp="1870" pin=0"/></net>

<net id="1878"><net_src comp="177" pin="3"/><net_sink comp="1874" pin=0"/></net>

<net id="1879"><net_src comp="1870" pin="1"/><net_sink comp="1874" pin=1"/></net>

<net id="1883"><net_src comp="1874" pin="2"/><net_sink comp="1880" pin=0"/></net>

<net id="1887"><net_src comp="1880" pin="1"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1893"><net_src comp="84" pin="0"/><net_sink comp="1889" pin=0"/></net>

<net id="1894"><net_src comp="628" pin="1"/><net_sink comp="1889" pin=1"/></net>

<net id="1900"><net_src comp="94" pin="0"/><net_sink comp="1895" pin=0"/></net>

<net id="1901"><net_src comp="1889" pin="2"/><net_sink comp="1895" pin=2"/></net>

<net id="1906"><net_src comp="1895" pin="3"/><net_sink comp="1902" pin=0"/></net>

<net id="1910"><net_src comp="1902" pin="2"/><net_sink comp="1907" pin=0"/></net>

<net id="1911"><net_src comp="1907" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1916"><net_src comp="628" pin="1"/><net_sink comp="1912" pin=0"/></net>

<net id="1917"><net_src comp="84" pin="0"/><net_sink comp="1912" pin=1"/></net>

<net id="1921"><net_src comp="643" pin="4"/><net_sink comp="1918" pin=0"/></net>

<net id="1926"><net_src comp="44" pin="0"/><net_sink comp="1922" pin=0"/></net>

<net id="1927"><net_src comp="643" pin="4"/><net_sink comp="1922" pin=1"/></net>

<net id="1932"><net_src comp="643" pin="4"/><net_sink comp="1928" pin=0"/></net>

<net id="1933"><net_src comp="22" pin="0"/><net_sink comp="1928" pin=1"/></net>

<net id="1938"><net_src comp="46" pin="0"/><net_sink comp="1934" pin=0"/></net>

<net id="1939"><net_src comp="1918" pin="1"/><net_sink comp="1934" pin=1"/></net>

<net id="1944"><net_src comp="1934" pin="2"/><net_sink comp="1940" pin=0"/></net>

<net id="1948"><net_src comp="1940" pin="2"/><net_sink comp="1945" pin=0"/></net>

<net id="1949"><net_src comp="1945" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1953"><net_src comp="1922" pin="2"/><net_sink comp="1950" pin=0"/></net>

<net id="1957"><net_src comp="177" pin="3"/><net_sink comp="1954" pin=0"/></net>

<net id="1961"><net_src comp="1954" pin="1"/><net_sink comp="1958" pin=0"/></net>

<net id="1962"><net_src comp="1958" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="1968"><net_src comp="94" pin="0"/><net_sink comp="1963" pin=0"/></net>

<net id="1969"><net_src comp="86" pin="0"/><net_sink comp="1963" pin=2"/></net>

<net id="1974"><net_src comp="1963" pin="3"/><net_sink comp="1970" pin=0"/></net>

<net id="1975"><net_src comp="96" pin="0"/><net_sink comp="1970" pin=1"/></net>

<net id="1980"><net_src comp="1970" pin="2"/><net_sink comp="1976" pin=0"/></net>

<net id="1984"><net_src comp="1976" pin="2"/><net_sink comp="1981" pin=0"/></net>

<net id="1985"><net_src comp="1981" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="1991"><net_src comp="28" pin="0"/><net_sink comp="1986" pin=0"/></net>

<net id="1992"><net_src comp="177" pin="3"/><net_sink comp="1986" pin=1"/></net>

<net id="1993"><net_src comp="20" pin="0"/><net_sink comp="1986" pin=2"/></net>

<net id="1997"><net_src comp="1986" pin="3"/><net_sink comp="1994" pin=0"/></net>

<net id="1998"><net_src comp="1994" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="2003"><net_src comp="98" pin="0"/><net_sink comp="1999" pin=1"/></net>

<net id="2008"><net_src comp="1999" pin="2"/><net_sink comp="2004" pin=0"/></net>

<net id="2012"><net_src comp="2004" pin="2"/><net_sink comp="2009" pin=0"/></net>

<net id="2013"><net_src comp="2009" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="2019"><net_src comp="28" pin="0"/><net_sink comp="2014" pin=0"/></net>

<net id="2020"><net_src comp="177" pin="3"/><net_sink comp="2014" pin=1"/></net>

<net id="2021"><net_src comp="24" pin="0"/><net_sink comp="2014" pin=2"/></net>

<net id="2025"><net_src comp="2014" pin="3"/><net_sink comp="2022" pin=0"/></net>

<net id="2026"><net_src comp="2022" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="2031"><net_src comp="100" pin="0"/><net_sink comp="2027" pin=1"/></net>

<net id="2036"><net_src comp="2027" pin="2"/><net_sink comp="2032" pin=0"/></net>

<net id="2040"><net_src comp="2032" pin="2"/><net_sink comp="2037" pin=0"/></net>

<net id="2041"><net_src comp="2037" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="2047"><net_src comp="28" pin="0"/><net_sink comp="2042" pin=0"/></net>

<net id="2048"><net_src comp="177" pin="3"/><net_sink comp="2042" pin=1"/></net>

<net id="2049"><net_src comp="60" pin="0"/><net_sink comp="2042" pin=2"/></net>

<net id="2053"><net_src comp="2042" pin="3"/><net_sink comp="2050" pin=0"/></net>

<net id="2054"><net_src comp="2050" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="2059"><net_src comp="102" pin="0"/><net_sink comp="2055" pin=1"/></net>

<net id="2064"><net_src comp="2055" pin="2"/><net_sink comp="2060" pin=0"/></net>

<net id="2068"><net_src comp="2060" pin="2"/><net_sink comp="2065" pin=0"/></net>

<net id="2069"><net_src comp="2065" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="2075"><net_src comp="28" pin="0"/><net_sink comp="2070" pin=0"/></net>

<net id="2076"><net_src comp="177" pin="3"/><net_sink comp="2070" pin=1"/></net>

<net id="2077"><net_src comp="26" pin="0"/><net_sink comp="2070" pin=2"/></net>

<net id="2081"><net_src comp="2070" pin="3"/><net_sink comp="2078" pin=0"/></net>

<net id="2082"><net_src comp="2078" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="2087"><net_src comp="78" pin="0"/><net_sink comp="2083" pin=1"/></net>

<net id="2092"><net_src comp="2083" pin="2"/><net_sink comp="2088" pin=0"/></net>

<net id="2096"><net_src comp="2088" pin="2"/><net_sink comp="2093" pin=0"/></net>

<net id="2097"><net_src comp="2093" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="2103"><net_src comp="28" pin="0"/><net_sink comp="2098" pin=0"/></net>

<net id="2104"><net_src comp="177" pin="3"/><net_sink comp="2098" pin=1"/></net>

<net id="2105"><net_src comp="70" pin="0"/><net_sink comp="2098" pin=2"/></net>

<net id="2109"><net_src comp="2098" pin="3"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="2115"><net_src comp="68" pin="0"/><net_sink comp="2111" pin=1"/></net>

<net id="2120"><net_src comp="2111" pin="2"/><net_sink comp="2116" pin=0"/></net>

<net id="2124"><net_src comp="2116" pin="2"/><net_sink comp="2121" pin=0"/></net>

<net id="2125"><net_src comp="2121" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="2131"><net_src comp="28" pin="0"/><net_sink comp="2126" pin=0"/></net>

<net id="2132"><net_src comp="177" pin="3"/><net_sink comp="2126" pin=1"/></net>

<net id="2133"><net_src comp="74" pin="0"/><net_sink comp="2126" pin=2"/></net>

<net id="2137"><net_src comp="2126" pin="3"/><net_sink comp="2134" pin=0"/></net>

<net id="2138"><net_src comp="2134" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="2143"><net_src comp="50" pin="0"/><net_sink comp="2139" pin=1"/></net>

<net id="2148"><net_src comp="2139" pin="2"/><net_sink comp="2144" pin=0"/></net>

<net id="2152"><net_src comp="2144" pin="2"/><net_sink comp="2149" pin=0"/></net>

<net id="2153"><net_src comp="2149" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="2164"><net_src comp="104" pin="0"/><net_sink comp="2158" pin=0"/></net>

<net id="2165"><net_src comp="177" pin="3"/><net_sink comp="2158" pin=1"/></net>

<net id="2166"><net_src comp="106" pin="0"/><net_sink comp="2158" pin=2"/></net>

<net id="2167"><net_src comp="30" pin="0"/><net_sink comp="2158" pin=3"/></net>

<net id="2171"><net_src comp="2158" pin="4"/><net_sink comp="2168" pin=0"/></net>

<net id="2172"><net_src comp="2168" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="2176"><net_src comp="2173" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="2180"><net_src comp="207" pin="3"/><net_sink comp="2177" pin=0"/></net>

<net id="2185"><net_src comp="2177" pin="1"/><net_sink comp="2181" pin=0"/></net>

<net id="2186"><net_src comp="569" pin="1"/><net_sink comp="2181" pin=1"/></net>

<net id="2191"><net_src comp="76" pin="0"/><net_sink comp="2187" pin=0"/></net>

<net id="2192"><net_src comp="1336" pin="1"/><net_sink comp="2187" pin=1"/></net>

<net id="2197"><net_src comp="76" pin="0"/><net_sink comp="2193" pin=0"/></net>

<net id="2198"><net_src comp="1491" pin="1"/><net_sink comp="2193" pin=1"/></net>

<net id="2202"><net_src comp="108" pin="3"/><net_sink comp="2199" pin=0"/></net>

<net id="2203"><net_src comp="2199" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="2207"><net_src comp="122" pin="3"/><net_sink comp="2204" pin=0"/></net>

<net id="2208"><net_src comp="2204" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="2212"><net_src comp="130" pin="3"/><net_sink comp="2209" pin=0"/></net>

<net id="2213"><net_src comp="2209" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="2217"><net_src comp="138" pin="3"/><net_sink comp="2214" pin=0"/></net>

<net id="2218"><net_src comp="2214" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="2222"><net_src comp="146" pin="3"/><net_sink comp="2219" pin=0"/></net>

<net id="2223"><net_src comp="2219" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="2227"><net_src comp="116" pin="3"/><net_sink comp="2224" pin=0"/></net>

<net id="2228"><net_src comp="2224" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="2229"><net_src comp="2224" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="2233"><net_src comp="721" pin="2"/><net_sink comp="2230" pin=0"/></net>

<net id="2237"><net_src comp="649" pin="2"/><net_sink comp="2234" pin=0"/></net>

<net id="2241"><net_src comp="727" pin="2"/><net_sink comp="2238" pin=0"/></net>

<net id="2245"><net_src comp="732" pin="2"/><net_sink comp="2242" pin=0"/></net>

<net id="2252"><net_src comp="743" pin="2"/><net_sink comp="2249" pin=0"/></net>

<net id="2253"><net_src comp="2249" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="2260"><net_src comp="755" pin="2"/><net_sink comp="2257" pin=0"/></net>

<net id="2261"><net_src comp="2257" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="2268"><net_src comp="767" pin="2"/><net_sink comp="2265" pin=0"/></net>

<net id="2269"><net_src comp="2265" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="2273"><net_src comp="773" pin="1"/><net_sink comp="2270" pin=0"/></net>

<net id="2277"><net_src comp="811" pin="3"/><net_sink comp="2274" pin=0"/></net>

<net id="2278"><net_src comp="2274" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="2279"><net_src comp="2274" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="2280"><net_src comp="2274" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="2281"><net_src comp="2274" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="2282"><net_src comp="2274" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="2283"><net_src comp="2274" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="2287"><net_src comp="649" pin="2"/><net_sink comp="2284" pin=0"/></net>

<net id="2291"><net_src comp="822" pin="1"/><net_sink comp="2288" pin=0"/></net>

<net id="2292"><net_src comp="2288" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="2296"><net_src comp="170" pin="3"/><net_sink comp="2293" pin=0"/></net>

<net id="2297"><net_src comp="2293" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="2301"><net_src comp="881" pin="2"/><net_sink comp="2298" pin=0"/></net>

<net id="2302"><net_src comp="2298" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="2309"><net_src comp="899" pin="1"/><net_sink comp="2306" pin=0"/></net>

<net id="2310"><net_src comp="2306" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="2311"><net_src comp="2306" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="2315"><net_src comp="191" pin="3"/><net_sink comp="2312" pin=0"/></net>

<net id="2316"><net_src comp="2312" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="2320"><net_src comp="914" pin="1"/><net_sink comp="2317" pin=0"/></net>

<net id="2321"><net_src comp="2317" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="2325"><net_src comp="922" pin="2"/><net_sink comp="2322" pin=0"/></net>

<net id="2326"><net_src comp="2322" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="2333"><net_src comp="940" pin="1"/><net_sink comp="2330" pin=0"/></net>

<net id="2334"><net_src comp="2330" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="2335"><net_src comp="2330" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="2339"><net_src comp="199" pin="3"/><net_sink comp="2336" pin=0"/></net>

<net id="2340"><net_src comp="2336" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="2344"><net_src comp="955" pin="1"/><net_sink comp="2341" pin=0"/></net>

<net id="2345"><net_src comp="2341" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="2349"><net_src comp="999" pin="2"/><net_sink comp="2346" pin=0"/></net>

<net id="2350"><net_src comp="2346" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="2354"><net_src comp="1030" pin="1"/><net_sink comp="2351" pin=0"/></net>

<net id="2355"><net_src comp="2351" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="2359"><net_src comp="228" pin="3"/><net_sink comp="2356" pin=0"/></net>

<net id="2360"><net_src comp="2356" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="2364"><net_src comp="1103" pin="2"/><net_sink comp="2361" pin=0"/></net>

<net id="2365"><net_src comp="2361" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="2369"><net_src comp="1121" pin="2"/><net_sink comp="2366" pin=0"/></net>

<net id="2370"><net_src comp="2366" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="2374"><net_src comp="165" pin="3"/><net_sink comp="2371" pin=0"/></net>

<net id="2375"><net_src comp="2371" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="2379"><net_src comp="1127" pin="1"/><net_sink comp="2376" pin=0"/></net>

<net id="2380"><net_src comp="2376" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="2384"><net_src comp="1165" pin="3"/><net_sink comp="2381" pin=0"/></net>

<net id="2385"><net_src comp="2381" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="2386"><net_src comp="2381" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="2387"><net_src comp="2381" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="2388"><net_src comp="2381" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="2389"><net_src comp="2381" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="2390"><net_src comp="2381" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="2391"><net_src comp="2381" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="2392"><net_src comp="2381" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="2393"><net_src comp="2381" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="2394"><net_src comp="2381" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="2395"><net_src comp="2381" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="2396"><net_src comp="2381" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="2400"><net_src comp="1173" pin="1"/><net_sink comp="2397" pin=0"/></net>

<net id="2401"><net_src comp="2397" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="2402"><net_src comp="2397" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="2406"><net_src comp="649" pin="2"/><net_sink comp="2403" pin=0"/></net>

<net id="2410"><net_src comp="1177" pin="2"/><net_sink comp="2407" pin=0"/></net>

<net id="2414"><net_src comp="1186" pin="1"/><net_sink comp="2411" pin=0"/></net>

<net id="2415"><net_src comp="2411" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="2419"><net_src comp="260" pin="3"/><net_sink comp="2416" pin=0"/></net>

<net id="2420"><net_src comp="2416" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="2424"><net_src comp="689" pin="3"/><net_sink comp="2421" pin=0"/></net>

<net id="2428"><net_src comp="1246" pin="1"/><net_sink comp="2425" pin=0"/></net>

<net id="2429"><net_src comp="2425" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="2433"><net_src comp="276" pin="3"/><net_sink comp="2430" pin=0"/></net>

<net id="2434"><net_src comp="2430" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="2438"><net_src comp="706" pin="2"/><net_sink comp="2435" pin=0"/></net>

<net id="2442"><net_src comp="1303" pin="1"/><net_sink comp="2439" pin=0"/></net>

<net id="2443"><net_src comp="2439" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="2447"><net_src comp="1306" pin="1"/><net_sink comp="2444" pin=0"/></net>

<net id="2448"><net_src comp="2444" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="2452"><net_src comp="292" pin="3"/><net_sink comp="2449" pin=0"/></net>

<net id="2453"><net_src comp="2449" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="2457"><net_src comp="1330" pin="2"/><net_sink comp="2454" pin=0"/></net>

<net id="2458"><net_src comp="2454" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="2462"><net_src comp="2187" pin="2"/><net_sink comp="2459" pin=0"/></net>

<net id="2463"><net_src comp="2459" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="2467"><net_src comp="1348" pin="2"/><net_sink comp="2464" pin=0"/></net>

<net id="2468"><net_src comp="2464" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="2475"><net_src comp="1366" pin="1"/><net_sink comp="2472" pin=0"/></net>

<net id="2476"><net_src comp="2472" pin="1"/><net_sink comp="1417" pin=1"/></net>

<net id="2477"><net_src comp="2472" pin="1"/><net_sink comp="1447" pin=1"/></net>

<net id="2478"><net_src comp="2472" pin="1"/><net_sink comp="1477" pin=1"/></net>

<net id="2479"><net_src comp="2472" pin="1"/><net_sink comp="1487" pin=1"/></net>

<net id="2483"><net_src comp="308" pin="3"/><net_sink comp="2480" pin=0"/></net>

<net id="2484"><net_src comp="2480" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="2488"><net_src comp="1381" pin="1"/><net_sink comp="2485" pin=0"/></net>

<net id="2489"><net_src comp="2485" pin="1"/><net_sink comp="1404" pin=1"/></net>

<net id="2493"><net_src comp="1404" pin="3"/><net_sink comp="2490" pin=0"/></net>

<net id="2494"><net_src comp="2490" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="2495"><net_src comp="2490" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="2496"><net_src comp="2490" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="2500"><net_src comp="1487" pin="2"/><net_sink comp="2497" pin=0"/></net>

<net id="2501"><net_src comp="2497" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="2505"><net_src comp="2193" pin="2"/><net_sink comp="2502" pin=0"/></net>

<net id="2506"><net_src comp="2502" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="2510"><net_src comp="1502" pin="1"/><net_sink comp="2507" pin=0"/></net>

<net id="2511"><net_src comp="2507" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="2515"><net_src comp="348" pin="3"/><net_sink comp="2512" pin=0"/></net>

<net id="2516"><net_src comp="2512" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="2520"><net_src comp="689" pin="3"/><net_sink comp="2517" pin=0"/></net>

<net id="2524"><net_src comp="1552" pin="1"/><net_sink comp="2521" pin=0"/></net>

<net id="2525"><net_src comp="2521" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="2529"><net_src comp="364" pin="3"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="2534"><net_src comp="706" pin="2"/><net_sink comp="2531" pin=0"/></net>

<net id="2538"><net_src comp="1599" pin="1"/><net_sink comp="2535" pin=0"/></net>

<net id="2539"><net_src comp="2535" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="2543"><net_src comp="1602" pin="1"/><net_sink comp="2540" pin=0"/></net>

<net id="2544"><net_src comp="2540" pin="1"/><net_sink comp="1619" pin=1"/></net>

<net id="2548"><net_src comp="380" pin="3"/><net_sink comp="2545" pin=0"/></net>

<net id="2549"><net_src comp="2545" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="2553"><net_src comp="1626" pin="2"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="2558"><net_src comp="1645" pin="2"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="2566"><net_src comp="1663" pin="1"/><net_sink comp="2563" pin=0"/></net>

<net id="2567"><net_src comp="2563" pin="1"/><net_sink comp="1704" pin=1"/></net>

<net id="2568"><net_src comp="2563" pin="1"/><net_sink comp="1724" pin=1"/></net>

<net id="2569"><net_src comp="2563" pin="1"/><net_sink comp="1744" pin=1"/></net>

<net id="2570"><net_src comp="2563" pin="1"/><net_sink comp="1754" pin=1"/></net>

<net id="2574"><net_src comp="396" pin="3"/><net_sink comp="2571" pin=0"/></net>

<net id="2575"><net_src comp="2571" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="2579"><net_src comp="1678" pin="1"/><net_sink comp="2576" pin=0"/></net>

<net id="2580"><net_src comp="2576" pin="1"/><net_sink comp="1691" pin=1"/></net>

<net id="2584"><net_src comp="1691" pin="3"/><net_sink comp="2581" pin=0"/></net>

<net id="2585"><net_src comp="2581" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="2586"><net_src comp="2581" pin="1"/><net_sink comp="1739" pin=0"/></net>

<net id="2587"><net_src comp="2581" pin="1"/><net_sink comp="1754" pin=0"/></net>

<net id="2591"><net_src comp="1754" pin="2"/><net_sink comp="2588" pin=0"/></net>

<net id="2592"><net_src comp="2588" pin="1"/><net_sink comp="1763" pin=0"/></net>

<net id="2596"><net_src comp="1771" pin="2"/><net_sink comp="2593" pin=0"/></net>

<net id="2597"><net_src comp="2593" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="2601"><net_src comp="1811" pin="3"/><net_sink comp="2598" pin=0"/></net>

<net id="2602"><net_src comp="2598" pin="1"/><net_sink comp="1862" pin=0"/></net>

<net id="2606"><net_src comp="1819" pin="1"/><net_sink comp="2603" pin=0"/></net>

<net id="2607"><net_src comp="2603" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="2611"><net_src comp="1827" pin="1"/><net_sink comp="2608" pin=0"/></net>

<net id="2612"><net_src comp="2608" pin="1"/><net_sink comp="1902" pin=1"/></net>

<net id="2613"><net_src comp="2608" pin="1"/><net_sink comp="1940" pin=1"/></net>

<net id="2614"><net_src comp="2608" pin="1"/><net_sink comp="1976" pin=1"/></net>

<net id="2615"><net_src comp="2608" pin="1"/><net_sink comp="2004" pin=1"/></net>

<net id="2616"><net_src comp="2608" pin="1"/><net_sink comp="2032" pin=1"/></net>

<net id="2617"><net_src comp="2608" pin="1"/><net_sink comp="2060" pin=1"/></net>

<net id="2618"><net_src comp="2608" pin="1"/><net_sink comp="2088" pin=1"/></net>

<net id="2619"><net_src comp="2608" pin="1"/><net_sink comp="2116" pin=1"/></net>

<net id="2620"><net_src comp="2608" pin="1"/><net_sink comp="2144" pin=1"/></net>

<net id="2621"><net_src comp="2608" pin="1"/><net_sink comp="2154" pin=1"/></net>

<net id="2625"><net_src comp="436" pin="3"/><net_sink comp="2622" pin=0"/></net>

<net id="2626"><net_src comp="2622" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="2630"><net_src comp="1842" pin="1"/><net_sink comp="2627" pin=0"/></net>

<net id="2631"><net_src comp="2627" pin="1"/><net_sink comp="1865" pin=1"/></net>

<net id="2638"><net_src comp="1856" pin="2"/><net_sink comp="2635" pin=0"/></net>

<net id="2642"><net_src comp="1862" pin="1"/><net_sink comp="2639" pin=0"/></net>

<net id="2643"><net_src comp="2639" pin="1"/><net_sink comp="1895" pin=1"/></net>

<net id="2647"><net_src comp="1912" pin="2"/><net_sink comp="2644" pin=0"/></net>

<net id="2648"><net_src comp="2644" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="2652"><net_src comp="1922" pin="2"/><net_sink comp="2649" pin=0"/></net>

<net id="2653"><net_src comp="2649" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="2660"><net_src comp="451" pin="3"/><net_sink comp="2657" pin=0"/></net>

<net id="2661"><net_src comp="2657" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="2665"><net_src comp="1950" pin="1"/><net_sink comp="2662" pin=0"/></net>

<net id="2666"><net_src comp="2662" pin="1"/><net_sink comp="1963" pin=1"/></net>

<net id="2670"><net_src comp="1963" pin="3"/><net_sink comp="2667" pin=0"/></net>

<net id="2671"><net_src comp="2667" pin="1"/><net_sink comp="1999" pin=0"/></net>

<net id="2672"><net_src comp="2667" pin="1"/><net_sink comp="2027" pin=0"/></net>

<net id="2673"><net_src comp="2667" pin="1"/><net_sink comp="2055" pin=0"/></net>

<net id="2674"><net_src comp="2667" pin="1"/><net_sink comp="2083" pin=0"/></net>

<net id="2675"><net_src comp="2667" pin="1"/><net_sink comp="2111" pin=0"/></net>

<net id="2676"><net_src comp="2667" pin="1"/><net_sink comp="2139" pin=0"/></net>

<net id="2677"><net_src comp="2667" pin="1"/><net_sink comp="2154" pin=0"/></net>

<net id="2681"><net_src comp="2154" pin="2"/><net_sink comp="2678" pin=0"/></net>

<net id="2682"><net_src comp="2678" pin="1"/><net_sink comp="2173" pin=0"/></net>

<net id="2686"><net_src comp="2181" pin="2"/><net_sink comp="2683" pin=0"/></net>

<net id="2687"><net_src comp="2683" pin="1"/><net_sink comp="573" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_data | {8 10 12 14 15 17 22 24 27 29 31 33 36 38 40 42 44 46 48 50 56 58 60 62 64 66 68 70 72 }
 - Input state : 
	Port: handle_small_bpp : s_bits_per_pixel | {1 2 }
	Port: handle_small_bpp : s_color_type | {2 3 5 6 20 }
	Port: handle_small_bpp : s_height | {4 5 19 52 }
	Port: handle_small_bpp : s_width | {5 6 20 53 54 55 }
	Port: handle_small_bpp : s_image_linesize | {9 18 28 51 57 73 }
	Port: handle_small_bpp : p_data | {7 8 9 10 11 12 13 14 15 16 17 21 22 23 24 25 26 28 29 30 31 32 33 34 35 37 38 39 40 41 42 43 44 45 46 47 48 49 50 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
  - Chain level:
	State 1
		s_bits_per_pixel_loa : 1
	State 2
		icmp_ln25 : 1
		br_ln25 : 2
		s_color_type_load : 1
	State 3
		icmp_ln25_1 : 1
		br_ln25 : 2
		br_ln45 : 1
		br_ln73 : 1
	State 4
	State 5
		icmp_ln76 : 1
		j_1 : 1
		br_ln76 : 2
		icmp_ln48 : 1
		j_2 : 1
		br_ln48 : 2
		icmp_ln28 : 1
		j : 1
		br_ln28 : 2
	State 6
		trunc_ln77 : 1
		tmp_6 : 1
		sub_ln77 : 1
		lshr_ln77_1 : 2
		zext_ln77 : 3
		sub_ln77_1 : 4
		lshr_ln77_2 : 1
		zext_ln77_1 : 2
		i_2 : 5
		icmp_ln78 : 1
		br_ln78 : 2
		br_ln85 : 2
		br_ln79 : 2
	State 7
		add_ln85 : 1
		zext_ln85 : 2
		p_data_addr_21 : 3
		p_data_load_6 : 4
	State 8
		trunc_ln1 : 1
		sext_ln85 : 2
		shl_ln5 : 2
		add_ln85_2 : 3
		shl_ln85_1 : 1
		add_ln85_1 : 2
		zext_ln85_1 : 3
		p_data_addr_22 : 4
		store_ln85 : 5
	State 9
		trunc_ln86 : 1
		i_5 : 1
		icmp_ln86 : 1
		br_ln86 : 2
		add_ln87_2 : 2
		add_ln87 : 3
		zext_ln87 : 4
		p_data_addr_30 : 5
		p_data_load_19 : 6
		trunc_ln87_2 : 2
		trunc_ln80 : 1
		i_4 : 1
		icmp_ln80 : 1
		br_ln80 : 2
		add_ln81_2 : 2
		add_ln81 : 3
		zext_ln81 : 4
		p_data_addr_27 : 5
		p_data_load_17 : 6
		trunc_ln81_2 : 2
	State 10
		trunc_ln87 : 1
		or_ln87_1 : 2
		zext_ln87_1 : 3
		or_ln87 : 1
		add_ln87_1 : 1
		zext_ln87_2 : 2
		p_data_addr_31 : 3
		store_ln87 : 4
		add_ln88 : 1
	State 11
	State 12
		trunc_ln6 : 1
		sext_ln88 : 2
		shl_ln8 : 2
		add_ln88_1 : 3
		p_data_addr_32 : 1
		store_ln88 : 4
	State 13
		add_ln79 : 1
		zext_ln79 : 2
		p_data_addr_19 : 3
		p_data_load_5 : 4
	State 14
		trunc_ln : 1
		sext_ln79 : 2
		shl_ln4 : 1
		add_ln79_1 : 2
		zext_ln79_1 : 3
		p_data_addr_20 : 4
		store_ln79 : 5
	State 15
		trunc_ln81 : 1
		zext_ln81_1 : 2
		or_ln81 : 1
		add_ln81_1 : 1
		zext_ln81_2 : 2
		p_data_addr_28 : 3
		store_ln81 : 4
		add_ln82 : 1
	State 16
	State 17
		trunc_ln5 : 1
		sext_ln82 : 2
		p_data_addr_29 : 1
		store_ln82 : 3
	State 18
		sext_ln91 : 1
		add_ln91 : 2
	State 19
	State 20
		trunc_ln49 : 1
		tmp_5 : 1
		sub_ln49 : 1
		tmp_3 : 2
		zext_ln49 : 3
		sub_ln49_1 : 4
		tmp_4 : 1
		zext_ln49_1 : 2
		i_1 : 5
		sext_ln49 : 6
		icmp_ln50 : 1
		icmp_ln51 : 2
		br_ln50 : 2
		br_ln61 : 3
		br_ln51 : 3
	State 21
		add_ln61 : 1
		zext_ln61 : 2
		p_data_addr_3 : 3
		p_data_load_1 : 4
	State 22
		trunc_ln61_2 : 1
		zext_ln61_1 : 2
		mul_ln61 : 3
		zext_ln61_2 : 4
		shl_ln1 : 1
		or_ln61 : 2
		add_ln61_1 : 2
		zext_ln61_3 : 3
		p_data_addr_4 : 4
		store_ln61 : 5
		br_ln62 : 1
	State 23
		add_ln62 : 1
		zext_ln62 : 2
		p_data_addr_17 : 3
		p_data_load_4 : 4
	State 24
		trunc_ln62_2 : 1
		zext_ln62_1 : 2
		mul_ln62 : 3
		zext_ln62_2 : 4
		shl_ln3 : 1
		or_ln62 : 2
		add_ln62_1 : 2
		zext_ln62_3 : 3
		p_data_addr_18 : 4
		store_ln62 : 5
		br_ln63 : 1
	State 25
		add_ln63 : 1
		zext_ln63 : 2
		p_data_addr_25 : 3
		p_data_load_16 : 4
		add_ln63_1 : 1
	State 26
		trunc_ln4 : 1
		sext_ln63 : 2
		mul_ln63 : 3
	State 27
		p_data_addr_26 : 1
		store_ln63 : 2
	State 28
		trunc_ln64 : 1
		i_7 : 1
		icmp_ln64 : 1
		br_ln64 : 2
		add_ln65_2 : 2
		add_ln65 : 3
		zext_ln65 : 4
		p_data_addr_38 : 5
		p_data_load_25 : 6
		trunc_ln65_2 : 2
	State 29
		trunc_ln65 : 1
		zext_ln65_1 : 2
		mul_ln65 : 3
		zext_ln65_2 : 4
		or_ln65 : 1
		add_ln65_1 : 1
		zext_ln65_3 : 2
		p_data_addr_39 : 3
		store_ln65 : 4
	State 30
	State 31
		trunc_ln66_1 : 1
		zext_ln66 : 2
		mul_ln66 : 3
		zext_ln66_1 : 4
		zext_ln66_2 : 1
		p_data_addr_40 : 2
		store_ln66 : 5
	State 32
	State 33
		trunc_ln67_1 : 1
		zext_ln67 : 2
		mul_ln67 : 3
		zext_ln67_1 : 4
		zext_ln67_2 : 1
		p_data_addr_41 : 2
		store_ln67 : 5
	State 34
	State 35
		trunc_ln8 : 1
		sext_ln68 : 2
		mul_ln68 : 3
	State 36
		p_data_addr_42 : 1
		store_ln68 : 2
	State 37
		add_ln51 : 1
		zext_ln51 : 2
		p_data_addr_1 : 3
		p_data_load : 4
	State 38
		trunc_ln51_2 : 1
		zext_ln51_1 : 2
		shl_ln : 1
		or_ln51 : 2
		add_ln51_1 : 2
		zext_ln51_2 : 3
		p_data_addr_2 : 4
		store_ln51 : 5
		br_ln52 : 1
	State 39
		add_ln52 : 1
		zext_ln52 : 2
		p_data_addr_15 : 3
		p_data_load_3 : 4
	State 40
		trunc_ln52_2 : 1
		zext_ln52_1 : 2
		shl_ln2 : 1
		or_ln52 : 2
		add_ln52_1 : 2
		zext_ln52_2 : 3
		p_data_addr_16 : 4
		store_ln52 : 5
		br_ln53 : 1
	State 41
		add_ln53 : 1
		zext_ln53 : 2
		p_data_addr_23 : 3
		p_data_load_15 : 4
		add_ln53_1 : 1
	State 42
		trunc_ln3 : 1
		sext_ln53 : 2
		p_data_addr_24 : 1
		store_ln53 : 3
	State 43
		trunc_ln54 : 1
		i_6 : 1
		icmp_ln54 : 1
		br_ln54 : 2
		add_ln55_2 : 2
		add_ln55 : 3
		zext_ln55 : 4
		p_data_addr_33 : 5
		p_data_load_21 : 6
		trunc_ln55_2 : 2
	State 44
		trunc_ln55 : 1
		zext_ln55_1 : 2
		or_ln55 : 1
		add_ln55_1 : 1
		zext_ln55_2 : 2
		p_data_addr_34 : 3
		store_ln55 : 4
	State 45
	State 46
		trunc_ln56_1 : 1
		zext_ln56 : 2
		zext_ln56_1 : 1
		p_data_addr_35 : 2
		store_ln56 : 3
	State 47
	State 48
		trunc_ln57_1 : 1
		zext_ln57 : 2
		zext_ln57_1 : 1
		p_data_addr_36 : 2
		store_ln57 : 3
	State 49
	State 50
		trunc_ln7 : 1
		sext_ln58 : 2
		p_data_addr_37 : 1
		store_ln58 : 3
	State 51
		sext_ln71 : 1
		add_ln71 : 2
	State 52
	State 53
		tmp : 1
		sub_ln29 : 1
		tmp_1 : 2
		zext_ln29 : 3
		sub_ln29_1 : 4
		tmp_2 : 1
		zext_ln29_1 : 2
		i : 5
		sext_ln29 : 6
		trunc_ln32 : 6
		add_ln32 : 7
		zext_ln32 : 8
		p_data_addr : 9
	State 54
		zext_ln30 : 1
		icmp_ln30 : 1
		br_ln30 : 2
	State 55
		trunc_ln31 : 1
		icmp_ln31 : 2
		br_ln31 : 3
	State 56
		zext_ln32_1 : 1
		ashr_ln32 : 2
		trunc_ln32_1 : 3
		zext_ln32_2 : 4
		sext_ln32_1_cast : 1
		add_ln32_2 : 2
		zext_ln32_3 : 3
		p_data_addr_5 : 4
		store_ln32 : 5
	State 57
		trunc_ln33 : 1
		i_3 : 1
		icmp_ln33 : 1
		br_ln33 : 2
		add_ln34_2 : 2
		add_ln34 : 3
		zext_ln34 : 4
		p_data_addr_6 : 5
		p_data_load_7 : 6
		trunc_ln34_2 : 2
	State 58
		trunc_ln34 : 1
		zext_ln34_1 : 2
		or_ln34 : 1
		add_ln34_1 : 1
		zext_ln34_2 : 2
		p_data_addr_7 : 3
		store_ln34 : 4
	State 59
	State 60
		tmp_9 : 1
		zext_ln35 : 2
		zext_ln35_1 : 1
		p_data_addr_8 : 2
		store_ln35 : 3
	State 61
	State 62
		tmp_10 : 1
		zext_ln36 : 2
		zext_ln36_1 : 1
		p_data_addr_9 : 2
		store_ln36 : 3
	State 63
	State 64
		tmp_11 : 1
		zext_ln37 : 2
		zext_ln37_1 : 1
		p_data_addr_10 : 2
		store_ln37 : 3
	State 65
	State 66
		tmp_12 : 1
		zext_ln38 : 2
		zext_ln38_1 : 1
		p_data_addr_11 : 2
		store_ln38 : 3
	State 67
	State 68
		tmp_13 : 1
		zext_ln39 : 2
		zext_ln39_1 : 1
		p_data_addr_12 : 2
		store_ln39 : 3
	State 69
	State 70
		tmp_14 : 1
		zext_ln40 : 2
		zext_ln40_1 : 1
		p_data_addr_13 : 2
		store_ln40 : 3
	State 71
	State 72
		trunc_ln2 : 1
		sext_ln41 : 2
		p_data_addr_14 : 1
		store_ln41 : 3
	State 73
		sext_ln43 : 1
		add_ln43 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        j_1_fu_743        |    0    |    0    |    39   |
|          |        j_2_fu_755        |    0    |    0    |    39   |
|          |         j_fu_767         |    0    |    0    |    39   |
|          |      add_ln85_fu_826     |    0    |    0    |    13   |
|          |     add_ln85_2_fu_849    |    0    |    0    |    39   |
|          |     add_ln85_1_fu_867    |    0    |    0    |    13   |
|          |        i_5_fu_881        |    0    |    0    |    39   |
|          |     add_ln87_2_fu_893    |    0    |    0    |    7    |
|          |      add_ln87_fu_903     |    0    |    0    |    7    |
|          |        i_4_fu_922        |    0    |    0    |    39   |
|          |     add_ln81_2_fu_934    |    0    |    0    |    7    |
|          |      add_ln81_fu_944     |    0    |    0    |    7    |
|          |     add_ln87_1_fu_989    |    0    |    0    |    13   |
|          |      add_ln88_fu_999     |    0    |    0    |    13   |
|          |    add_ln88_1_fu_1016    |    0    |    0    |    39   |
|          |     add_ln79_fu_1034     |    0    |    0    |    13   |
|          |    add_ln79_1_fu_1061    |    0    |    0    |    13   |
|          |    add_ln81_1_fu_1093    |    0    |    0    |    13   |
|          |     add_ln82_fu_1103     |    0    |    0    |    13   |
|          |     add_ln91_fu_1121     |    0    |    0    |    71   |
|          |     add_ln61_fu_1190     |    0    |    0    |    13   |
|          |    add_ln61_1_fu_1233    |    0    |    0    |    13   |
|          |     add_ln62_fu_1250     |    0    |    0    |    13   |
|          |    add_ln62_1_fu_1293    |    0    |    0    |    13   |
|          |     add_ln63_fu_1313     |    0    |    0    |    13   |
|          |    add_ln63_1_fu_1330    |    0    |    0    |    13   |
|          |        i_7_fu_1348       |    0    |    0    |    39   |
|          |    add_ln65_2_fu_1360    |    0    |    0    |    7    |
|          |     add_ln65_fu_1370     |    0    |    0    |    7    |
|          |    add_ln65_1_fu_1417    |    0    |    0    |    13   |
|          |     add_ln66_fu_1447     |    0    |    0    |    13   |
|    add   |     add_ln67_fu_1477     |    0    |    0    |    13   |
|          |     add_ln68_fu_1487     |    0    |    0    |    13   |
|          |     add_ln51_fu_1506     |    0    |    0    |    13   |
|          |    add_ln51_1_fu_1539    |    0    |    0    |    13   |
|          |     add_ln52_fu_1556     |    0    |    0    |    13   |
|          |    add_ln52_1_fu_1589    |    0    |    0    |    13   |
|          |     add_ln53_fu_1609     |    0    |    0    |    13   |
|          |    add_ln53_1_fu_1626    |    0    |    0    |    13   |
|          |        i_6_fu_1645       |    0    |    0    |    39   |
|          |    add_ln55_2_fu_1657    |    0    |    0    |    7    |
|          |     add_ln55_fu_1667     |    0    |    0    |    7    |
|          |    add_ln55_1_fu_1704    |    0    |    0    |    13   |
|          |     add_ln56_fu_1724     |    0    |    0    |    13   |
|          |     add_ln57_fu_1744     |    0    |    0    |    13   |
|          |     add_ln58_fu_1754     |    0    |    0    |    13   |
|          |     add_ln71_fu_1771     |    0    |    0    |    71   |
|          |     add_ln32_fu_1831     |    0    |    0    |    13   |
|          |    add_ln32_1_fu_1889    |    0    |    0    |    12   |
|          |    add_ln32_2_fu_1902    |    0    |    0    |    13   |
|          |         k_fu_1912        |    0    |    0    |    12   |
|          |        i_3_fu_1922       |    0    |    0    |    39   |
|          |    add_ln34_2_fu_1934    |    0    |    0    |    7    |
|          |     add_ln34_fu_1940     |    0    |    0    |    7    |
|          |    add_ln34_1_fu_1976    |    0    |    0    |    13   |
|          |     add_ln35_fu_2004     |    0    |    0    |    13   |
|          |     add_ln36_fu_2032     |    0    |    0    |    13   |
|          |     add_ln37_fu_2060     |    0    |    0    |    13   |
|          |     add_ln38_fu_2088     |    0    |    0    |    13   |
|          |     add_ln39_fu_2116     |    0    |    0    |    13   |
|          |     add_ln40_fu_2144     |    0    |    0    |    13   |
|          |     add_ln41_fu_2154     |    0    |    0    |    13   |
|          |     add_ln43_fu_2181     |    0    |    0    |    71   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_649        |    0    |    0    |    18   |
|          |        grp_fu_706        |    0    |    0    |    8    |
|          |     icmp_ln25_fu_721     |    0    |    0    |    18   |
|          |     icmp_ln45_fu_727     |    0    |    0    |    18   |
|          |     icmp_ln73_fu_732     |    0    |    0    |    18   |
|          |     icmp_ln76_fu_737     |    0    |    0    |    18   |
|          |     icmp_ln48_fu_749     |    0    |    0    |    18   |
|   icmp   |     icmp_ln28_fu_761     |    0    |    0    |    18   |
|          |     icmp_ln86_fu_887     |    0    |    0    |    18   |
|          |     icmp_ln80_fu_928     |    0    |    0    |    18   |
|          |     icmp_ln51_fu_1177    |    0    |    0    |    8    |
|          |     icmp_ln64_fu_1354    |    0    |    0    |    18   |
|          |     icmp_ln54_fu_1651    |    0    |    0    |    18   |
|          |     icmp_ln30_fu_1846    |    0    |    0    |    9    |
|          |     icmp_ln31_fu_1856    |    0    |    0    |    9    |
|          |     icmp_ln33_fu_1928    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |     mul_ln61_fu_1205     |    0    |    0    |    41   |
|          |     mul_ln62_fu_1265     |    0    |    0    |    41   |
|          |     mul_ln65_fu_1393     |    0    |    0    |    41   |
|    mul   |     mul_ln66_fu_1431     |    0    |    0    |    41   |
|          |     mul_ln67_fu_1461     |    0    |    0    |    41   |
|          |     mul_ln63_fu_2187     |    1    |    0    |    0    |
|          |     mul_ln68_fu_2193     |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_663        |    0    |    0    |    39   |
|          |     sub_ln77_1_fu_791    |    0    |    0    |    38   |
|    sub   |    sub_ln49_1_fu_1145    |    0    |    0    |    37   |
|          |    sub_ln29_1_fu_1791    |    0    |    0    |    36   |
|          |     sub_ln32_fu_1865     |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|          |        i_2_fu_811        |    0    |    0    |    32   |
|  select  |        i_1_fu_1165       |    0    |    0    |    31   |
|          |         i_fu_1811        |    0    |    0    |    30   |
|----------|--------------------------|---------|---------|---------|
|   ashr   |     ashr_ln32_fu_1874    |    0    |    0    |    85   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_655        |    0    |    0    |    0    |
|          |        grp_fu_689        |    0    |    0    |    0    |
|          |       tmp_9_fu_1986      |    0    |    0    |    0    |
| bitselect|      tmp_10_fu_2014      |    0    |    0    |    0    |
|          |      tmp_11_fu_2042      |    0    |    0    |    0    |
|          |      tmp_12_fu_2070      |    0    |    0    |    0    |
|          |      tmp_13_fu_2098      |    0    |    0    |    0    |
|          |      tmp_14_fu_2126      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_669        |    0    |    0    |    0    |
|          |        grp_fu_679        |    0    |    0    |    0    |
|          |        grp_fu_696        |    0    |    0    |    0    |
|          |        grp_fu_711        |    0    |    0    |    0    |
|          |    lshr_ln77_1_fu_777    |    0    |    0    |    0    |
|partselect|    lshr_ln77_2_fu_797    |    0    |    0    |    0    |
|          |       tmp_3_fu_1131      |    0    |    0    |    0    |
|          |       tmp_4_fu_1151      |    0    |    0    |    0    |
|          |       tmp_1_fu_1777      |    0    |    0    |    0    |
|          |       tmp_2_fu_1797      |    0    |    0    |    0    |
|          |     trunc_ln2_fu_2158    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     trunc_ln77_fu_773    |    0    |    0    |    0    |
|          |     trunc_ln85_fu_819    |    0    |    0    |    0    |
|          |    trunc_ln76_1_fu_822   |    0    |    0    |    0    |
|          |    trunc_ln85_1_fu_856   |    0    |    0    |    0    |
|          |     trunc_ln86_fu_877    |    0    |    0    |    0    |
|          |    trunc_ln76_3_fu_899   |    0    |    0    |    0    |
|          |    trunc_ln87_2_fu_914   |    0    |    0    |    0    |
|          |     trunc_ln80_fu_918    |    0    |    0    |    0    |
|          |    trunc_ln76_2_fu_940   |    0    |    0    |    0    |
|          |    trunc_ln81_2_fu_955   |    0    |    0    |    0    |
|          |     trunc_ln87_fu_959    |    0    |    0    |    0    |
|          |    trunc_ln79_fu_1027    |    0    |    0    |    0    |
|          |    trunc_ln76_fu_1030    |    0    |    0    |    0    |
|          |   trunc_ln79_1_fu_1050   |    0    |    0    |    0    |
|          |    trunc_ln81_fu_1071    |    0    |    0    |    0    |
|          |    trunc_ln49_fu_1127    |    0    |    0    |    0    |
|          |    trunc_ln61_fu_1183    |    0    |    0    |    0    |
|          |   trunc_ln48_1_fu_1186   |    0    |    0    |    0    |
|          |   trunc_ln61_1_fu_1216   |    0    |    0    |    0    |
|          |    trunc_ln62_fu_1243    |    0    |    0    |    0    |
|          |   trunc_ln48_3_fu_1246   |    0    |    0    |    0    |
|          |   trunc_ln62_1_fu_1276   |    0    |    0    |    0    |
|          |    trunc_ln63_fu_1303    |    0    |    0    |    0    |
|          |   trunc_ln63_1_fu_1306   |    0    |    0    |    0    |
|   trunc  |   trunc_ln48_5_fu_1309   |    0    |    0    |    0    |
|          |    trunc_ln64_fu_1344    |    0    |    0    |    0    |
|          |   trunc_ln48_7_fu_1366   |    0    |    0    |    0    |
|          |   trunc_ln65_2_fu_1381   |    0    |    0    |    0    |
|          |    trunc_ln65_fu_1385    |    0    |    0    |    0    |
|          |    trunc_ln51_fu_1499    |    0    |    0    |    0    |
|          |    trunc_ln48_fu_1502    |    0    |    0    |    0    |
|          |   trunc_ln51_1_fu_1522   |    0    |    0    |    0    |
|          |    trunc_ln52_fu_1549    |    0    |    0    |    0    |
|          |   trunc_ln48_2_fu_1552   |    0    |    0    |    0    |
|          |   trunc_ln52_1_fu_1572   |    0    |    0    |    0    |
|          |    trunc_ln53_fu_1599    |    0    |    0    |    0    |
|          |   trunc_ln53_1_fu_1602   |    0    |    0    |    0    |
|          |   trunc_ln48_4_fu_1605   |    0    |    0    |    0    |
|          |    trunc_ln54_fu_1641    |    0    |    0    |    0    |
|          |   trunc_ln48_6_fu_1663   |    0    |    0    |    0    |
|          |   trunc_ln55_2_fu_1678   |    0    |    0    |    0    |
|          |    trunc_ln55_fu_1682    |    0    |    0    |    0    |
|          |    trunc_ln32_fu_1823    |    0    |    0    |    0    |
|          |   trunc_ln28_1_fu_1827   |    0    |    0    |    0    |
|          |    trunc_ln31_fu_1852    |    0    |    0    |    0    |
|          |   trunc_ln32_2_fu_1862   |    0    |    0    |    0    |
|          |   trunc_ln32_1_fu_1880   |    0    |    0    |    0    |
|          |    trunc_ln33_fu_1918    |    0    |    0    |    0    |
|          |   trunc_ln34_2_fu_1950   |    0    |    0    |    0    |
|          |    trunc_ln34_fu_1954    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln77_fu_787     |    0    |    0    |    0    |
|          |    zext_ln77_1_fu_807    |    0    |    0    |    0    |
|          |     zext_ln85_fu_832     |    0    |    0    |    0    |
|          |    zext_ln85_1_fu_872    |    0    |    0    |    0    |
|          |     zext_ln87_fu_909     |    0    |    0    |    0    |
|          |     zext_ln81_fu_950     |    0    |    0    |    0    |
|          |    zext_ln87_1_fu_971    |    0    |    0    |    0    |
|          |    zext_ln87_2_fu_994    |    0    |    0    |    0    |
|          |     zext_ln88_fu_1023    |    0    |    0    |    0    |
|          |     zext_ln79_fu_1040    |    0    |    0    |    0    |
|          |    zext_ln79_1_fu_1066   |    0    |    0    |    0    |
|          |    zext_ln81_1_fu_1075   |    0    |    0    |    0    |
|          |    zext_ln81_2_fu_1098   |    0    |    0    |    0    |
|          |     zext_ln82_fu_1113    |    0    |    0    |    0    |
|          |     zext_ln49_fu_1141    |    0    |    0    |    0    |
|          |    zext_ln49_1_fu_1161   |    0    |    0    |    0    |
|          |     zext_ln61_fu_1196    |    0    |    0    |    0    |
|          |    zext_ln61_1_fu_1201   |    0    |    0    |    0    |
|          |    zext_ln61_2_fu_1211   |    0    |    0    |    0    |
|          |    zext_ln61_3_fu_1238   |    0    |    0    |    0    |
|          |     zext_ln62_fu_1256    |    0    |    0    |    0    |
|          |    zext_ln62_1_fu_1261   |    0    |    0    |    0    |
|          |    zext_ln62_2_fu_1271   |    0    |    0    |    0    |
|          |    zext_ln62_3_fu_1298   |    0    |    0    |    0    |
|          |     zext_ln63_fu_1318    |    0    |    0    |    0    |
|          |    zext_ln63_1_fu_1340   |    0    |    0    |    0    |
|          |     zext_ln65_fu_1376    |    0    |    0    |    0    |
|          |    zext_ln65_1_fu_1389   |    0    |    0    |    0    |
|          |    zext_ln65_2_fu_1399   |    0    |    0    |    0    |
|          |    zext_ln65_3_fu_1422   |    0    |    0    |    0    |
|          |     zext_ln66_fu_1427    |    0    |    0    |    0    |
|          |    zext_ln66_1_fu_1437   |    0    |    0    |    0    |
|          |    zext_ln66_2_fu_1452   |    0    |    0    |    0    |
|          |     zext_ln67_fu_1457    |    0    |    0    |    0    |
|          |    zext_ln67_1_fu_1467   |    0    |    0    |    0    |
|          |    zext_ln67_2_fu_1482   |    0    |    0    |    0    |
|          |     zext_ln68_fu_1495    |    0    |    0    |    0    |
|   zext   |     zext_ln51_fu_1512    |    0    |    0    |    0    |
|          |    zext_ln51_1_fu_1517   |    0    |    0    |    0    |
|          |    zext_ln51_2_fu_1544   |    0    |    0    |    0    |
|          |     zext_ln52_fu_1562    |    0    |    0    |    0    |
|          |    zext_ln52_1_fu_1567   |    0    |    0    |    0    |
|          |    zext_ln52_2_fu_1594   |    0    |    0    |    0    |
|          |     zext_ln53_fu_1614    |    0    |    0    |    0    |
|          |    zext_ln53_1_fu_1637   |    0    |    0    |    0    |
|          |     zext_ln55_fu_1673    |    0    |    0    |    0    |
|          |    zext_ln55_1_fu_1686   |    0    |    0    |    0    |
|          |    zext_ln55_2_fu_1709   |    0    |    0    |    0    |
|          |     zext_ln56_fu_1714    |    0    |    0    |    0    |
|          |    zext_ln56_1_fu_1729   |    0    |    0    |    0    |
|          |     zext_ln57_fu_1734    |    0    |    0    |    0    |
|          |    zext_ln57_1_fu_1749   |    0    |    0    |    0    |
|          |     zext_ln58_fu_1763    |    0    |    0    |    0    |
|          |     zext_ln29_fu_1787    |    0    |    0    |    0    |
|          |    zext_ln29_1_fu_1807   |    0    |    0    |    0    |
|          |     zext_ln32_fu_1837    |    0    |    0    |    0    |
|          |     zext_ln30_fu_1842    |    0    |    0    |    0    |
|          |    zext_ln32_1_fu_1870   |    0    |    0    |    0    |
|          |    zext_ln32_2_fu_1884   |    0    |    0    |    0    |
|          |    zext_ln32_3_fu_1907   |    0    |    0    |    0    |
|          |     zext_ln34_fu_1945    |    0    |    0    |    0    |
|          |    zext_ln34_1_fu_1958   |    0    |    0    |    0    |
|          |    zext_ln34_2_fu_1981   |    0    |    0    |    0    |
|          |     zext_ln35_fu_1994    |    0    |    0    |    0    |
|          |    zext_ln35_1_fu_2009   |    0    |    0    |    0    |
|          |     zext_ln36_fu_2022    |    0    |    0    |    0    |
|          |    zext_ln36_1_fu_2037   |    0    |    0    |    0    |
|          |     zext_ln37_fu_2050    |    0    |    0    |    0    |
|          |    zext_ln37_1_fu_2065   |    0    |    0    |    0    |
|          |     zext_ln38_fu_2078    |    0    |    0    |    0    |
|          |    zext_ln38_1_fu_2093   |    0    |    0    |    0    |
|          |     zext_ln39_fu_2106    |    0    |    0    |    0    |
|          |    zext_ln39_1_fu_2121   |    0    |    0    |    0    |
|          |     zext_ln40_fu_2134    |    0    |    0    |    0    |
|          |    zext_ln40_1_fu_2149   |    0    |    0    |    0    |
|          |     zext_ln41_fu_2173    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln85_fu_837     |    0    |    0    |    0    |
|          |     sext_ln88_fu_1004    |    0    |    0    |    0    |
|          |     sext_ln79_fu_1045    |    0    |    0    |    0    |
|          |     sext_ln82_fu_1108    |    0    |    0    |    0    |
|          |     sext_ln91_fu_1117    |    0    |    0    |    0    |
|          |     sext_ln49_fu_1173    |    0    |    0    |    0    |
|   sext   |     sext_ln63_fu_1336    |    0    |    0    |    0    |
|          |     sext_ln68_fu_1491    |    0    |    0    |    0    |
|          |     sext_ln53_fu_1632    |    0    |    0    |    0    |
|          |     sext_ln58_fu_1758    |    0    |    0    |    0    |
|          |     sext_ln71_fu_1767    |    0    |    0    |    0    |
|          |     sext_ln29_fu_1819    |    0    |    0    |    0    |
|          |     sext_ln41_fu_2168    |    0    |    0    |    0    |
|          |     sext_ln43_fu_2177    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      shl_ln5_fu_841      |    0    |    0    |    0    |
|          |     shl_ln85_1_fu_859    |    0    |    0    |    0    |
|          |     or_ln87_1_fu_963     |    0    |    0    |    0    |
|          |    trunc_ln87_1_fu_976   |    0    |    0    |    0    |
|          |      shl_ln8_fu_1008     |    0    |    0    |    0    |
|          |      shl_ln4_fu_1053     |    0    |    0    |    0    |
|          |   trunc_ln81_1_fu_1080   |    0    |    0    |    0    |
|          |      shl_ln1_fu_1219     |    0    |    0    |    0    |
|bitconcatenate|      shl_ln3_fu_1279     |    0    |    0    |    0    |
|          |      shl_ln7_fu_1323     |    0    |    0    |    0    |
|          |   trunc_ln65_1_fu_1404   |    0    |    0    |    0    |
|          |      shl_ln_fu_1525      |    0    |    0    |    0    |
|          |      shl_ln2_fu_1575     |    0    |    0    |    0    |
|          |      shl_ln6_fu_1619     |    0    |    0    |    0    |
|          |   trunc_ln55_1_fu_1691   |    0    |    0    |    0    |
|          | sext_ln32_1_cast_fu_1895 |    0    |    0    |    0    |
|          |   trunc_ln34_1_fu_1963   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln87_fu_983      |    0    |    0    |    0    |
|          |      or_ln81_fu_1087     |    0    |    0    |    0    |
|          |      or_ln61_fu_1227     |    0    |    0    |    0    |
|          |      or_ln62_fu_1287     |    0    |    0    |    0    |
|          |      or_ln65_fu_1411     |    0    |    0    |    0    |
|          |      or_ln66_fu_1442     |    0    |    0    |    0    |
|          |      or_ln67_fu_1472     |    0    |    0    |    0    |
|          |      or_ln51_fu_1533     |    0    |    0    |    0    |
|          |      or_ln52_fu_1583     |    0    |    0    |    0    |
|    or    |      or_ln55_fu_1698     |    0    |    0    |    0    |
|          |      or_ln56_fu_1719     |    0    |    0    |    0    |
|          |      or_ln57_fu_1739     |    0    |    0    |    0    |
|          |      or_ln34_fu_1970     |    0    |    0    |    0    |
|          |      or_ln35_fu_1999     |    0    |    0    |    0    |
|          |      or_ln36_fu_2027     |    0    |    0    |    0    |
|          |      or_ln37_fu_2055     |    0    |    0    |    0    |
|          |      or_ln38_fu_2083     |    0    |    0    |    0    |
|          |      or_ln39_fu_2111     |    0    |    0    |    0    |
|          |      or_ln40_fu_2139     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    2    |    0    |   1987  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln41_reg_2678      |    4   |
|      add_ln43_reg_2683      |   64   |
|     add_ln53_1_reg_2550     |    4   |
|      add_ln58_reg_2588      |    4   |
|     add_ln63_1_reg_2454     |    4   |
|      add_ln68_reg_2497      |    4   |
|      add_ln71_reg_2593      |   64   |
|      add_ln82_reg_2361      |    4   |
|      add_ln88_reg_2346      |    4   |
|      add_ln91_reg_2366      |   64   |
|       i1_0_in_reg_619       |   32   |
|       i1_1_in_reg_610       |   32   |
|       i4_0_in_reg_601       |   32   |
|       i4_1_in_reg_592       |   32   |
|        i_0_in_reg_640       |   32   |
|         i_1_reg_2381        |   31   |
|         i_2_reg_2274        |   32   |
|         i_3_reg_2649        |   32   |
|         i_4_reg_2322        |   32   |
|         i_5_reg_2298        |   32   |
|         i_6_reg_2555        |   32   |
|         i_7_reg_2464        |   32   |
|          i_reg_2598         |   30   |
|     icmp_ln25_1_reg_2234    |    1   |
|      icmp_ln25_reg_2230     |    1   |
|      icmp_ln31_reg_2635     |    1   |
|      icmp_ln45_reg_2238     |    1   |
|      icmp_ln50_reg_2403     |    1   |
|      icmp_ln51_reg_2407     |    1   |
|      icmp_ln53_reg_2531     |    1   |
|      icmp_ln63_reg_2435     |    1   |
|      icmp_ln73_reg_2242     |    1   |
|      icmp_ln78_reg_2284     |    1   |
|         j2_0_reg_558        |   32   |
|         j5_0_reg_523        |   32   |
|         j_0_reg_581         |   32   |
|         j_1_reg_2249        |   32   |
|         j_2_reg_2257        |   32   |
|          j_reg_2265         |   32   |
|         k_0_reg_628         |    3   |
|          k_reg_2644         |    3   |
|      mul_ln63_reg_2459      |   32   |
|      mul_ln68_reg_2502      |   32   |
|   p_data_addr_15_reg_2526   |    8   |
|   p_data_addr_17_reg_2430   |    8   |
|   p_data_addr_19_reg_2356   |    8   |
|    p_data_addr_1_reg_2512   |    8   |
|   p_data_addr_21_reg_2293   |    8   |
|   p_data_addr_23_reg_2545   |    8   |
|   p_data_addr_25_reg_2449   |    8   |
|   p_data_addr_27_reg_2336   |    8   |
|   p_data_addr_30_reg_2312   |    8   |
|   p_data_addr_33_reg_2571   |    8   |
|   p_data_addr_38_reg_2480   |    8   |
|    p_data_addr_3_reg_2416   |    8   |
|    p_data_addr_6_reg_2657   |    8   |
|     p_data_addr_reg_2622    |    8   |
|      pd3_0_rec_reg_546      |   64   |
|      pd6_0_rec_reg_534      |   64   |
|       pd_0_rec_reg_569      |   64   |
|s_bits_per_pixel_add_reg_2199|    4   |
|s_bits_per_pixel_loa_reg_2224|   32   |
|  s_color_type_addr_reg_2219 |    4   |
|    s_height_addr_reg_2214   |    4   |
|s_image_linesize_add_reg_2204|    4   |
|    s_width_addr_reg_2209    |    4   |
|   s_width_load_1_reg_2371   |   32   |
|      sext_ln29_reg_2603     |   32   |
|      sext_ln49_reg_2397     |   32   |
|        tmp_7_reg_2517       |    1   |
|        tmp_8_reg_2421       |    1   |
|    trunc_ln28_1_reg_2608    |    4   |
|    trunc_ln32_2_reg_2639    |    1   |
|    trunc_ln34_1_reg_2667    |    4   |
|    trunc_ln34_2_reg_2662    |    1   |
|    trunc_ln48_1_reg_2411    |    4   |
|    trunc_ln48_2_reg_2521    |    4   |
|    trunc_ln48_3_reg_2425    |    4   |
|    trunc_ln48_6_reg_2563    |    4   |
|    trunc_ln48_7_reg_2472    |    4   |
|     trunc_ln48_reg_2507     |    4   |
|     trunc_ln49_reg_2376     |    2   |
|    trunc_ln53_1_reg_2540    |    2   |
|     trunc_ln53_reg_2535     |    4   |
|    trunc_ln55_1_reg_2581    |    4   |
|    trunc_ln55_2_reg_2576    |    2   |
|    trunc_ln63_1_reg_2444    |    2   |
|     trunc_ln63_reg_2439     |    4   |
|    trunc_ln65_1_reg_2490    |    4   |
|    trunc_ln65_2_reg_2485    |    2   |
|    trunc_ln76_1_reg_2288    |    4   |
|    trunc_ln76_2_reg_2330    |    4   |
|    trunc_ln76_3_reg_2306    |    4   |
|     trunc_ln76_reg_2351     |    4   |
|     trunc_ln77_reg_2270     |    1   |
|    trunc_ln81_2_reg_2341    |    3   |
|    trunc_ln87_2_reg_2317    |    3   |
|      zext_ln30_reg_2627     |    4   |
+-----------------------------+--------+
|            Total            |  1446  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_177 |  p0  |  56  |   8  |   448  ||   241   |
| grp_access_fu_177 |  p1  |  29  |  32  |   928  ||   133   |
| pd6_0_rec_reg_534 |  p0  |   2  |  64  |   128  ||    9    |
| pd3_0_rec_reg_546 |  p0  |   2  |  64  |   128  ||    9    |
|  pd_0_rec_reg_569 |  p0  |   2  |  64  |   128  ||    9    |
|    k_0_reg_628    |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1782  || 10.9185 ||   428   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |  1987  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   428  |
|  Register |    -   |    -   |  1446  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   10   |  1446  |  2415  |
+-----------+--------+--------+--------+--------+
