Analysis & Synthesis report for ControladorVGA
Fri Sep 16 01:15:27 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated
 17. Source assignments for background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_0|altsyncram_7uj1:auto_generated
 18. Source assignments for background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_1|altsyncram_7uj1:auto_generated
 19. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:IF_SMUX
 20. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:IF_PCMUX
 21. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|rom32:IMEM
 22. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|control_pipeline:CTL
 23. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|control_pipeline_vectorial:CTL_vectorial
 24. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:ID_RW_SMUX
 25. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:ID_MR_SMUX
 26. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:ID_MW_SMUX
 27. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:ID_BR_SMUX
 28. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:ID_JU_SMUX
 29. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:ALUMUX
 30. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial
 31. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial
 32. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial
 33. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial
 34. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:EX_RFMUX
 35. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:WB_MUX_VEC
 36. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:MEM_READ_TIPO_INSTR
 37. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:MEM_WRITE_TIPO_INSTR
 38. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:MEM_ALUOUT_TIPO_INSTR
 39. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:MEM_RD2_INSTR
 40. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:MEM_RD2
 41. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:WB_WRMUX
 42. Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:WB_WRMUXVEC
 43. Parameter Settings for User Entity Instance: background:inst|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: background:inst|vga_adapter:VGA
 45. Parameter Settings for User Entity Instance: background:inst|vga_adapter:VGA|vga_controller:controller
 46. Parameter Settings for User Entity Instance: background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 47. Parameter Settings for User Entity Instance: vga_pll:inst1|altpll:altpll_component
 48. Parameter Settings for Inferred Entity Instance: background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_0
 49. Parameter Settings for Inferred Entity Instance: background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_1
 50. Parameter Settings for Inferred Entity Instance: background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|lpm_mult:Mult2
 51. altsyncram Parameter Settings by Entity Instance
 52. altpll Parameter Settings by Entity Instance
 53. lpm_mult Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"
 55. Port Connectivity Checks: "background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator"
 56. Port Connectivity Checks: "background:inst|vga_adapter:VGA"
 57. Port Connectivity Checks: "background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"
 58. Port Connectivity Checks: "background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"
 59. Port Connectivity Checks: "background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"
 60. Port Connectivity Checks: "background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"
 61. Port Connectivity Checks: "background:inst|mips_pipeline:procesador|add32:EX_BRADD"
 62. Port Connectivity Checks: "background:inst|mips_pipeline:procesador|mux2:ID_JU_SMUX"
 63. Port Connectivity Checks: "background:inst|mips_pipeline:procesador|mux2:ID_BR_SMUX"
 64. Port Connectivity Checks: "background:inst|mips_pipeline:procesador|mux2:ID_MW_SMUX"
 65. Port Connectivity Checks: "background:inst|mips_pipeline:procesador|mux2:ID_MR_SMUX"
 66. Port Connectivity Checks: "background:inst|mips_pipeline:procesador|mux2:ID_RW_SMUX"
 67. Port Connectivity Checks: "background:inst|mips_pipeline:procesador|control_pipeline:CTL"
 68. Port Connectivity Checks: "background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"
 69. Port Connectivity Checks: "background:inst|mips_pipeline:procesador|add32:IF_PCADD"
 70. Port Connectivity Checks: "background:inst|mips_pipeline:procesador"
 71. Post-Synthesis Netlist Statistics for Top Partition
 72. Elapsed Time Per Partition
 73. Analysis & Synthesis Messages
 74. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 16 01:15:27 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; ControladorVGA                              ;
; Top-level Entity Name              ; ControladorVGA                              ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 4,044                                       ;
;     Total combinational functions  ; 3,829                                       ;
;     Dedicated logic registers      ; 638                                         ;
; Total registers                    ; 638                                         ;
; Total pins                         ; 38                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,049,600                                   ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; ControladorVGA     ; ControladorVGA     ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                        ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                     ; Library ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; ../../Proyecto 2 Completo/vector_register.v            ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v                           ;         ;
; ../../Proyecto 2 Completo/rom32.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v                                     ;         ;
; ../../Proyecto 2 Completo/reg32.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/reg32.v                                     ;         ;
; ../../Proyecto 2 Completo/reg_file.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/reg_file.v                                  ;         ;
; ../../Proyecto 2 Completo/mux2.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mux2.v                                      ;         ;
; ../../Proyecto 2 Completo/mips_pipeline.v              ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v                             ;         ;
; ../../Proyecto 2 Completo/lane_vectorial_control.v     ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial_control.v                    ;         ;
; ../../Proyecto 2 Completo/lane_vectorial.v             ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v                            ;         ;
; ../../Proyecto 2 Completo/control_pipeline_vectorial.v ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/control_pipeline_vectorial.v                ;         ;
; ../../Proyecto 2 Completo/control_pipeline.v           ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/control_pipeline.v                          ;         ;
; ../../Proyecto 2 Completo/alu.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/alu.v                                       ;         ;
; ../../Proyecto 2 Completo/add32.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/add32.v                                     ;         ;
; ControladorVGA.bdf                                     ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf                               ;         ;
; background.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v                                     ;         ;
; vga_pll.v                                              ; yes             ; User Wizard-Generated File                            ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_pll.v                                        ;         ;
; vga_adapter.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_adapter.v                                    ;         ;
; vga_address_translator.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_address_translator.v                         ;         ;
; vga_controller.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v                                 ;         ;
; text_generator.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v                                 ;         ;
; muxVGA.v                                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v                                         ;         ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                               ;         ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;         ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;         ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                               ;         ;
; aglobal160.inc                                         ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                               ;         ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;         ;
; altrom.inc                                             ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                   ;         ;
; altram.inc                                             ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                   ;         ;
; altdpram.inc                                           ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                 ;         ;
; db/altsyncram_qgg2.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/altsyncram_qgg2.tdf                           ;         ;
; prueba3.mif                                            ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/prueba3.mif                                      ;         ;
; db/decode_g0b.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/decode_g0b.tdf                                ;         ;
; db/decode_9ca.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/decode_9ca.tdf                                ;         ;
; db/mux_dsb.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/mux_dsb.tdf                                   ;         ;
; altpll.tdf                                             ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                                   ;         ;
; stratix_pll.inc                                        ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                              ;         ;
; stratixii_pll.inc                                      ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                            ;         ;
; cycloneii_pll.inc                                      ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                            ;         ;
; db/vga_pll_altpll.v                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/vga_pll_altpll.v                              ;         ;
; db/altsyncram_7uj1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/altsyncram_7uj1.tdf                           ;         ;
; db/controladorvga.ram0_reg_file_c5668544.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/controladorvga.ram0_reg_file_c5668544.hdl.mif ;         ;
; lpm_mult.tdf                                           ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                 ;         ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;         ;
; multcore.inc                                           ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc                                                 ;         ;
; bypassff.inc                                           ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                                                 ;         ;
; altshift.inc                                           ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                                                 ;         ;
; db/mult_8jt.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/mult_8jt.tdf                                  ;         ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                     ;
+--------------------------+--------------------------------------------------------------------------------------+
; Resource                 ; Usage                                                                                ;
+--------------------------+--------------------------------------------------------------------------------------+
; I/O pins                 ; 38                                                                                   ;
; Total memory bits        ; 1049600                                                                              ;
;                          ;                                                                                      ;
; DSP block 9-bit elements ; 2                                                                                    ;
;                          ;                                                                                      ;
; Total PLLs               ; 1                                                                                    ;
;     -- PLLs              ; 1                                                                                    ;
;                          ;                                                                                      ;
; Maximum fan-out node     ; vga_pll:inst1|altpll:altpll_component|vga_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out          ; 824                                                                                  ;
; Total fan-out            ; 19938                                                                                ;
; Average fan-out          ; 4.21                                                                                 ;
+--------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Entity Name                ; Library Name ;
+------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |ControladorVGA                                            ; 3829 (0)          ; 638 (0)      ; 1049600     ; 2            ; 0       ; 1         ; 0         ; 38   ; 0            ; |ControladorVGA                                                                                                                                               ; ControladorVGA             ; work         ;
;    |background:inst|                                       ; 3829 (0)          ; 638 (0)      ; 1049600     ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst                                                                                                                               ; background                 ; work         ;
;       |altsyncram:altsyncram_component|                    ; 77 (0)            ; 10 (0)       ; 1048576     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|altsyncram:altsyncram_component                                                                                               ; altsyncram                 ; work         ;
;          |altsyncram_qgg2:auto_generated|                  ; 77 (1)            ; 10 (10)      ; 1048576     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated                                                                ; altsyncram_qgg2            ; work         ;
;             |decode_9ca:rden_decode_b|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated|decode_9ca:rden_decode_b                                       ; decode_9ca                 ; work         ;
;             |decode_g0b:decode2|                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated|decode_g0b:decode2                                             ; decode_g0b                 ; work         ;
;             |decode_g0b:rden_decode_a|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated|decode_g0b:rden_decode_a                                       ; decode_g0b                 ; work         ;
;             |mux_dsb:mux4|                                 ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated|mux_dsb:mux4                                                   ; mux_dsb                    ; work         ;
;       |mips_pipeline:procesador|                           ; 2384 (100)        ; 577 (547)    ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador                                                                                                      ; mips_pipeline              ; work         ;
;          |add32:IF_PCADD|                                  ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|add32:IF_PCADD                                                                                       ; add32                      ; work         ;
;          |alu:EX_ALU|                                      ; 141 (141)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|alu:EX_ALU                                                                                           ; alu                        ; work         ;
;          |control_pipeline:CTL|                            ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|control_pipeline:CTL                                                                                 ; control_pipeline           ; work         ;
;          |control_pipeline_vectorial:CTL_vectorial|        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|control_pipeline_vectorial:CTL_vectorial                                                             ; control_pipeline_vectorial ; work         ;
;          |lane_vectorial:VLANES[0].lane_vectorial|         ; 124 (124)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial                                                              ; lane_vectorial             ; work         ;
;          |lane_vectorial:VLANES[1].lane_vectorial|         ; 134 (134)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial                                                              ; lane_vectorial             ; work         ;
;          |lane_vectorial:VLANES[2].lane_vectorial|         ; 117 (117)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial                                                              ; lane_vectorial             ; work         ;
;          |lane_vectorial:VLANES[3].lane_vectorial|         ; 117 (117)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial                                                              ; lane_vectorial             ; work         ;
;          |mux2:ALUMUX|                                     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:ALUMUX                                                                                          ; mux2                       ; work         ;
;          |mux2:EX_RFMUX|                                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:EX_RFMUX                                                                                        ; mux2                       ; work         ;
;          |mux2:ID_BR_SMUX|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:ID_BR_SMUX                                                                                      ; mux2                       ; work         ;
;          |mux2:ID_MR_SMUX|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:ID_MR_SMUX                                                                                      ; mux2                       ; work         ;
;          |mux2:ID_MW_SMUX|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:ID_MW_SMUX                                                                                      ; mux2                       ; work         ;
;          |mux2:ID_RW_SMUX|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:ID_RW_SMUX                                                                                      ; mux2                       ; work         ;
;          |mux2:IF_PCMUX|                                   ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:IF_PCMUX                                                                                        ; mux2                       ; work         ;
;          |mux2:MEM_ALUOUT_TIPO_INSTR|                      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:MEM_ALUOUT_TIPO_INSTR                                                                           ; mux2                       ; work         ;
;          |mux2:MEM_RD2_INSTR|                              ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:MEM_RD2_INSTR                                                                                   ; mux2                       ; work         ;
;          |mux2:MEM_READ_TIPO_INSTR|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:MEM_READ_TIPO_INSTR                                                                             ; mux2                       ; work         ;
;          |mux2:MEM_WRITE_TIPO_INSTR|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:MEM_WRITE_TIPO_INSTR                                                                            ; mux2                       ; work         ;
;          |mux2:WB_MUX_VEC|                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:WB_MUX_VEC                                                                                      ; mux2                       ; work         ;
;          |mux2:WB_WRMUXVEC|                                ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:WB_WRMUXVEC                                                                                     ; mux2                       ; work         ;
;          |mux2:WB_WRMUX|                                   ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:WB_WRMUX                                                                                        ; mux2                       ; work         ;
;          |reg32:IF_PC|                                     ; 1 (1)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|reg32:IF_PC                                                                                          ; reg32                      ; work         ;
;          |reg_file:RFILE|                                  ; 68 (68)           ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|reg_file:RFILE                                                                                       ; reg_file                   ; work         ;
;             |altsyncram:file_array_rtl_0|                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_0                                                           ; altsyncram                 ; work         ;
;                |altsyncram_7uj1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_0|altsyncram_7uj1:auto_generated                            ; altsyncram_7uj1            ; work         ;
;             |altsyncram:file_array_rtl_1|                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_1                                                           ; altsyncram                 ; work         ;
;                |altsyncram_7uj1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_1|altsyncram_7uj1:auto_generated                            ; altsyncram_7uj1            ; work         ;
;          |rom32:IMEM|                                      ; 142 (142)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|rom32:IMEM                                                                                           ; rom32                      ; work         ;
;          |vector_register:vector_register_bank|            ; 1183 (1183)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|mips_pipeline:procesador|vector_register:vector_register_bank                                                                 ; vector_register            ; work         ;
;       |vga_adapter:VGA|                                    ; 1368 (9)          ; 51 (0)       ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|vga_adapter:VGA                                                                                                               ; vga_adapter                ; work         ;
;          |muxVGA:muxdata|                                  ; 80 (80)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|vga_adapter:VGA|muxVGA:muxdata                                                                                                ; muxVGA                     ; work         ;
;          |text_generator:generador_texto_unit|             ; 1067 (1067)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit                                                                           ; text_generator             ; work         ;
;          |vga_controller:controller|                       ; 212 (47)          ; 43 (26)      ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|vga_adapter:VGA|vga_controller:controller                                                                                     ; vga_controller             ; work         ;
;             |vga_address_translator:controller_translator| ; 165 (165)         ; 17 (17)      ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                        ; vga_address_translator     ; work         ;
;                |lpm_mult:Mult2|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|lpm_mult:Mult2                         ; lpm_mult                   ; work         ;
;                   |mult_8jt:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |ControladorVGA|background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|lpm_mult:Mult2|mult_8jt:auto_generated ; mult_8jt                   ; work         ;
;    |vga_pll:inst1|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|vga_pll:inst1                                                                                                                                 ; vga_pll                    ; work         ;
;       |altpll:altpll_component|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|vga_pll:inst1|altpll:altpll_component                                                                                                         ; altpll                     ; work         ;
;          |vga_pll_altpll:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ControladorVGA|vga_pll:inst1|altpll:altpll_component|vga_pll_altpll:auto_generated                                                                           ; vga_pll_altpll             ; work         ;
+------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+
; Name                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+
; background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated|ALTSYNCRAM                                     ; AUTO ; True Dual Port   ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; ../prueba3.mif                                   ;
; background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_0|altsyncram_7uj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512     ; db/ControladorVGA.ram0_reg_file_c5668544.hdl.mif ;
; background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_1|altsyncram_7uj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512     ; db/ControladorVGA.ram0_reg_file_c5668544.hdl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Simple Multipliers (36-bit)           ; 0           ;
; Multiply Accumulators (18-bit)        ; 0           ;
; Two-Multipliers Adders (9-bit)        ; 0           ;
; Two-Multipliers Adders (18-bit)       ; 0           ;
; Four-Multipliers Adders (9-bit)       ; 0           ;
; Four-Multipliers Adders (18-bit)      ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |ControladorVGA|vga_pll:inst1 ; vga_pll.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                   ; Latch Enable Signal                                                                    ; Free of Timing Hazards ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------+
; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[6]              ; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]        ; yes                    ;
; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[4]              ; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]        ; yes                    ;
; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]              ; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]        ; yes                    ;
; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[0]              ; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]        ; yes                    ;
; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[2]              ; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]        ; yes                    ;
; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[5]              ; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]        ; yes                    ;
; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[0]              ; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]        ; yes                    ;
; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[8]              ; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]        ; yes                    ;
; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[7]              ; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]        ; yes                    ;
; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[10]             ; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]        ; yes                    ;
; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[3]              ; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]        ; yes                    ;
; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[2]              ; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]        ; yes                    ;
; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[1]              ; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]        ; yes                    ;
; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[9]              ; background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1]        ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[22]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[23]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[24]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[25]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[26]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[17]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[18]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[19]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[20]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[21]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[27]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[28]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[29]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[30]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[31]                             ; background:inst|mips_pipeline:procesador|rom32:IMEM|Equal0                             ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[10][14] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[9][14]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[8][14]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[11][14] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[5][14]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[6][14]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[4][14]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[7][14]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[2][14]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[1][14]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[0][14]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[3][14]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[13][14] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[14][14] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[12][14] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[15][14] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[6][13]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[10][13] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[2][13]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[14][13] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[9][13]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[5][13]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[1][13]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[13][13] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[4][13]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[8][13]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[0][13]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[12][13] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[11][13] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[7][13]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[3][13]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[15][13] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[10][23] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[9][23]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[8][23]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[11][23] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[5][23]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[6][23]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[4][23]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[7][23]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[2][23]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[1][23]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[0][23]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[3][23]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[13][23] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[14][23] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[12][23] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[15][23] ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[5][0]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[9][0]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[1][0]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[13][0]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[10][0]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[6][0]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[2][0]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[14][0]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[8][0]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[4][0]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[0][0]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[12][0]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[7][0]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[11][0]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[3][0]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[15][0]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[10][1]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[9][1]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[8][1]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[11][1]  ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[5][1]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[6][1]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|VECREG[4][1]   ; background:inst|mips_pipeline:procesador|vector_register:vector_register_bank|Decoder0 ; yes                    ;
; Number of user-specified and inferred latches = 558                                          ;                                                                                        ;                        ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                        ;
+---------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                                        ;
+---------------------------------------------------------------+---------------------------------------------------------------------------+
; background:inst|mips_pipeline:procesador|EX_Operation[2]      ; Stuck at GND due to stuck port data_in                                    ;
; background:inst|mips_pipeline:procesador|EX_MemtoReg_vec      ; Merged with background:inst|mips_pipeline:procesador|EX_MemRead_vec       ;
; background:inst|mips_pipeline:procesador|EX_extend[0]         ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[0]      ;
; background:inst|mips_pipeline:procesador|EX_shamt[0]          ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[0]      ;
; background:inst|mips_pipeline:procesador|EX_extend[1]         ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[1]      ;
; background:inst|mips_pipeline:procesador|EX_shamt[1]          ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[1]      ;
; background:inst|mips_pipeline:procesador|EX_extend[2]         ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[2]      ;
; background:inst|mips_pipeline:procesador|EX_shamt[2]          ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[2]      ;
; background:inst|mips_pipeline:procesador|EX_extend[3]         ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[3]      ;
; background:inst|mips_pipeline:procesador|EX_shamt[3]          ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[3]      ;
; background:inst|mips_pipeline:procesador|EX_extend[4]         ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[4]      ;
; background:inst|mips_pipeline:procesador|EX_shamt[4]          ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[4]      ;
; background:inst|mips_pipeline:procesador|EX_extend[5]         ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[5]      ;
; background:inst|mips_pipeline:procesador|EX_shamt[5]          ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[5]      ;
; background:inst|mips_pipeline:procesador|EX_extend[6]         ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[6]      ;
; background:inst|mips_pipeline:procesador|EX_shamt[6]          ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[6]      ;
; background:inst|mips_pipeline:procesador|EX_extend[7]         ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[7]      ;
; background:inst|mips_pipeline:procesador|EX_shamt[7]          ; Merged with background:inst|mips_pipeline:procesador|EX_inmediato[7]      ;
; background:inst|mips_pipeline:procesador|EX_rt[0]             ; Merged with background:inst|mips_pipeline:procesador|EX_Vt_num[0]         ;
; background:inst|mips_pipeline:procesador|EX_rt[1]             ; Merged with background:inst|mips_pipeline:procesador|EX_Vt_num[1]         ;
; background:inst|mips_pipeline:procesador|EX_rt[2]             ; Merged with background:inst|mips_pipeline:procesador|EX_Vt_num[2]         ;
; background:inst|mips_pipeline:procesador|EX_rt[3]             ; Merged with background:inst|mips_pipeline:procesador|EX_Vt_num[3]         ;
; background:inst|mips_pipeline:procesador|EX_rd[0]             ; Merged with background:inst|mips_pipeline:procesador|EX_Vd_num[0]         ;
; background:inst|mips_pipeline:procesador|EX_extend[12]        ; Merged with background:inst|mips_pipeline:procesador|EX_Vd_num[0]         ;
; background:inst|mips_pipeline:procesador|EX_rd[1]             ; Merged with background:inst|mips_pipeline:procesador|EX_Vd_num[1]         ;
; background:inst|mips_pipeline:procesador|EX_extend[13]        ; Merged with background:inst|mips_pipeline:procesador|EX_Vd_num[1]         ;
; background:inst|mips_pipeline:procesador|EX_rd[2]             ; Merged with background:inst|mips_pipeline:procesador|EX_Vd_num[2]         ;
; background:inst|mips_pipeline:procesador|EX_extend[14]        ; Merged with background:inst|mips_pipeline:procesador|EX_Vd_num[2]         ;
; background:inst|mips_pipeline:procesador|EX_rd[3]             ; Merged with background:inst|mips_pipeline:procesador|EX_Vd_num[3]         ;
; background:inst|mips_pipeline:procesador|EX_extend[15]        ; Merged with background:inst|mips_pipeline:procesador|EX_Vd_num[3]         ;
; background:inst|mips_pipeline:procesador|EX_extend[16..31]    ; Merged with background:inst|mips_pipeline:procesador|EX_rd[4]             ;
; background:inst|mips_pipeline:procesador|EX_shamt[8]          ; Merged with background:inst|mips_pipeline:procesador|EX_extend[8]         ;
; background:inst|mips_pipeline:procesador|EX_shamt[9]          ; Merged with background:inst|mips_pipeline:procesador|EX_extend[9]         ;
; background:inst|mips_pipeline:procesador|EX_shamt[10]         ; Merged with background:inst|mips_pipeline:procesador|EX_extend[10]        ;
; background:inst|mips_pipeline:procesador|EX_shamt[11]         ; Merged with background:inst|mips_pipeline:procesador|EX_extend[11]        ;
; background:inst|mips_pipeline:procesador|MEM_MemtoReg_vec     ; Merged with background:inst|mips_pipeline:procesador|MEM_MemRead_vec      ;
; background:inst|mips_pipeline:procesador|reg32:IF_PC|d_out[1] ; Merged with background:inst|mips_pipeline:procesador|reg32:IF_PC|d_out[0] ;
; background:inst|mips_pipeline:procesador|MEM_btgt[1]          ; Merged with background:inst|mips_pipeline:procesador|MEM_btgt[0]          ;
; background:inst|mips_pipeline:procesador|EX_pc4[1]            ; Merged with background:inst|mips_pipeline:procesador|EX_pc4[0]            ;
; background:inst|mips_pipeline:procesador|ID_pc4[1]            ; Merged with background:inst|mips_pipeline:procesador|ID_pc4[0]            ;
; background:inst|mips_pipeline:procesador|ID_pc4[0]            ; Stuck at GND due to stuck port data_in                                    ;
; background:inst|mips_pipeline:procesador|EX_pc4[0]            ; Stuck at GND due to stuck port data_in                                    ;
; background:inst|mips_pipeline:procesador|MEM_btgt[0]          ; Stuck at GND due to stuck port data_in                                    ;
; background:inst|mips_pipeline:procesador|reg32:IF_PC|d_out[0] ; Stuck at GND due to stuck port data_in                                    ;
; Total Number of Removed Registers = 59                        ;                                                                           ;
+---------------------------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                    ;
+----------------------------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                                      ; Reason for Removal        ; Registers Removed due to This Register                        ;
+----------------------------------------------------+---------------------------+---------------------------------------------------------------+
; background:inst|mips_pipeline:procesador|ID_pc4[0] ; Stuck at GND              ; background:inst|mips_pipeline:procesador|EX_pc4[0],           ;
;                                                    ; due to stuck port data_in ; background:inst|mips_pipeline:procesador|MEM_btgt[0],         ;
;                                                    ;                           ; background:inst|mips_pipeline:procesador|reg32:IF_PC|d_out[0] ;
+----------------------------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 638   ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ControladorVGA|background:inst|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ControladorVGA|background:inst|vga_adapter:VGA|muxVGA:muxdata|vga_data[6]                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |ControladorVGA|background:inst|mips_pipeline:procesador|reg32:IF_PC|d_out[17]                                                        ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; Yes        ; |ControladorVGA|background:inst|mips_pipeline:procesador|EX_vector_Vs[12]                                                             ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; Yes        ; |ControladorVGA|background:inst|mips_pipeline:procesador|EX_vector_Vt[3]                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |ControladorVGA|background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[6] ;
; 32:1               ; 8 bits    ; 168 LEs       ; 80 LEs               ; 88 LEs                 ; Yes        ; |ControladorVGA|background:inst|mips_pipeline:procesador|MEM_ALUOut_vec[28]                                                           ;
; 32:1               ; 8 bits    ; 168 LEs       ; 80 LEs               ; 88 LEs                 ; Yes        ; |ControladorVGA|background:inst|mips_pipeline:procesador|MEM_ALUOut_vec[2]                                                            ;
; 33:1               ; 8 bits    ; 176 LEs       ; 80 LEs               ; 96 LEs                 ; Yes        ; |ControladorVGA|background:inst|mips_pipeline:procesador|MEM_ALUOut_vec[22]                                                           ;
; 33:1               ; 8 bits    ; 176 LEs       ; 80 LEs               ; 96 LEs                 ; Yes        ; |ControladorVGA|background:inst|mips_pipeline:procesador|MEM_ALUOut_vec[16]                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ControladorVGA|background:inst|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |ControladorVGA|background:inst|mips_pipeline:procesador|mux2:MEM_RD2_INSTR|y[11]                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ControladorVGA|background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[6]                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |ControladorVGA|background:inst|mips_pipeline:procesador|alu:EX_ALU|Mux1                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_0|altsyncram_7uj1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_1|altsyncram_7uj1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:IF_SMUX ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; bitwidth       ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:IF_PCMUX ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; bitwidth       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|rom32:IMEM ;
+----------------+---------------------------+-----------------------------------------------------+
; Parameter Name ; Value                     ; Type                                                ;
+----------------+---------------------------+-----------------------------------------------------+
; BASE_ADDRESS   ; 0000000000000000000000000 ; Unsigned Binary                                     ;
+----------------+---------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|control_pipeline:CTL ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; ADD            ; 00001 ; Unsigned Binary                                                                   ;
; XOR            ; 00101 ; Unsigned Binary                                                                   ;
; CMP            ; 01011 ; Unsigned Binary                                                                   ;
; MOVI           ; 00011 ; Unsigned Binary                                                                   ;
; MOV            ; 10010 ; Unsigned Binary                                                                   ;
; LW             ; 01101 ; Unsigned Binary                                                                   ;
; SW             ; 01111 ; Unsigned Binary                                                                   ;
; BEQ            ; 01100 ; Unsigned Binary                                                                   ;
; ADDI           ; 10011 ; Unsigned Binary                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|control_pipeline_vectorial:CTL_vectorial ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ADDV           ; 00010 ; Unsigned Binary                                                                                       ;
; XORIV          ; 00110 ; Unsigned Binary                                                                                       ;
; MOVV           ; 00100 ; Unsigned Binary                                                                                       ;
; LSLV           ; 01001 ; Unsigned Binary                                                                                       ;
; LSRV           ; 01010 ; Unsigned Binary                                                                                       ;
; SUBV           ; 10001 ; Unsigned Binary                                                                                       ;
; LOADV          ; 01110 ; Unsigned Binary                                                                                       ;
; STOREV         ; 10000 ; Unsigned Binary                                                                                       ;
; RORV           ; 00111 ; Unsigned Binary                                                                                       ;
; ROLV           ; 01000 ; Unsigned Binary                                                                                       ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:ID_RW_SMUX ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; bitwidth       ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:ID_MR_SMUX ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; bitwidth       ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:ID_MW_SMUX ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; bitwidth       ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:ID_BR_SMUX ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; bitwidth       ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:ID_JU_SMUX ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; bitwidth       ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:ALUMUX ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; bitwidth       ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; index          ; 0     ; Signed Integer                                                                                       ;
; width          ; 8     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; index          ; 1     ; Signed Integer                                                                                       ;
; width          ; 8     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; index          ; 2     ; Signed Integer                                                                                       ;
; width          ; 8     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; index          ; 3     ; Signed Integer                                                                                       ;
; width          ; 8     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:EX_RFMUX ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; bitwidth       ; 5     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:WB_MUX_VEC ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; bitwidth       ; 5     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:MEM_READ_TIPO_INSTR ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; bitwidth       ; 1     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:MEM_WRITE_TIPO_INSTR ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; bitwidth       ; 1     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:MEM_ALUOUT_TIPO_INSTR ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; bitwidth       ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:MEM_RD2_INSTR ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; bitwidth       ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:MEM_RD2 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; bitwidth       ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:WB_WRMUX ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; bitwidth       ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|mips_pipeline:procesador|mux2:WB_WRMUXVEC ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; bitwidth       ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; ../prueba3.mif       ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_qgg2      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|vga_adapter:VGA ;
+-------------------------+-------------+--------------------------------------+
; Parameter Name          ; Value       ; Type                                 ;
+-------------------------+-------------+--------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3           ; Signed Integer                       ;
; MONOCHROME              ; FALSE       ; String                               ;
; RESOLUTION              ; 160x120     ; String                               ;
; BACKGROUND_IMAGE        ; prueba3.mif ; String                               ;
+-------------------------+-------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-----------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                            ;
+-------------------------+------------+-----------------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                                  ;
; MONOCHROME              ; FALSE      ; String                                                          ;
; RESOLUTION              ; 160x120    ; String                                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                                 ;
+-------------------------+------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                     ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                                   ;
+----------------+---------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll:inst1|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------+
; Parameter Name                ; Value                     ; Type                   ;
+-------------------------------+---------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                ;
; LOCK_HIGH                     ; 1                         ; Untyped                ;
; LOCK_LOW                      ; 1                         ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                ;
; SKIP_VCO                      ; OFF                       ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                ;
; BANDWIDTH                     ; 0                         ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Signed Integer         ;
; CLK2_MULTIPLY_BY              ; 1                         ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK3_DIVIDE_BY                ; 2                         ; Signed Integer         ;
; CLK2_DIVIDE_BY                ; 1                         ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                ;
; VCO_MIN                       ; 0                         ; Untyped                ;
; VCO_MAX                       ; 0                         ; Untyped                ;
; VCO_CENTER                    ; 0                         ; Untyped                ;
; PFD_MIN                       ; 0                         ; Untyped                ;
; PFD_MAX                       ; 0                         ; Untyped                ;
; M_INITIAL                     ; 0                         ; Untyped                ;
; M                             ; 0                         ; Untyped                ;
; N                             ; 1                         ; Untyped                ;
; M2                            ; 1                         ; Untyped                ;
; N2                            ; 1                         ; Untyped                ;
; SS                            ; 1                         ; Untyped                ;
; C0_HIGH                       ; 0                         ; Untyped                ;
; C1_HIGH                       ; 0                         ; Untyped                ;
; C2_HIGH                       ; 0                         ; Untyped                ;
; C3_HIGH                       ; 0                         ; Untyped                ;
; C4_HIGH                       ; 0                         ; Untyped                ;
; C5_HIGH                       ; 0                         ; Untyped                ;
; C6_HIGH                       ; 0                         ; Untyped                ;
; C7_HIGH                       ; 0                         ; Untyped                ;
; C8_HIGH                       ; 0                         ; Untyped                ;
; C9_HIGH                       ; 0                         ; Untyped                ;
; C0_LOW                        ; 0                         ; Untyped                ;
; C1_LOW                        ; 0                         ; Untyped                ;
; C2_LOW                        ; 0                         ; Untyped                ;
; C3_LOW                        ; 0                         ; Untyped                ;
; C4_LOW                        ; 0                         ; Untyped                ;
; C5_LOW                        ; 0                         ; Untyped                ;
; C6_LOW                        ; 0                         ; Untyped                ;
; C7_LOW                        ; 0                         ; Untyped                ;
; C8_LOW                        ; 0                         ; Untyped                ;
; C9_LOW                        ; 0                         ; Untyped                ;
; C0_INITIAL                    ; 0                         ; Untyped                ;
; C1_INITIAL                    ; 0                         ; Untyped                ;
; C2_INITIAL                    ; 0                         ; Untyped                ;
; C3_INITIAL                    ; 0                         ; Untyped                ;
; C4_INITIAL                    ; 0                         ; Untyped                ;
; C5_INITIAL                    ; 0                         ; Untyped                ;
; C6_INITIAL                    ; 0                         ; Untyped                ;
; C7_INITIAL                    ; 0                         ; Untyped                ;
; C8_INITIAL                    ; 0                         ; Untyped                ;
; C9_INITIAL                    ; 0                         ; Untyped                ;
; C0_MODE                       ; BYPASS                    ; Untyped                ;
; C1_MODE                       ; BYPASS                    ; Untyped                ;
; C2_MODE                       ; BYPASS                    ; Untyped                ;
; C3_MODE                       ; BYPASS                    ; Untyped                ;
; C4_MODE                       ; BYPASS                    ; Untyped                ;
; C5_MODE                       ; BYPASS                    ; Untyped                ;
; C6_MODE                       ; BYPASS                    ; Untyped                ;
; C7_MODE                       ; BYPASS                    ; Untyped                ;
; C8_MODE                       ; BYPASS                    ; Untyped                ;
; C9_MODE                       ; BYPASS                    ; Untyped                ;
; C0_PH                         ; 0                         ; Untyped                ;
; C1_PH                         ; 0                         ; Untyped                ;
; C2_PH                         ; 0                         ; Untyped                ;
; C3_PH                         ; 0                         ; Untyped                ;
; C4_PH                         ; 0                         ; Untyped                ;
; C5_PH                         ; 0                         ; Untyped                ;
; C6_PH                         ; 0                         ; Untyped                ;
; C7_PH                         ; 0                         ; Untyped                ;
; C8_PH                         ; 0                         ; Untyped                ;
; C9_PH                         ; 0                         ; Untyped                ;
; L0_HIGH                       ; 1                         ; Untyped                ;
; L1_HIGH                       ; 1                         ; Untyped                ;
; G0_HIGH                       ; 1                         ; Untyped                ;
; G1_HIGH                       ; 1                         ; Untyped                ;
; G2_HIGH                       ; 1                         ; Untyped                ;
; G3_HIGH                       ; 1                         ; Untyped                ;
; E0_HIGH                       ; 1                         ; Untyped                ;
; E1_HIGH                       ; 1                         ; Untyped                ;
; E2_HIGH                       ; 1                         ; Untyped                ;
; E3_HIGH                       ; 1                         ; Untyped                ;
; L0_LOW                        ; 1                         ; Untyped                ;
; L1_LOW                        ; 1                         ; Untyped                ;
; G0_LOW                        ; 1                         ; Untyped                ;
; G1_LOW                        ; 1                         ; Untyped                ;
; G2_LOW                        ; 1                         ; Untyped                ;
; G3_LOW                        ; 1                         ; Untyped                ;
; E0_LOW                        ; 1                         ; Untyped                ;
; E1_LOW                        ; 1                         ; Untyped                ;
; E2_LOW                        ; 1                         ; Untyped                ;
; E3_LOW                        ; 1                         ; Untyped                ;
; L0_INITIAL                    ; 1                         ; Untyped                ;
; L1_INITIAL                    ; 1                         ; Untyped                ;
; G0_INITIAL                    ; 1                         ; Untyped                ;
; G1_INITIAL                    ; 1                         ; Untyped                ;
; G2_INITIAL                    ; 1                         ; Untyped                ;
; G3_INITIAL                    ; 1                         ; Untyped                ;
; E0_INITIAL                    ; 1                         ; Untyped                ;
; E1_INITIAL                    ; 1                         ; Untyped                ;
; E2_INITIAL                    ; 1                         ; Untyped                ;
; E3_INITIAL                    ; 1                         ; Untyped                ;
; L0_MODE                       ; BYPASS                    ; Untyped                ;
; L1_MODE                       ; BYPASS                    ; Untyped                ;
; G0_MODE                       ; BYPASS                    ; Untyped                ;
; G1_MODE                       ; BYPASS                    ; Untyped                ;
; G2_MODE                       ; BYPASS                    ; Untyped                ;
; G3_MODE                       ; BYPASS                    ; Untyped                ;
; E0_MODE                       ; BYPASS                    ; Untyped                ;
; E1_MODE                       ; BYPASS                    ; Untyped                ;
; E2_MODE                       ; BYPASS                    ; Untyped                ;
; E3_MODE                       ; BYPASS                    ; Untyped                ;
; L0_PH                         ; 0                         ; Untyped                ;
; L1_PH                         ; 0                         ; Untyped                ;
; G0_PH                         ; 0                         ; Untyped                ;
; G1_PH                         ; 0                         ; Untyped                ;
; G2_PH                         ; 0                         ; Untyped                ;
; G3_PH                         ; 0                         ; Untyped                ;
; E0_PH                         ; 0                         ; Untyped                ;
; E1_PH                         ; 0                         ; Untyped                ;
; E2_PH                         ; 0                         ; Untyped                ;
; E3_PH                         ; 0                         ; Untyped                ;
; M_PH                          ; 0                         ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX             ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK3                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                ;
; CBXI_PARAMETER                ; vga_pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV GX             ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_0 ;
+------------------------------------+--------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                         ;
+------------------------------------+--------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped                                      ;
; WIDTH_A                            ; 32                                               ; Untyped                                      ;
; WIDTHAD_A                          ; 4                                                ; Untyped                                      ;
; NUMWORDS_A                         ; 16                                               ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                      ;
; WIDTH_B                            ; 32                                               ; Untyped                                      ;
; WIDTHAD_B                          ; 4                                                ; Untyped                                      ;
; NUMWORDS_B                         ; 16                                               ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                      ;
; INIT_FILE                          ; db/ControladorVGA.ram0_reg_file_c5668544.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                    ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_7uj1                                  ; Untyped                                      ;
+------------------------------------+--------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_1 ;
+------------------------------------+--------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                         ;
+------------------------------------+--------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped                                      ;
; WIDTH_A                            ; 32                                               ; Untyped                                      ;
; WIDTHAD_A                          ; 4                                                ; Untyped                                      ;
; NUMWORDS_A                         ; 16                                               ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                      ;
; WIDTH_B                            ; 32                                               ; Untyped                                      ;
; WIDTHAD_B                          ; 4                                                ; Untyped                                      ;
; NUMWORDS_B                         ; 16                                               ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                      ;
; INIT_FILE                          ; db/ControladorVGA.ram0_reg_file_c5668544.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX                                    ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_7uj1                                  ; Untyped                                      ;
+------------------------------------+--------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|lpm_mult:Mult2 ;
+------------------------------------------------+---------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                                                  ;
+------------------------------------------------+---------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTHA                                     ; 17            ; Untyped                                                                                               ;
; LPM_WIDTHB                                     ; 8             ; Untyped                                                                                               ;
; LPM_WIDTHP                                     ; 25            ; Untyped                                                                                               ;
; LPM_WIDTHR                                     ; 25            ; Untyped                                                                                               ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                                                               ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                                                               ;
; LATENCY                                        ; 0             ; Untyped                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; YES           ; Untyped                                                                                               ;
; USE_EAB                                        ; OFF           ; Untyped                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                                               ;
; CBXI_PARAMETER                                 ; mult_8jt      ; Untyped                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                                               ;
+------------------------------------------------+---------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                   ;
; Entity Instance                           ; background:inst|altsyncram:altsyncram_component                                     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 32768                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                  ;
;     -- NUMWORDS_B                         ; 32768                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; vga_pll:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                 ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                     ;
; Entity Instance                       ; background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 25                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                    ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|vga_adapter:VGA|text_generator:generador_texto_unit"                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel_y ; Input ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "pixel_y[9..9]" will be connected to GND. ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------+
; colour ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|vga_adapter:VGA"                                                                                                                   ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; resetn       ; Input  ; Info     ; Stuck at VCC                                                                                                                               ;
; x            ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "x[9..1]" will be connected to GND. ;
; y            ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "y[8..7]" will be connected to GND.  ;
; y[6..1]      ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; y[2]         ; Input  ; Info     ; Stuck at VCC                                                                                                                               ;
; x_coordinate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; y_coordinate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; image_on     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial"                                                                                                  ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; imm16 ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial"                                                                                                  ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; imm16 ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial"                                                                                                  ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; imm16 ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial"                                                                                                  ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; imm16 ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (16 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|mips_pipeline:procesador|add32:EX_BRADD" ;
+---------+-------+----------+--------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                ;
+---------+-------+----------+--------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND                                           ;
+---------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|mips_pipeline:procesador|mux2:ID_JU_SMUX" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|mips_pipeline:procesador|mux2:ID_BR_SMUX" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|mips_pipeline:procesador|mux2:ID_MW_SMUX" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|mips_pipeline:procesador|mux2:ID_MR_SMUX" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|mips_pipeline:procesador|mux2:ID_RW_SMUX" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|mips_pipeline:procesador|control_pipeline:CTL"                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; TipoInstr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|mips_pipeline:procesador|vector_register:vector_register_bank"                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; indexVd ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|mips_pipeline:procesador|add32:IF_PCADD" ;
+----------+-------+----------+-------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                               ;
+----------+-------+----------+-------------------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                          ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                          ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                          ;
+----------+-------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:inst|mips_pipeline:procesador"                                                                      ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset                           ; Input  ; Info     ; Stuck at GND                                                                        ;
; memdirection_tipo_instr[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_ff         ; 638                         ;
;     ENA               ; 64                          ;
;     SCLR              ; 6                           ;
;     plain             ; 568                         ;
; cycloneiii_lcell_comb ; 3830                        ;
;     arith             ; 245                         ;
;         2 data inputs ; 112                         ;
;         3 data inputs ; 133                         ;
;     normal            ; 3585                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 139                         ;
;         3 data inputs ; 1005                        ;
;         4 data inputs ; 2430                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 192                         ;
; cycloneiv_pll         ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 5.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Sep 16 01:14:52 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ControladorVGA -c ControladorVGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/vector_register.v
    Info (12023): Found entity 1: vector_register File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/vector_lane.v
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/top.v
    Info (12023): Found entity 1: top File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/rom32.v
    Info (12023): Found entity 1: rom32 File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 2
Info (12021): Found 8 design units, including 8 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/ripple_adder2.v
    Info (12023): Found entity 1: fulladder File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v Line: 1
    Info (12023): Found entity 2: fulladder_LA File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v Line: 8
    Info (12023): Found entity 3: lookahead File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v Line: 16
    Info (12023): Found entity 4: CLA File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v Line: 31
    Info (12023): Found entity 5: add16_LA File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v Line: 48
    Info (12023): Found entity 6: ripple_adder File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v Line: 66
    Info (12023): Found entity 7: proj1_testbench File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v Line: 92
    Info (12023): Found entity 8: proj1_testbench_CLA File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/ripple_adder2.v Line: 121
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/reg32.v
    Info (12023): Found entity 1: reg32 File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/reg32.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/reg_file.v
    Info (12023): Found entity 1: reg_file File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/reg_file.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/procesador_vectorial_test.v
    Info (12023): Found entity 1: procesador_vectorial_test File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/procesador_vectorial_test.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/procesador_vectorial.v
    Info (12023): Found entity 1: procesador_vectorial File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/procesador_vectorial.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mux3.v
    Info (12023): Found entity 1: mux3 File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mux3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mux2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mips_pipeline.v
    Info (12023): Found entity 1: mips_pipeline File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mem32.v
    Info (12023): Found entity 1: mem32 File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mem32.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/mapeo.v
    Info (12023): Found entity 1: mapeo File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mapeo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/lane_vectorial_control.v
    Info (12023): Found entity 1: lane_vectorial_control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial_control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/lane_vectorial.v
    Info (12023): Found entity 1: lane_vectorial File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/control_pipeline_vectorial.v
    Info (12023): Found entity 1: control_pipeline_vectorial File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/control_pipeline_vectorial.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/control_pipeline.v
    Info (12023): Found entity 1: control_pipeline File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/control_pipeline.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/alu_ctl.v
    Info (12023): Found entity 1: alu_ctl File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/alu_ctl.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/alu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/daniel/desktop/controladorvgaprocesador/proyecto 2 completo/add32.v
    Info (12023): Found entity 1: add32 File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/add32.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file controladorvga.bdf
    Info (12023): Found entity 1: ControladorVGA
Info (12021): Found 1 design units, including 1 entities, in source file background.v
    Info (12023): Found entity 1: background File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file font_rom.v
    Info (12023): Found entity 1: font_rom File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/font_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file graphic_generator.v
    Info (12023): Found entity 1: graphic_generator File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/graphic_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file text_generator.v
    Info (12023): Found entity 1: text_generator File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file criptography.v
    Info (12023): Found entity 1: criptography File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/criptography.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file muxvga.v
    Info (12023): Found entity 1: muxVGA File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_dual.v
    Info (12023): Found entity 1: ram_dual File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/ram_dual.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dual_ram.v
    Info (12023): Found entity 1: dual_ram File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/dual_ram.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at procesador_vectorial.v(49): created implicit net for "update_enable" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/procesador_vectorial.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at background.v(187): created implicit net for "X" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v Line: 187
Warning (10236): Verilog HDL Implicit Net warning at background.v(189): created implicit net for "write_data" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v Line: 189
Warning (10236): Verilog HDL Implicit Net warning at vga_adapter.v(301): created implicit net for "CLOCK_50" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_adapter.v Line: 301
Warning (10236): Verilog HDL Implicit Net warning at graphic_generator.v(32): created implicit net for "reset" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/graphic_generator.v Line: 32
Info (12127): Elaborating entity "ControladorVGA" for the top level hierarchy
Warning (275011): Block or symbol "vga_pll" of instance "inst1" overlaps another block or symbol
Info (12128): Elaborating entity "background" for hierarchy "background:inst"
Warning (10036): Verilog HDL or VHDL warning at background.v(56): object "color" assigned a value but never read File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v Line: 56
Warning (10036): Verilog HDL or VHDL warning at background.v(74): object "vcc" assigned a value but never read File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v Line: 74
Info (12128): Elaborating entity "mips_pipeline" for hierarchy "background:inst|mips_pipeline:procesador" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v Line: 89
Warning (10036): Verilog HDL or VHDL warning at mips_pipeline.v(39): object "data_store_mem" assigned a value but never read File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 39
Warning (10858): Verilog HDL warning at mips_pipeline.v(58): object ID_ALUOp used but never assigned File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 58
Warning (10036): Verilog HDL or VHDL warning at mips_pipeline.v(68): object "EX_rs" assigned a value but never read File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at mips_pipeline.v(68): object "EX_vd_vec" assigned a value but never read File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at mips_pipeline.v(83): object "EX_ALUOp" assigned a value but never read File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 83
Warning (10036): Verilog HDL or VHDL warning at mips_pipeline.v(111): object "WB_memout_vec" assigned a value but never read File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 111
Warning (10230): Verilog HDL assignment warning at mips_pipeline.v(405): truncated value with size 6 to match size of target (5) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 405
Warning (10230): Verilog HDL assignment warning at mips_pipeline.v(409): truncated value with size 32 to match size of target (5) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 409
Info (12128): Elaborating entity "reg32" for hierarchy "background:inst|mips_pipeline:procesador|reg32:IF_PC" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 120
Info (12128): Elaborating entity "add32" for hierarchy "background:inst|mips_pipeline:procesador|add32:IF_PCADD" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 122
Info (12128): Elaborating entity "mux2" for hierarchy "background:inst|mips_pipeline:procesador|mux2:IF_SMUX" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 124
Info (12128): Elaborating entity "rom32" for hierarchy "background:inst|mips_pipeline:procesador|rom32:IMEM" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 130
Warning (10235): Verilog HDL Always Construct warning at rom32.v(19): variable "address" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at rom32.v(16): inferring latch(es) for variable "data_out", which holds its previous value in one or more paths through the always construct File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 16
Info (10041): Inferred latch for "data_out[0]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[1]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[2]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[3]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[4]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[5]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[6]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[7]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[8]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[9]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[10]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[11]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[12]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[13]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[14]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[15]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[16]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[17]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[18]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[19]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[20]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[21]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[22]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[23]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[24]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[25]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[26]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[27]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[28]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[29]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[30]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (10041): Inferred latch for "data_out[31]" at rom32.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Info (12128): Elaborating entity "reg_file" for hierarchy "background:inst|mips_pipeline:procesador|reg_file:RFILE" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 158
Info (12128): Elaborating entity "lane_vectorial_control" for hierarchy "background:inst|mips_pipeline:procesador|lane_vectorial_control:vector_register_mappingVd" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 163
Info (12128): Elaborating entity "vector_register" for hierarchy "background:inst|mips_pipeline:procesador|vector_register:vector_register_bank" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 177
Info (10041): Inferred latch for "VECREG[0][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[0][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[1][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[2][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[3][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[4][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[5][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[6][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[7][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[8][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[9][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[10][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[11][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[12][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[13][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[14][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][0]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][1]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][2]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][3]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][4]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][5]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][6]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][7]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][8]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][9]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][10]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][11]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][12]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][13]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][14]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][15]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][16]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][17]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][18]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][19]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][20]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][21]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][22]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][23]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][24]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][25]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][26]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][27]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][28]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][29]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][30]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (10041): Inferred latch for "VECREG[15][31]" at vector_register.v(20) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v Line: 20
Info (12128): Elaborating entity "control_pipeline" for hierarchy "background:inst|mips_pipeline:procesador|control_pipeline:CTL" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 194
Warning (10034): Output port "TipoInstr" at control_pipeline.v(5) has no driver File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/control_pipeline.v Line: 5
Info (12128): Elaborating entity "control_pipeline_vectorial" for hierarchy "background:inst|mips_pipeline:procesador|control_pipeline_vectorial:CTL_vectorial" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 199
Info (12128): Elaborating entity "mux2" for hierarchy "background:inst|mips_pipeline:procesador|mux2:ID_RW_SMUX" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 201
Info (12128): Elaborating entity "alu" for hierarchy "background:inst|mips_pipeline:procesador|alu:EX_ALU" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 290
Info (12128): Elaborating entity "lane_vectorial" for hierarchy "background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[0].lane_vectorial" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 300
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(31): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 31
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(32): variable "vector_Vt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(34): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(35): variable "imm16" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(36): variable "imm16" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(38): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 38
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(39): variable "vector_Vt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 39
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(41): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(41): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(43): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(43): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(47): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(48): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(62): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 62
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(63): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at lane_vectorial.v(27): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 27
Info (12128): Elaborating entity "lane_vectorial" for hierarchy "background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[1].lane_vectorial" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 300
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(31): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 31
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(32): variable "vector_Vt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(34): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(35): variable "imm16" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(36): variable "imm16" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(38): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 38
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(39): variable "vector_Vt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 39
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(41): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(41): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(43): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(43): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(47): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(48): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(62): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 62
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(63): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at lane_vectorial.v(27): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 27
Info (12128): Elaborating entity "lane_vectorial" for hierarchy "background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[2].lane_vectorial" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 300
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(31): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 31
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(32): variable "vector_Vt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(34): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(35): variable "imm16" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(36): variable "imm16" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(38): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 38
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(39): variable "vector_Vt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 39
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(41): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(41): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(43): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(43): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(47): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(48): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(62): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 62
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(63): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at lane_vectorial.v(27): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 27
Info (12128): Elaborating entity "lane_vectorial" for hierarchy "background:inst|mips_pipeline:procesador|lane_vectorial:VLANES[3].lane_vectorial" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 300
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(31): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 31
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(32): variable "vector_Vt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(34): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(35): variable "imm16" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(36): variable "imm16" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(38): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 38
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(39): variable "vector_Vt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 39
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(41): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(41): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(43): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(43): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(47): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(48): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(62): variable "vector_Vs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 62
Warning (10235): Verilog HDL Always Construct warning at lane_vectorial.v(63): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at lane_vectorial.v(27): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/lane_vectorial.v Line: 27
Info (12128): Elaborating entity "mux2" for hierarchy "background:inst|mips_pipeline:procesador|mux2:EX_RFMUX" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/mips_pipeline.v Line: 307
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:inst|altsyncram:altsyncram_component" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v Line: 148
Info (12130): Elaborated megafunction instantiation "background:inst|altsyncram:altsyncram_component" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v Line: 148
Info (12133): Instantiated megafunction "background:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v Line: 148
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../prueba3.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qgg2.tdf
    Info (12023): Found entity 1: altsyncram_qgg2 File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/altsyncram_qgg2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_qgg2" for hierarchy "background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g0b.tdf
    Info (12023): Found entity 1: decode_g0b File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/decode_g0b.tdf Line: 23
Info (12128): Elaborating entity "decode_g0b" for hierarchy "background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated|decode_g0b:decode2" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/altsyncram_qgg2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_9ca.tdf
    Info (12023): Found entity 1: decode_9ca File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/decode_9ca.tdf Line: 23
Info (12128): Elaborating entity "decode_9ca" for hierarchy "background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated|decode_9ca:rden_decode_b" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/altsyncram_qgg2.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dsb.tdf
    Info (12023): Found entity 1: mux_dsb File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/mux_dsb.tdf Line: 23
Info (12128): Elaborating entity "mux_dsb" for hierarchy "background:inst|altsyncram:altsyncram_component|altsyncram_qgg2:auto_generated|mux_dsb:mux4" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/altsyncram_qgg2.tdf Line: 57
Info (12128): Elaborating entity "vga_adapter" for hierarchy "background:inst|vga_adapter:VGA" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v Line: 204
Warning (10036): Verilog HDL or VHDL warning at vga_adapter.v(185): object "writeEn" assigned a value but never read File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_adapter.v Line: 185
Info (12128): Elaborating entity "muxVGA" for hierarchy "background:inst|vga_adapter:VGA|muxVGA:muxdata" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_adapter.v Line: 277
Warning (10646): Verilog HDL Event Control warning at muxVGA.v(8): posedge or negedge of vector "sel" depends solely on its least-significant bit File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v Line: 8
Info (12128): Elaborating entity "vga_controller" for hierarchy "background:inst|vga_adapter:VGA|vga_controller:controller" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_adapter.v Line: 295
Warning (10230): Verilog HDL assignment warning at vga_controller.v(131): truncated value with size 10 to match size of target (9) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 131
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 139
Info (12128): Elaborating entity "text_generator" for hierarchy "background:inst|vga_adapter:VGA|text_generator:generador_texto_unit" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_adapter.v Line: 303
Warning (10240): Verilog HDL Always Construct warning at text_generator.v(144): inferring latch(es) for variable "char_addr", which holds its previous value in one or more paths through the always construct File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 144
Warning (10240): Verilog HDL Always Construct warning at text_generator.v(144): inferring latch(es) for variable "row_addr", which holds its previous value in one or more paths through the always construct File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 144
Warning (10240): Verilog HDL Always Construct warning at text_generator.v(144): inferring latch(es) for variable "bit_addr", which holds its previous value in one or more paths through the always construct File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 144
Warning (10240): Verilog HDL Always Construct warning at text_generator.v(144): inferring latch(es) for variable "rom_addr", which holds its previous value in one or more paths through the always construct File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 144
Info (10041): Inferred latch for "rom_addr[0]" at text_generator.v(151) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
Info (10041): Inferred latch for "rom_addr[1]" at text_generator.v(151) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
Info (10041): Inferred latch for "rom_addr[2]" at text_generator.v(151) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
Info (10041): Inferred latch for "rom_addr[3]" at text_generator.v(151) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
Info (10041): Inferred latch for "rom_addr[4]" at text_generator.v(151) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
Info (10041): Inferred latch for "rom_addr[5]" at text_generator.v(151) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
Info (10041): Inferred latch for "rom_addr[6]" at text_generator.v(151) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
Info (10041): Inferred latch for "rom_addr[7]" at text_generator.v(151) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
Info (10041): Inferred latch for "rom_addr[8]" at text_generator.v(151) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
Info (10041): Inferred latch for "rom_addr[9]" at text_generator.v(151) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
Info (10041): Inferred latch for "rom_addr[10]" at text_generator.v(151) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
Info (10041): Inferred latch for "bit_addr[0]" at text_generator.v(151) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
Info (10041): Inferred latch for "bit_addr[1]" at text_generator.v(151) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
Info (10041): Inferred latch for "bit_addr[2]" at text_generator.v(151) File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_pll:inst1"
Info (12128): Elaborating entity "altpll" for hierarchy "vga_pll:inst1|altpll:altpll_component" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_pll.v Line: 103
Info (12130): Elaborated megafunction instantiation "vga_pll:inst1|altpll:altpll_component" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_pll.v Line: 103
Info (12133): Instantiated megafunction "vga_pll:inst1|altpll:altpll_component" with the following parameter: File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_pll.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v
    Info (12023): Found entity 1: vga_pll_altpll File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/vga_pll_altpll.v Line: 30
Info (12128): Elaborating entity "vga_pll_altpll" for hierarchy "vga_pll:inst1|altpll:altpll_component|vga_pll_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12020): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 32. The formal width of the signal in the module is 15.  The extra bits will be ignored. File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/background.v Line: 148
Warning (276027): Inferred dual-clock RAM node "background:inst|mips_pipeline:procesador|reg_file:RFILE|file_array_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "background:inst|mips_pipeline:procesador|reg_file:RFILE|file_array_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 176
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "background:inst|mips_pipeline:procesador|reg_file:RFILE|file_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ControladorVGA.ram0_reg_file_c5668544.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "background:inst|mips_pipeline:procesador|reg_file:RFILE|file_array_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ControladorVGA.ram0_reg_file_c5668544.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Mult2" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_address_translator.v Line: 50
Info (12130): Elaborated megafunction instantiation "background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_0"
Info (12133): Instantiated megafunction "background:inst|mips_pipeline:procesador|reg_file:RFILE|altsyncram:file_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ControladorVGA.ram0_reg_file_c5668544.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7uj1.tdf
    Info (12023): Found entity 1: altsyncram_7uj1 File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/altsyncram_7uj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|lpm_mult:Mult2" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_address_translator.v Line: 50
Info (12133): Instantiated megafunction "background:inst|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|lpm_mult:Mult2" with the following parameter: File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_address_translator.v Line: 50
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_8jt.tdf
    Info (12023): Found entity 1: mult_8jt File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/mult_8jt.tdf Line: 29
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[9]" merged with LATCH primitive "background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[11]" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
    Info (13026): Duplicate LATCH primitive "background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[3]" merged with LATCH primitive "background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[10]" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
    Info (13026): Duplicate LATCH primitive "background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[6]" merged with LATCH primitive "background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[8]" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
    Info (13026): Duplicate LATCH primitive "background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[5]" merged with LATCH primitive "background:inst|mips_pipeline:procesador|rom32:IMEM|data_out[8]" File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v Line: 20
Warning (13012): Latch background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[6] has unsafe behavior File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal background:inst|vga_adapter:VGA|vga_controller:controller|xCounter[7] File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 104
Warning (13012): Latch background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[4] has unsafe behavior File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal background:inst|vga_adapter:VGA|vga_controller:controller|xCounter[7] File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 104
Warning (13012): Latch background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[1] has unsafe behavior File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal background:inst|vga_adapter:VGA|vga_controller:controller|yCounter[8] File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 118
Warning (13012): Latch background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[0] has unsafe behavior File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal background:inst|vga_adapter:VGA|vga_controller:controller|yCounter[8] File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 118
Warning (13012): Latch background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|bit_addr[2] has unsafe behavior File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal background:inst|vga_adapter:VGA|vga_controller:controller|yCounter[8] File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 118
Warning (13012): Latch background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[5] has unsafe behavior File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal background:inst|vga_adapter:VGA|vga_controller:controller|xCounter[4] File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 104
Warning (13012): Latch background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[0] has unsafe behavior File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal background:inst|vga_adapter:VGA|vga_controller:controller|yCounter[8] File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 118
Warning (13012): Latch background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[8] has unsafe behavior File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal background:inst|vga_adapter:VGA|vga_controller:controller|xCounter[7] File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 104
Warning (13012): Latch background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[7] has unsafe behavior File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal background:inst|vga_adapter:VGA|vga_controller:controller|xCounter[4] File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 104
Warning (13012): Latch background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[10] has unsafe behavior File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal background:inst|vga_adapter:VGA|vga_controller:controller|xCounter[5] File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 104
Warning (13012): Latch background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[3] has unsafe behavior File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal background:inst|vga_adapter:VGA|vga_controller:controller|yCounter[4] File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 118
Warning (13012): Latch background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[2] has unsafe behavior File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal background:inst|vga_adapter:VGA|vga_controller:controller|yCounter[8] File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 118
Warning (13012): Latch background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[1] has unsafe behavior File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal background:inst|vga_adapter:VGA|vga_controller:controller|yCounter[8] File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 118
Warning (13012): Latch background:inst|vga_adapter:VGA|text_generator:generador_texto_unit|rom_addr[9] has unsafe behavior File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal background:inst|vga_adapter:VGA|vga_controller:controller|yCounter[8] File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_controller.v Line: 118
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/output_files/ControladorVGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "vga_pll:inst1|altpll:altpll_component|vga_pll_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/vga_pll_altpll.v Line: 44
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "switch"
Info (21057): Implemented 4372 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 4139 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings
    Info: Peak virtual memory: 955 megabytes
    Info: Processing ended: Fri Sep 16 01:15:27 2016
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/output_files/ControladorVGA.map.smsg.


