GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Digital IC design\1-wire\1-Wire-protocol-interface\syn\src\Master_tx.v'
Analyzing Verilog file 'D:\Digital IC design\1-wire\1-Wire-protocol-interface\syn\src\Master_controller.v'
Compiling module 'onewire_controller'("D:\Digital IC design\1-wire\1-Wire-protocol-interface\syn\src\Master_controller.v":1)
WARN  (EX3780) : Using initial value of 'crc_dummy' since it is never assigned("D:\Digital IC design\1-wire\1-Wire-protocol-interface\syn\src\Master_controller.v":54)
Compiling module 'onewire_master_Tx_Rx'("D:\Digital IC design\1-wire\1-Wire-protocol-interface\syn\src\Master_tx.v":1)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("D:\Digital IC design\1-wire\1-Wire-protocol-interface\syn\src\Master_controller.v":125)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("D:\Digital IC design\1-wire\1-Wire-protocol-interface\syn\src\Master_controller.v":134)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("D:\Digital IC design\1-wire\1-Wire-protocol-interface\syn\src\Master_controller.v":142)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("D:\Digital IC design\1-wire\1-Wire-protocol-interface\syn\src\Master_controller.v":155)
NOTE  (EX0101) : Current top module is "onewire_controller"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Digital IC design\1-wire\1-Wire-protocol-interface\syn\impl\gwsynthesis\syn.vg" completed
[100%] Generate report file "D:\Digital IC design\1-wire\1-Wire-protocol-interface\syn\impl\gwsynthesis\syn_syn.rpt.html" completed
GowinSynthesis finish
