#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Oct 16 14:26:20 2018
# Process ID: 3748
# Log file: C:/Users/Administrator/Desktop/project_1/vivado.log
# Journal file: C:/Users/Administrator/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/project_1/project_1.xpr
launch_simulation
source main.tcl
remove_files -fileset sim_1 C:/Users/Administrator/Desktop/大三数电课设/maintb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Administrator/Desktop/大三数电课设/maintb.v
update_compile_order -fileset sim_1
close_sim
launch_simulation
source main.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source maintb.tcl
close_sim
launch_simulation
source maintb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/project_1/project_1.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/project_1/project_1.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_sim
launch_simulation
source maintb.tcl
close_sim
launch_simulation
source maintb.tcl
close_sim
launch_simulation
source maintb.tcl
close_sim
launch_simulation
source maintb.tcl
run all
restart
run all
close_sim
launch_simulation
source maintb.tcl
restart
run 10 us
restart
run 10 us
close_sim
launch_simulation
source maintb.tcl
close_sim
launch_simulation
source maintb.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
source maintb.tcl
restart
run 10 us
close_sim
launch_simulation
source maintb.tcl
close_sim
launch_simulation
source maintb.tcl
restart
run 10 us
close_sim
launch_simulation
source maintb.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
restart
run all
run all
restart
run all
close_sim
launch_simulation
source maintb.tcl
restart
run all
close_sim
launch_simulation
source maintb.tcl
restart
run all
restart
run all
close_sim
launch_simulation
source maintb.tcl
restart
run all
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
refresh_design
restart
run 10 us
restart
run 10 us
restart
restart
run 10 us
close_sim
launch_simulation
source maintb.tcl
close_sim
launch_simulation
launch_simulation
source maintb.tcl
restart
run 10 us
close_sim
launch_simulation
source maintb.tcl
close_sim
launch_simulation
source maintb.tcl
restart
run 10 us
close_sim
launch_simulation
source maintb.tcl
restart
run 10 us
close_hw_target
