{"title":"VCVTPD2UDQ — Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers","fields":[{"name":"Instruction Modes","value":"`VCVTPD2UDQ xmm1 {k1}{z}, xmm2/m128/m64bcst`\n`VCVTPD2UDQ xmm1 {k1}{z}, ymm2/m256/m64bcst`\n`VCVTPD2UDQ ymm1 {k1}{z}, zmm2/m512/m64bcst{er}`"},{"name":"Description","value":"Converts packed double-precision floating-point values in the source operand (the second operand) to packed unsigned doubleword integers in the destination operand (the first operand)."},{"name":"\u200b","value":"When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or the embedded rounding control bits. If a converted result cannot be represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, the integer value 2w – 1 is returned, where w represents the number of bits in the destination format."},{"name":"\u200b","value":"The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1. The upper bits (MAXVL-1:256) of the corresponding destination are zeroed."},{"name":"\u200b","value":"EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD."},{"name":"C/C++ Intrinsics","value":"`VCVTPD2UDQ __m256i _mm512_cvtpd_epu32( __m512d a);\n`"},{"name":"\u200b","value":"`VCVTPD2UDQ __m256i _mm512_mask_cvtpd_epu32( __m256i s, __mmask8 k, __m512d a);\n`"},{"name":"\u200b","value":"`VCVTPD2UDQ __m256i _mm512_maskz_cvtpd_epu32( __mmask8 k, __m512d a);\n`"},{"name":"\u200b","value":"`VCVTPD2UDQ __m256i _mm512_cvt_roundpd_epu32( __m512d a, int r);\n`"},{"name":"\u200b","value":"`VCVTPD2UDQ __m256i _mm512_mask_cvt_roundpd_epu32( __m256i s, __mmask8 k, __m512d a, int r);\n`"},{"name":"\u200b","value":"`VCVTPD2UDQ __m256i _mm512_maskz_cvt_roundpd_epu32( __mmask8 k, __m512d a, int r);\n`"},{"name":"\u200b","value":"`VCVTPD2UDQ __m128i _mm256_mask_cvtpd_epu32( __m128i s, __mmask8 k, __m256d a);\n`"},{"name":"\u200b","value":"`VCVTPD2UDQ __m128i _mm256_maskz_cvtpd_epu32( __mmask8 k, __m256d a);\n`"},{"name":"\u200b","value":"`VCVTPD2UDQ __m128i _mm_mask_cvtpd_epu32( __m128i s, __mmask8 k, __m128d a);\n`"},{"name":"\u200b","value":"`VCVTPD2UDQ __m128i _mm_maskz_cvtpd_epu32( __mmask8 k, __m128d a);\n`"},{"name":"CPUID Flags","value":"AVX512VL AVX512F"}],"color":65535,"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}