Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 30 00:10:25 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_timing_summary_routed.rpt -pb Lab5_timing_summary_routed.pb -rpx Lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sev_seg/clk_divider_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.048     -323.254                     42                 1042        0.067        0.000                      0                 1042        4.500        0.000                       0                   393  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.048     -323.254                     42                  683        0.067        0.000                      0                  683        4.500        0.000                       0                   393  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.530        0.000                      0                  359        0.340        0.000                      0                  359  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           42  Failing Endpoints,  Worst Slack      -10.048ns,  Total Violation     -323.254ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.048ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.933ns  (logic 11.111ns (55.742%)  route 8.822ns (44.258%))
  Logic Levels:           37  (CARRY4=24 LUT3=5 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X40Y41         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.456     5.542 f  item_price_reg[3]_replica/Q
                         net (fo=9, routed)           0.717     6.260    item_price__0[3]_repN
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.384 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.220     6.603    get_item_num[3]_i_61_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.634     7.361    get_item_num[3]_i_53_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.956 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.956    get_item_num_reg[3]_i_35_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.073    get_item_num_reg[3]_i_32_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.327 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.554     8.881    get_item_num_reg[3]_i_31_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.704 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.704    get_item_num_reg[3]_i_20_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.818    get_item_num_reg[3]_i_17_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.975 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.574    10.550    get_item_num_reg[3]_i_16_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    10.879 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    10.879    get_item_num[3]_i_30_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.429 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.429    get_item_num_reg[3]_i_11_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.543    get_item_num_reg[3]_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.700 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.540    12.239    get_item_num_reg[3]_i_6_n_2
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    12.568 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.568    get_item_num[3]_i_27_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.101 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.101    get_item_num_reg[3]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.218 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.218    get_item_num_reg[3]_i_5_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.375 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=24, routed)          0.581    13.956    get_item_num2[3]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.332    14.288 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.288    get_item_num[2]_i_14_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.838    get_item_num_reg[2]_i_7_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.952    get_item_num_reg[2]_i_4_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.109 r  get_item_num_reg[2]_i_3/CO[1]
                         net (fo=25, routed)          0.654    15.763    get_item_num2[2]
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    16.092 r  get_item_num[1]_i_12/O
                         net (fo=1, routed)           0.000    16.092    get_item_num[1]_i_12_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.468 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.468    get_item_num_reg[1]_i_7_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.585    get_item_num_reg[1]_i_4_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.742 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.776    17.518    get_item_num2[1]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.332    17.850 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    17.850    get_item_num[0]_i_12_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.400 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.400    get_item_num_reg[0]_i_5_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.514    get_item_num_reg[0]_i_3_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.785 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.376    19.161    get_item_num2[0]
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.373    19.534 r  get_item_num[1]_i_3_comp/O
                         net (fo=11, routed)          0.519    20.053    get_item_num[1]_i_3_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    20.177 r  pay_1[3]_i_8/O
                         net (fo=1, routed)           0.331    20.508    pay_1[3]_i_8_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.906 r  pay_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.906    pay_1_reg[3]_i_3_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.240 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=12, routed)          1.279    22.519    pay_10_reg[3]_i_2_n_6
    SLICE_X32Y47         LUT5 (Prop_lut5_I3_O)        0.303    22.822 r  pay_10[0]_i_2/O
                         net (fo=4, routed)           0.614    23.436    pay_10[0]_i_2_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124    23.560 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    23.560    pay_1[3]_i_6_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.140 r  pay_1_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.302    24.442    nums00_out[2]
    SLICE_X33Y47         LUT6 (Prop_lut6_I1_O)        0.302    24.744 r  nums[2]_C_i_5/O
                         net (fo=1, routed)           0.151    24.895    key_de/nums_reg[2]_C_1
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.124    25.019 r  key_de/nums[2]_C_i_1/O
                         net (fo=1, routed)           0.000    25.019    p_3_out[2]
    SLICE_X33Y47         FDCE                                         r  nums_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X33Y47         FDCE                                         r  nums_reg[2]_C/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X33Y47         FDCE (Setup_fdce_C_D)        0.031    14.971    nums_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -25.019    
  -------------------------------------------------------------------
                         slack                                -10.048    

Slack (VIOLATED) :        -9.995ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.861ns  (logic 10.750ns (54.125%)  route 9.111ns (45.875%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=5 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X40Y41         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.456     5.542 f  item_price_reg[3]_replica/Q
                         net (fo=9, routed)           0.717     6.260    item_price__0[3]_repN
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.384 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.220     6.603    get_item_num[3]_i_61_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.634     7.361    get_item_num[3]_i_53_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.956 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.956    get_item_num_reg[3]_i_35_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.073    get_item_num_reg[3]_i_32_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.327 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.554     8.881    get_item_num_reg[3]_i_31_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.704 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.704    get_item_num_reg[3]_i_20_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.818    get_item_num_reg[3]_i_17_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.975 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.574    10.550    get_item_num_reg[3]_i_16_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    10.879 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    10.879    get_item_num[3]_i_30_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.429 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.429    get_item_num_reg[3]_i_11_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.543    get_item_num_reg[3]_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.700 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.540    12.239    get_item_num_reg[3]_i_6_n_2
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    12.568 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.568    get_item_num[3]_i_27_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.101 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.101    get_item_num_reg[3]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.218 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.218    get_item_num_reg[3]_i_5_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.375 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=24, routed)          0.581    13.956    get_item_num2[3]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.332    14.288 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.288    get_item_num[2]_i_14_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.838    get_item_num_reg[2]_i_7_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.952    get_item_num_reg[2]_i_4_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.109 r  get_item_num_reg[2]_i_3/CO[1]
                         net (fo=25, routed)          0.654    15.763    get_item_num2[2]
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    16.092 r  get_item_num[1]_i_12/O
                         net (fo=1, routed)           0.000    16.092    get_item_num[1]_i_12_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.468 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.468    get_item_num_reg[1]_i_7_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.585    get_item_num_reg[1]_i_4_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.742 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.776    17.518    get_item_num2[1]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.332    17.850 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    17.850    get_item_num[0]_i_12_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.400 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.400    get_item_num_reg[0]_i_5_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.514    get_item_num_reg[0]_i_3_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.785 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.376    19.161    get_item_num2[0]
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.373    19.534 r  get_item_num[1]_i_3_comp/O
                         net (fo=11, routed)          0.910    20.444    get_item_num[1]_i_3_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.568 r  pay_10[3]_i_4_comp/O
                         net (fo=2, routed)           0.312    20.880    pay_10[3]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    21.004 r  pay_10[3]_i_8_comp/O
                         net (fo=1, routed)           0.000    21.004    pay_10[3]_i_8_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.584 r  pay_10_reg[3]_i_2/O[2]
                         net (fo=10, routed)          0.529    22.113    pay_10_reg[3]_i_2_n_5
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.302    22.415 r  money_10[3]_i_5/O
                         net (fo=1, routed)           0.000    22.415    money_10[3]_i_5_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.663 r  money_10_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.689    23.352    money0[6]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.302    23.654 r  money_1[3]_i_11/O
                         net (fo=2, routed)           0.721    24.375    money_1[3]_i_11_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I2_O)        0.124    24.499 r  money_1[2]_i_4/O
                         net (fo=3, routed)           0.324    24.824    key_de/money_10_reg[0]
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124    24.948 r  key_de/money_10[0]_i_1/O
                         net (fo=1, routed)           0.000    24.948    key_de_n_38
    SLICE_X39Y50         FDCE                                         r  money_10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X39Y50         FDCE                                         r  money_10_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y50         FDCE (Setup_fdce_C_D)        0.031    14.952    money_10_reg[0]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -24.948    
  -------------------------------------------------------------------
                         slack                                 -9.995    

Slack (VIOLATED) :        -9.845ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.730ns  (logic 11.051ns (56.011%)  route 8.679ns (43.989%))
  Logic Levels:           36  (CARRY4=24 LUT3=5 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X40Y41         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.456     5.542 f  item_price_reg[3]_replica/Q
                         net (fo=9, routed)           0.717     6.260    item_price__0[3]_repN
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.384 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.220     6.603    get_item_num[3]_i_61_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.634     7.361    get_item_num[3]_i_53_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.956 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.956    get_item_num_reg[3]_i_35_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.073    get_item_num_reg[3]_i_32_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.327 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.554     8.881    get_item_num_reg[3]_i_31_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.704 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.704    get_item_num_reg[3]_i_20_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.818    get_item_num_reg[3]_i_17_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.975 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.574    10.550    get_item_num_reg[3]_i_16_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    10.879 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    10.879    get_item_num[3]_i_30_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.429 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.429    get_item_num_reg[3]_i_11_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.543    get_item_num_reg[3]_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.700 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.540    12.239    get_item_num_reg[3]_i_6_n_2
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    12.568 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.568    get_item_num[3]_i_27_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.101 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.101    get_item_num_reg[3]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.218 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.218    get_item_num_reg[3]_i_5_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.375 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=24, routed)          0.581    13.956    get_item_num2[3]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.332    14.288 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.288    get_item_num[2]_i_14_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.838    get_item_num_reg[2]_i_7_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.952    get_item_num_reg[2]_i_4_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.109 r  get_item_num_reg[2]_i_3/CO[1]
                         net (fo=25, routed)          0.654    15.763    get_item_num2[2]
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    16.092 r  get_item_num[1]_i_12/O
                         net (fo=1, routed)           0.000    16.092    get_item_num[1]_i_12_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.468 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.468    get_item_num_reg[1]_i_7_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.585    get_item_num_reg[1]_i_4_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.742 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.776    17.518    get_item_num2[1]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.332    17.850 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    17.850    get_item_num[0]_i_12_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.400 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.400    get_item_num_reg[0]_i_5_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.514    get_item_num_reg[0]_i_3_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.785 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.376    19.161    get_item_num2[0]
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.373    19.534 r  get_item_num[1]_i_3_comp/O
                         net (fo=11, routed)          0.519    20.053    get_item_num[1]_i_3_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    20.177 r  pay_1[3]_i_8/O
                         net (fo=1, routed)           0.331    20.508    pay_1[3]_i_8_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.906 r  pay_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.906    pay_1_reg[3]_i_3_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.240 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=12, routed)          1.279    22.519    pay_10_reg[3]_i_2_n_6
    SLICE_X32Y47         LUT5 (Prop_lut5_I3_O)        0.303    22.822 r  pay_10[0]_i_2/O
                         net (fo=4, routed)           0.614    23.436    pay_10[0]_i_2_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124    23.560 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    23.560    pay_1[3]_i_6_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.200 r  pay_1_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.310    24.510    key_de/nums00_out[3]_alias
    SLICE_X32Y47         LUT6 (Prop_lut6_I5_O)        0.306    24.816 r  key_de/nums[3]_P_i_1_comp/O
                         net (fo=1, routed)           0.000    24.816    p_3_out[3]
    SLICE_X32Y47         FDPE                                         r  nums_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X32Y47         FDPE                                         r  nums_reg[3]_P/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X32Y47         FDPE (Setup_fdpe_C_D)        0.031    14.971    nums_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -24.816    
  -------------------------------------------------------------------
                         slack                                 -9.845    

Slack (VIOLATED) :        -9.840ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.725ns  (logic 10.759ns (54.546%)  route 8.966ns (45.454%))
  Logic Levels:           37  (CARRY4=24 LUT3=5 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X40Y41         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.456     5.542 f  item_price_reg[3]_replica/Q
                         net (fo=9, routed)           0.717     6.260    item_price__0[3]_repN
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.384 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.220     6.603    get_item_num[3]_i_61_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.634     7.361    get_item_num[3]_i_53_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.956 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.956    get_item_num_reg[3]_i_35_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.073    get_item_num_reg[3]_i_32_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.327 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.554     8.881    get_item_num_reg[3]_i_31_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.704 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.704    get_item_num_reg[3]_i_20_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.818    get_item_num_reg[3]_i_17_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.975 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.574    10.550    get_item_num_reg[3]_i_16_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    10.879 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    10.879    get_item_num[3]_i_30_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.429 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.429    get_item_num_reg[3]_i_11_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.543    get_item_num_reg[3]_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.700 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.540    12.239    get_item_num_reg[3]_i_6_n_2
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    12.568 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.568    get_item_num[3]_i_27_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.101 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.101    get_item_num_reg[3]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.218 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.218    get_item_num_reg[3]_i_5_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.375 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=24, routed)          0.581    13.956    get_item_num2[3]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.332    14.288 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.288    get_item_num[2]_i_14_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.838    get_item_num_reg[2]_i_7_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.952    get_item_num_reg[2]_i_4_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.109 r  get_item_num_reg[2]_i_3/CO[1]
                         net (fo=25, routed)          0.654    15.763    get_item_num2[2]
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    16.092 r  get_item_num[1]_i_12/O
                         net (fo=1, routed)           0.000    16.092    get_item_num[1]_i_12_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.468 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.468    get_item_num_reg[1]_i_7_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.585    get_item_num_reg[1]_i_4_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.742 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.776    17.518    get_item_num2[1]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.332    17.850 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    17.850    get_item_num[0]_i_12_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.400 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.400    get_item_num_reg[0]_i_5_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.514    get_item_num_reg[0]_i_3_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.785 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.376    19.161    get_item_num2[0]
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.373    19.534 r  get_item_num[1]_i_3_comp/O
                         net (fo=11, routed)          0.519    20.053    get_item_num[1]_i_3_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    20.177 r  pay_1[3]_i_8/O
                         net (fo=1, routed)           0.331    20.508    pay_1[3]_i_8_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.906 r  pay_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.906    pay_1_reg[3]_i_3_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.240 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=12, routed)          1.279    22.519    pay_10_reg[3]_i_2_n_6
    SLICE_X32Y47         LUT5 (Prop_lut5_I3_O)        0.303    22.822 r  pay_10[0]_i_2/O
                         net (fo=4, routed)           0.614    23.436    pay_10[0]_i_2_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124    23.560 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    23.560    pay_1[3]_i_6_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.787 r  pay_1_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.448    24.235    c2/D[1]
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.303    24.538 r  c2/nums[1]_P_i_2/O
                         net (fo=1, routed)           0.149    24.687    key_de/nums_reg[1]_P
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.811 r  key_de/nums[1]_P_i_1/O
                         net (fo=1, routed)           0.000    24.811    p_3_out[1]
    SLICE_X31Y48         FDPE                                         r  nums_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X31Y48         FDPE                                         r  nums_reg[1]_P/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X31Y48         FDPE (Setup_fdpe_C_D)        0.031    14.971    nums_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -24.811    
  -------------------------------------------------------------------
                         slack                                 -9.840    

Slack (VIOLATED) :        -9.767ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.739ns  (logic 10.858ns (55.007%)  route 8.881ns (44.993%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=5 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X40Y41         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.456     5.542 f  item_price_reg[3]_replica/Q
                         net (fo=9, routed)           0.717     6.260    item_price__0[3]_repN
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.384 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.220     6.603    get_item_num[3]_i_61_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.634     7.361    get_item_num[3]_i_53_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.956 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.956    get_item_num_reg[3]_i_35_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.073    get_item_num_reg[3]_i_32_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.327 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.554     8.881    get_item_num_reg[3]_i_31_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.704 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.704    get_item_num_reg[3]_i_20_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.818    get_item_num_reg[3]_i_17_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.975 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.574    10.550    get_item_num_reg[3]_i_16_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    10.879 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    10.879    get_item_num[3]_i_30_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.429 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.429    get_item_num_reg[3]_i_11_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.543    get_item_num_reg[3]_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.700 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.540    12.239    get_item_num_reg[3]_i_6_n_2
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    12.568 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.568    get_item_num[3]_i_27_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.101 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.101    get_item_num_reg[3]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.218 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.218    get_item_num_reg[3]_i_5_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.375 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=24, routed)          0.581    13.956    get_item_num2[3]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.332    14.288 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.288    get_item_num[2]_i_14_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.838    get_item_num_reg[2]_i_7_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.952    get_item_num_reg[2]_i_4_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.109 r  get_item_num_reg[2]_i_3/CO[1]
                         net (fo=25, routed)          0.654    15.763    get_item_num2[2]
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    16.092 r  get_item_num[1]_i_12/O
                         net (fo=1, routed)           0.000    16.092    get_item_num[1]_i_12_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.468 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.468    get_item_num_reg[1]_i_7_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.585    get_item_num_reg[1]_i_4_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.742 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.776    17.518    get_item_num2[1]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.332    17.850 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    17.850    get_item_num[0]_i_12_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.400 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.400    get_item_num_reg[0]_i_5_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.514    get_item_num_reg[0]_i_3_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.785 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.376    19.161    get_item_num2[0]
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.373    19.534 r  get_item_num[1]_i_3_comp/O
                         net (fo=11, routed)          0.910    20.444    get_item_num[1]_i_3_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.568 r  pay_10[3]_i_4_comp/O
                         net (fo=2, routed)           0.312    20.880    pay_10[3]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    21.004 r  pay_10[3]_i_8_comp/O
                         net (fo=1, routed)           0.000    21.004    pay_10[3]_i_8_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.584 r  pay_10_reg[3]_i_2/O[2]
                         net (fo=10, routed)          0.529    22.113    pay_10_reg[3]_i_2_n_5
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.302    22.415 r  money_10[3]_i_5/O
                         net (fo=1, routed)           0.000    22.415    money_10[3]_i_5_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.767 r  money_10_reg[3]_i_2/O[3]
                         net (fo=4, routed)           0.621    23.388    money0[7]
    SLICE_X37Y49         LUT5 (Prop_lut5_I1_O)        0.306    23.694 r  money_10[2]_i_3/O
                         net (fo=3, routed)           0.735    24.429    money_10[2]_i_3_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.124    24.553 r  money_1[3]_i_6/O
                         net (fo=1, routed)           0.149    24.702    key_de/money_1_reg[3]_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.124    24.826 r  key_de/money_1[3]_i_2/O
                         net (fo=1, routed)           0.000    24.826    key_de_n_39
    SLICE_X41Y49         FDCE                                         r  money_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  money_1_reg[3]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X41Y49         FDCE (Setup_fdce_C_D)        0.031    15.059    money_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -24.826    
  -------------------------------------------------------------------
                         slack                                 -9.767    

Slack (VIOLATED) :        -9.760ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 10.750ns (54.527%)  route 8.965ns (45.473%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X40Y41         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.456     5.542 f  item_price_reg[3]_replica/Q
                         net (fo=9, routed)           0.717     6.260    item_price__0[3]_repN
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.384 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.220     6.603    get_item_num[3]_i_61_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.634     7.361    get_item_num[3]_i_53_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.956 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.956    get_item_num_reg[3]_i_35_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.073    get_item_num_reg[3]_i_32_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.327 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.554     8.881    get_item_num_reg[3]_i_31_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.704 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.704    get_item_num_reg[3]_i_20_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.818    get_item_num_reg[3]_i_17_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.975 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.574    10.550    get_item_num_reg[3]_i_16_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    10.879 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    10.879    get_item_num[3]_i_30_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.429 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.429    get_item_num_reg[3]_i_11_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.543    get_item_num_reg[3]_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.700 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.540    12.239    get_item_num_reg[3]_i_6_n_2
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    12.568 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.568    get_item_num[3]_i_27_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.101 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.101    get_item_num_reg[3]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.218 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.218    get_item_num_reg[3]_i_5_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.375 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=24, routed)          0.581    13.956    get_item_num2[3]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.332    14.288 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.288    get_item_num[2]_i_14_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.838    get_item_num_reg[2]_i_7_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.952    get_item_num_reg[2]_i_4_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.109 r  get_item_num_reg[2]_i_3/CO[1]
                         net (fo=25, routed)          0.654    15.763    get_item_num2[2]
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    16.092 r  get_item_num[1]_i_12/O
                         net (fo=1, routed)           0.000    16.092    get_item_num[1]_i_12_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.468 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.468    get_item_num_reg[1]_i_7_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.585    get_item_num_reg[1]_i_4_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.742 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.776    17.518    get_item_num2[1]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.332    17.850 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    17.850    get_item_num[0]_i_12_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.400 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.400    get_item_num_reg[0]_i_5_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.514    get_item_num_reg[0]_i_3_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.785 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.376    19.161    get_item_num2[0]
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.373    19.534 r  get_item_num[1]_i_3_comp/O
                         net (fo=11, routed)          0.910    20.444    get_item_num[1]_i_3_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.568 r  pay_10[3]_i_4_comp/O
                         net (fo=2, routed)           0.312    20.880    pay_10[3]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    21.004 r  pay_10[3]_i_8_comp/O
                         net (fo=1, routed)           0.000    21.004    pay_10[3]_i_8_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.584 r  pay_10_reg[3]_i_2/O[2]
                         net (fo=10, routed)          0.529    22.113    pay_10_reg[3]_i_2_n_5
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.302    22.415 r  money_10[3]_i_5/O
                         net (fo=1, routed)           0.000    22.415    money_10[3]_i_5_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.663 r  money_10_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.689    23.352    money0[6]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.302    23.654 r  money_1[3]_i_11/O
                         net (fo=2, routed)           0.721    24.375    money_1[3]_i_11_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I2_O)        0.124    24.499 r  money_1[2]_i_4/O
                         net (fo=3, routed)           0.178    24.677    key_de/money_10_reg[0]
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124    24.801 r  key_de/money_1[2]_i_1/O
                         net (fo=1, routed)           0.000    24.801    key_de_n_40
    SLICE_X37Y49         FDCE                                         r  money_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  money_1_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X37Y49         FDCE (Setup_fdce_C_D)        0.029    15.041    money_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -24.801    
  -------------------------------------------------------------------
                         slack                                 -9.760    

Slack (VIOLATED) :        -9.755ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.712ns  (logic 10.750ns (54.535%)  route 8.962ns (45.465%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X40Y41         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.456     5.542 f  item_price_reg[3]_replica/Q
                         net (fo=9, routed)           0.717     6.260    item_price__0[3]_repN
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.384 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.220     6.603    get_item_num[3]_i_61_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.634     7.361    get_item_num[3]_i_53_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.956 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.956    get_item_num_reg[3]_i_35_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.073    get_item_num_reg[3]_i_32_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.327 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.554     8.881    get_item_num_reg[3]_i_31_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.704 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.704    get_item_num_reg[3]_i_20_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.818    get_item_num_reg[3]_i_17_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.975 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.574    10.550    get_item_num_reg[3]_i_16_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    10.879 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    10.879    get_item_num[3]_i_30_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.429 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.429    get_item_num_reg[3]_i_11_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.543    get_item_num_reg[3]_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.700 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.540    12.239    get_item_num_reg[3]_i_6_n_2
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    12.568 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.568    get_item_num[3]_i_27_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.101 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.101    get_item_num_reg[3]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.218 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.218    get_item_num_reg[3]_i_5_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.375 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=24, routed)          0.581    13.956    get_item_num2[3]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.332    14.288 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.288    get_item_num[2]_i_14_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.838    get_item_num_reg[2]_i_7_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.952    get_item_num_reg[2]_i_4_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.109 r  get_item_num_reg[2]_i_3/CO[1]
                         net (fo=25, routed)          0.654    15.763    get_item_num2[2]
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    16.092 r  get_item_num[1]_i_12/O
                         net (fo=1, routed)           0.000    16.092    get_item_num[1]_i_12_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.468 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.468    get_item_num_reg[1]_i_7_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.585    get_item_num_reg[1]_i_4_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.742 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.776    17.518    get_item_num2[1]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.332    17.850 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    17.850    get_item_num[0]_i_12_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.400 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.400    get_item_num_reg[0]_i_5_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.514    get_item_num_reg[0]_i_3_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.785 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.376    19.161    get_item_num2[0]
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.373    19.534 r  get_item_num[1]_i_3_comp/O
                         net (fo=11, routed)          0.910    20.444    get_item_num[1]_i_3_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.568 r  pay_10[3]_i_4_comp/O
                         net (fo=2, routed)           0.312    20.880    pay_10[3]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    21.004 r  pay_10[3]_i_8_comp/O
                         net (fo=1, routed)           0.000    21.004    pay_10[3]_i_8_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.584 r  pay_10_reg[3]_i_2/O[2]
                         net (fo=10, routed)          0.529    22.113    pay_10_reg[3]_i_2_n_5
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.302    22.415 r  money_10[3]_i_5/O
                         net (fo=1, routed)           0.000    22.415    money_10[3]_i_5_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.663 r  money_10_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.689    23.352    money0[6]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.302    23.654 r  money_1[3]_i_11/O
                         net (fo=2, routed)           0.721    24.375    money_1[3]_i_11_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I2_O)        0.124    24.499 r  money_1[2]_i_4/O
                         net (fo=3, routed)           0.175    24.674    key_de/money_10_reg[0]
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124    24.798 r  key_de/money_1[1]_i_1/O
                         net (fo=1, routed)           0.000    24.798    key_de_n_41
    SLICE_X37Y49         FDCE                                         r  money_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X37Y49         FDCE                                         r  money_1_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X37Y49         FDCE (Setup_fdce_C_D)        0.031    15.043    money_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -24.798    
  -------------------------------------------------------------------
                         slack                                 -9.755    

Slack (VIOLATED) :        -9.697ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.565ns  (logic 10.353ns (52.916%)  route 9.212ns (47.084%))
  Logic Levels:           36  (CARRY4=23 LUT3=5 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X40Y41         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.456     5.542 f  item_price_reg[3]_replica/Q
                         net (fo=9, routed)           0.717     6.260    item_price__0[3]_repN
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.384 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.220     6.603    get_item_num[3]_i_61_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.634     7.361    get_item_num[3]_i_53_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.956 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.956    get_item_num_reg[3]_i_35_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.073    get_item_num_reg[3]_i_32_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.327 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.554     8.881    get_item_num_reg[3]_i_31_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.704 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.704    get_item_num_reg[3]_i_20_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.818    get_item_num_reg[3]_i_17_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.975 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.574    10.550    get_item_num_reg[3]_i_16_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    10.879 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    10.879    get_item_num[3]_i_30_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.429 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.429    get_item_num_reg[3]_i_11_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.543    get_item_num_reg[3]_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.700 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.540    12.239    get_item_num_reg[3]_i_6_n_2
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    12.568 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.568    get_item_num[3]_i_27_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.101 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.101    get_item_num_reg[3]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.218 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.218    get_item_num_reg[3]_i_5_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.375 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=24, routed)          0.581    13.956    get_item_num2[3]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.332    14.288 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.288    get_item_num[2]_i_14_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.838    get_item_num_reg[2]_i_7_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.952    get_item_num_reg[2]_i_4_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.109 r  get_item_num_reg[2]_i_3/CO[1]
                         net (fo=25, routed)          0.654    15.763    get_item_num2[2]
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    16.092 r  get_item_num[1]_i_12/O
                         net (fo=1, routed)           0.000    16.092    get_item_num[1]_i_12_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.468 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.468    get_item_num_reg[1]_i_7_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.585    get_item_num_reg[1]_i_4_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.742 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.776    17.518    get_item_num2[1]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.332    17.850 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    17.850    get_item_num[0]_i_12_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.400 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.400    get_item_num_reg[0]_i_5_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.514    get_item_num_reg[0]_i_3_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.785 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.376    19.161    get_item_num2[0]
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.373    19.534 r  get_item_num[1]_i_3_comp/O
                         net (fo=11, routed)          0.519    20.053    get_item_num[1]_i_3_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    20.177 r  pay_1[3]_i_8/O
                         net (fo=1, routed)           0.331    20.508    pay_1[3]_i_8_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.906 r  pay_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.906    pay_1_reg[3]_i_3_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.240 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=12, routed)          1.279    22.519    pay_10_reg[3]_i_2_n_6
    SLICE_X32Y47         LUT5 (Prop_lut5_I3_O)        0.303    22.822 r  pay_10[0]_i_2/O
                         net (fo=4, routed)           1.004    23.826    pay_10[0]_i_2_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.950 r  pay_10[0]_i_1/O
                         net (fo=2, routed)           0.174    24.124    A[0]
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.124    24.248 f  nums[4]_C_i_3/O
                         net (fo=1, routed)           0.279    24.527    key_de/nums_reg[4]_C
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.124    24.651 r  key_de/nums[4]_C_i_1/O
                         net (fo=1, routed)           0.000    24.651    p_3_out[4]
    SLICE_X40Y50         FDCE                                         r  nums_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X40Y50         FDCE                                         r  nums_reg[4]_C/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X40Y50         FDCE (Setup_fdce_C_D)        0.031    14.954    nums_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -24.651    
  -------------------------------------------------------------------
                         slack                                 -9.697    

Slack (VIOLATED) :        -9.675ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.365ns  (logic 10.290ns (53.136%)  route 9.075ns (46.864%))
  Logic Levels:           35  (CARRY4=23 LUT3=5 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X40Y41         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.456     5.542 f  item_price_reg[3]_replica/Q
                         net (fo=9, routed)           0.717     6.260    item_price__0[3]_repN
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.384 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.220     6.603    get_item_num[3]_i_61_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.634     7.361    get_item_num[3]_i_53_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.956 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.956    get_item_num_reg[3]_i_35_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.073    get_item_num_reg[3]_i_32_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.327 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.554     8.881    get_item_num_reg[3]_i_31_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.704 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.704    get_item_num_reg[3]_i_20_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.818    get_item_num_reg[3]_i_17_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.975 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.574    10.550    get_item_num_reg[3]_i_16_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    10.879 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    10.879    get_item_num[3]_i_30_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.429 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.429    get_item_num_reg[3]_i_11_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.543    get_item_num_reg[3]_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.700 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.540    12.239    get_item_num_reg[3]_i_6_n_2
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    12.568 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.568    get_item_num[3]_i_27_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.101 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.101    get_item_num_reg[3]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.218 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.218    get_item_num_reg[3]_i_5_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.375 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=24, routed)          0.581    13.956    get_item_num2[3]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.332    14.288 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.288    get_item_num[2]_i_14_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.838    get_item_num_reg[2]_i_7_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.952    get_item_num_reg[2]_i_4_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.109 r  get_item_num_reg[2]_i_3/CO[1]
                         net (fo=25, routed)          0.654    15.763    get_item_num2[2]
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    16.092 r  get_item_num[1]_i_12/O
                         net (fo=1, routed)           0.000    16.092    get_item_num[1]_i_12_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.468 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.468    get_item_num_reg[1]_i_7_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.585    get_item_num_reg[1]_i_4_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.742 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.776    17.518    get_item_num2[1]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.332    17.850 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    17.850    get_item_num[0]_i_12_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.400 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.400    get_item_num_reg[0]_i_5_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.514    get_item_num_reg[0]_i_3_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.785 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.376    19.161    get_item_num2[0]
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.373    19.534 r  get_item_num[1]_i_3_comp/O
                         net (fo=11, routed)          0.519    20.053    get_item_num[1]_i_3_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    20.177 r  pay_1[3]_i_8/O
                         net (fo=1, routed)           0.331    20.508    pay_1[3]_i_8_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    20.946 f  pay_1_reg[3]_i_3/O[3]
                         net (fo=16, routed)          0.733    21.679    pay_1_reg[3]_i_3_n_4
    SLICE_X40Y45         LUT5 (Prop_lut5_I0_O)        0.306    21.985 r  money[7]_i_9/O
                         net (fo=4, routed)           0.898    22.882    money[7]_i_9_n_0
    SLICE_X36Y42         LUT4 (Prop_lut4_I1_O)        0.124    23.006 r  money[7]_i_2/O
                         net (fo=2, routed)           0.350    23.356    key_de/money_reg[7][2]
    SLICE_X37Y42         LUT5 (Prop_lut5_I0_O)        0.124    23.480 r  key_de/money[7]_i_6/O
                         net (fo=1, routed)           0.000    23.480    key_de/money[7]_i_6_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.832 r  key_de/money_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.619    24.452    key_de_n_0
    SLICE_X43Y41         FDCE                                         r  money_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  money_reg[7]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X43Y41         FDCE (Setup_fdce_C_D)       -0.249    14.777    money_reg[7]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -24.452    
  -------------------------------------------------------------------
                         slack                                 -9.675    

Slack (VIOLATED) :        -9.568ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.484ns  (logic 10.626ns (54.537%)  route 8.858ns (45.463%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=5 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X40Y41         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.456     5.542 f  item_price_reg[3]_replica/Q
                         net (fo=9, routed)           0.717     6.260    item_price__0[3]_repN
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.384 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.220     6.603    get_item_num[3]_i_61_n_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  get_item_num[3]_i_53/O
                         net (fo=4, routed)           0.634     7.361    get_item_num[3]_i_53_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.956 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.956    get_item_num_reg[3]_i_35_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.073    get_item_num_reg[3]_i_32_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.327 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.554     8.881    get_item_num_reg[3]_i_31_n_3
    SLICE_X39Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     9.704 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.704    get_item_num_reg[3]_i_20_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.818    get_item_num_reg[3]_i_17_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.975 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.574    10.550    get_item_num_reg[3]_i_16_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.329    10.879 r  get_item_num[3]_i_30/O
                         net (fo=1, routed)           0.000    10.879    get_item_num[3]_i_30_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.429 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.429    get_item_num_reg[3]_i_11_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.543 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.543    get_item_num_reg[3]_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.700 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.540    12.239    get_item_num_reg[3]_i_6_n_2
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.329    12.568 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.568    get_item_num[3]_i_27_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.101 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.101    get_item_num_reg[3]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.218 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.218    get_item_num_reg[3]_i_5_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.375 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=24, routed)          0.581    13.956    get_item_num2[3]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.332    14.288 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.288    get_item_num[2]_i_14_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.838 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.838    get_item_num_reg[2]_i_7_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.952    get_item_num_reg[2]_i_4_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.109 r  get_item_num_reg[2]_i_3/CO[1]
                         net (fo=25, routed)          0.654    15.763    get_item_num2[2]
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.329    16.092 r  get_item_num[1]_i_12/O
                         net (fo=1, routed)           0.000    16.092    get_item_num[1]_i_12_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.468 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.468    get_item_num_reg[1]_i_7_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.585    get_item_num_reg[1]_i_4_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.742 r  get_item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.776    17.518    get_item_num2[1]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.332    17.850 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    17.850    get_item_num[0]_i_12_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.400 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.400    get_item_num_reg[0]_i_5_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.514    get_item_num_reg[0]_i_3_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.785 f  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.376    19.161    get_item_num2[0]
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.373    19.534 r  get_item_num[1]_i_3_comp/O
                         net (fo=11, routed)          0.910    20.444    get_item_num[1]_i_3_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124    20.568 r  pay_10[3]_i_4_comp/O
                         net (fo=2, routed)           0.312    20.880    pay_10[3]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.124    21.004 r  pay_10[3]_i_8_comp/O
                         net (fo=1, routed)           0.000    21.004    pay_10[3]_i_8_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.584 r  pay_10_reg[3]_i_2/O[2]
                         net (fo=10, routed)          0.529    22.113    pay_10_reg[3]_i_2_n_5
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.302    22.415 r  money_10[3]_i_5/O
                         net (fo=1, routed)           0.000    22.415    money_10[3]_i_5_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    22.663 r  money_10_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.861    23.524    money0[6]
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.302    23.826 f  money_1[2]_i_2/O
                         net (fo=4, routed)           0.620    24.446    key_de/money_1_reg[2]
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.124    24.570 r  key_de/money_10[1]_i_1/O
                         net (fo=1, routed)           0.000    24.570    key_de_n_37
    SLICE_X38Y50         FDCE                                         r  money_10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  money_10_reg[1]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDCE (Setup_fdce_C_D)        0.081    15.002    money_10_reg[1]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -24.570    
  -------------------------------------------------------------------
                         slack                                 -9.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.076%)  route 0.267ns (58.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.559     1.442    key_de/clk_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  key_de/key_reg[3]/Q
                         net (fo=115, routed)         0.267     1.850    key_de/key_reg[6]_0[3]
    SLICE_X38Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  key_de/key_down[33]_i_1/O
                         net (fo=1, routed)           0.000     1.895    key_de/p_0_in_0[33]
    SLICE_X38Y54         FDCE                                         r  key_de/key_down_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.829     1.957    key_de/clk_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  key_de/key_down_reg[33]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X38Y54         FDCE (Hold_fdce_C_D)         0.120     1.828    key_de/key_down_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.474%)  route 0.297ns (61.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.564     1.447    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y47         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.297     1.886    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.045     1.931 r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.931    key_de/inst/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X29Y54         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y54         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.244     1.714    
    SLICE_X29Y54         FDPE (Hold_fdpe_C_D)         0.092     1.806    key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.320%)  route 0.312ns (62.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.559     1.442    key_de/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  key_de/key_reg[8]/Q
                         net (fo=128, routed)         0.312     1.896    key_de/key_reg_n_0_[8]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.941 r  key_de/key_down[0]_i_1/O
                         net (fo=1, routed)           0.000     1.941    key_de/p_0_in_0[0]
    SLICE_X36Y57         FDCE                                         r  key_de/key_down_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.828     1.956    key_de/clk_IBUF_BUFG
    SLICE_X36Y57         FDCE                                         r  key_de/key_down_reg[0]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y57         FDCE (Hold_fdce_C_D)         0.091     1.798    key_de/key_down_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y55         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/Q
                         net (fo=7, routed)           0.090     1.675    key_de/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[2]
    SLICE_X30Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.720 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.720    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X30Y55         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.829     1.957    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y55         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y55         FDCE (Hold_fdce_C_D)         0.120     1.577    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 key_de/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.732%)  route 0.211ns (56.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.558     1.441    key_de/op/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  key_de/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  key_de/op/pb_out_reg/Q
                         net (fo=129, routed)         0.211     1.816    key_de/pulse_been_ready
    SLICE_X39Y59         FDCE                                         r  key_de/key_down_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.828     1.956    key_de/clk_IBUF_BUFG
    SLICE_X39Y59         FDCE                                         r  key_de/key_down_reg[25]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X39Y59         FDCE (Hold_fdce_C_CE)       -0.039     1.668    key_de/key_down_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 key_de/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.829%)  route 0.219ns (57.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.558     1.441    key_de/op/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  key_de/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  key_de/op/pb_out_reg/Q
                         net (fo=129, routed)         0.219     1.824    key_de/pulse_been_ready
    SLICE_X36Y58         FDCE                                         r  key_de/key_down_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.828     1.956    key_de/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  key_de/key_down_reg[5]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y58         FDCE (Hold_fdce_C_CE)       -0.039     1.668    key_de/key_down_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 key_de/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.829%)  route 0.219ns (57.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.558     1.441    key_de/op/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  key_de/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  key_de/op/pb_out_reg/Q
                         net (fo=129, routed)         0.219     1.824    key_de/pulse_been_ready
    SLICE_X36Y58         FDCE                                         r  key_de/key_down_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.828     1.956    key_de/clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  key_de/key_down_reg[7]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y58         FDCE (Hold_fdce_C_CE)       -0.039     1.668    key_de/key_down_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 item_price_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.499%)  route 0.354ns (71.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X40Y42         FDCE                                         r  item_price_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  item_price_1_reg[2]/Q
                         net (fo=9, routed)           0.354     1.940    p_9_in[2]
    SLICE_X41Y50         FDCE                                         r  item_price_10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  item_price_10_reg[2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.066     1.781    item_price_10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.879%)  route 0.332ns (64.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.559     1.442    key_de/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  key_de/key_reg[8]/Q
                         net (fo=128, routed)         0.332     1.916    key_de/key_reg_n_0_[8]
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.961 r  key_de/key_down[12]_i_1/O
                         net (fo=1, routed)           0.000     1.961    key_de/p_0_in_0[12]
    SLICE_X37Y59         FDCE                                         r  key_de/key_down_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.828     1.956    key_de/clk_IBUF_BUFG
    SLICE_X37Y59         FDCE                                         r  key_de/key_down_reg[12]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y59         FDCE (Hold_fdce_C_D)         0.091     1.798    key_de/key_down_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.784%)  route 0.334ns (64.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.559     1.442    key_de/clk_IBUF_BUFG
    SLICE_X35Y58         FDCE                                         r  key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  key_de/key_reg[8]/Q
                         net (fo=128, routed)         0.334     1.917    key_de/key_reg_n_0_[8]
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.962 r  key_de/key_down[9]_i_1/O
                         net (fo=1, routed)           0.000     1.962    key_de/p_0_in_0[9]
    SLICE_X39Y58         FDCE                                         r  key_de/key_down_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.828     1.956    key_de/clk_IBUF_BUFG
    SLICE_X39Y58         FDCE                                         r  key_de/key_down_reg[9]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X39Y58         FDCE (Hold_fdce_C_D)         0.092     1.799    key_de/key_down_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y43   flash_sec_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   flash_sec_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   flash_sec_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   flash_sec_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y45   flash_sec_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y45   flash_sec_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y50   get_item_num_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y50   get_item_num_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   key_de/inst/inst/Ps2Interface_i/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   key_de/inst/inst/Ps2Interface_i/counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   nums_reg[0]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y42   sev_seg/clk_divider_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   sev_seg/clk_divider_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   sev_seg/clk_divider_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y45   sev_seg/clk_divider_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y45   sev_seg/clk_divider_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y45   sev_seg/clk_divider_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y45   sev_seg/clk_divider_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y50   get_item_num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y50   get_item_num_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   key_de/inst/inst/Ps2Interface_i/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   key_de/inst/inst/Ps2Interface_i/counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y55   key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y55   key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y55   key_de/key_down_reg[44]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y55   key_de/key_down_reg[45]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.530ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 0.518ns (8.777%)  route 5.384ns (91.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         5.384    10.984    key_de/inst/inst/rst
    SLICE_X31Y58         FDCE                                         f  key_de/inst/inst/key_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    key_de/inst/inst/clk
    SLICE_X31Y58         FDCE                                         r  key_de/inst/inst/key_in_reg[4]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X31Y58         FDCE (Recov_fdce_C_CLR)     -0.405    14.514    key_de/inst/inst/key_in_reg[4]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.530    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.518ns (8.780%)  route 5.382ns (91.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         5.382    10.982    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y54         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.437    14.778    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y54         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y54         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.518ns (8.780%)  route 5.382ns (91.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         5.382    10.982    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y54         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.437    14.778    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y54         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y54         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.518ns (8.780%)  route 5.382ns (91.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         5.382    10.982    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y54         FDPE                                         f  key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.437    14.778    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y54         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y54         FDPE (Recov_fdpe_C_PRE)     -0.359    14.563    key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.518ns (8.780%)  route 5.382ns (91.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         5.382    10.982    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y54         FDPE                                         f  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.437    14.778    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y54         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y54         FDPE (Recov_fdpe_C_PRE)     -0.359    14.563    key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 0.518ns (8.777%)  route 5.384ns (91.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         5.384    10.984    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y58         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y58         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X30Y58         FDCE (Recov_fdce_C_CLR)     -0.319    14.600    key_de/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 0.518ns (8.777%)  route 5.384ns (91.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         5.384    10.984    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y58         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y58         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X30Y58         FDCE (Recov_fdce_C_CLR)     -0.319    14.600    key_de/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.518ns (9.209%)  route 5.107ns (90.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         5.107    10.707    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X28Y55         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.437    14.778    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y55         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.518ns (9.209%)  route 5.107ns (90.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         5.107    10.707    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X28Y55         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.437    14.778    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y55         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 0.518ns (9.209%)  route 5.107ns (90.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         5.107    10.707    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X28Y55         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.437    14.778    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y55         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y55         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  3.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.029%)  route 0.348ns (67.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         0.348     1.955    btnC2
    SLICE_X37Y45         FDPE                                         f  item_price_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X37Y45         FDPE                                         r  item_price_reg[3]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     1.615    item_price_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.164ns (27.381%)  route 0.435ns (72.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         0.435     2.042    btnC2
    SLICE_X41Y41         FDCE                                         f  item_price_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  item_price_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X41Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    item_price_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.164ns (27.381%)  route 0.435ns (72.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         0.435     2.042    btnC2
    SLICE_X41Y41         FDCE                                         f  item_price_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X41Y41         FDCE                                         r  item_price_reg[7]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X41Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    item_price_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.164ns (27.184%)  route 0.439ns (72.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         0.439     2.046    btnC2
    SLICE_X40Y41         FDCE                                         f  item_price_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  item_price_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X40Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    item_price_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[3]_replica/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.164ns (27.184%)  route 0.439ns (72.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         0.439     2.046    btnC2
    SLICE_X40Y41         FDPE                                         f  item_price_reg[3]_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X40Y41         FDPE                                         r  item_price_reg[3]_replica/C
                         clock pessimism             -0.249     1.710    
    SLICE_X40Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     1.615    item_price_reg[3]_replica
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[0]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.164ns (26.260%)  route 0.461ns (73.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         0.461     2.068    btnC2
    SLICE_X37Y44         FDCE                                         f  item_price_reg[0]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X37Y44         FDCE                                         r  item_price_reg[0]_replica_1/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    item_price_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.073%)  route 0.245ns (59.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         0.245     1.852    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y45         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X30Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.395    key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.073%)  route 0.245ns (59.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         0.245     1.852    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y45         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X30Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.395    key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.164ns (24.985%)  route 0.492ns (75.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         0.492     2.100    btnC2
    SLICE_X41Y46         FDPE                                         f  nums_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X41Y46         FDPE                                         r  nums_reg[5]_P/C
                         clock pessimism             -0.249     1.711    
    SLICE_X41Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.616    nums_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.170%)  route 0.316ns (65.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.443    c2/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  c2/pb_out_reg/Q
                         net (fo=385, routed)         0.316     1.923    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y46         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[1]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X30Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.395    key_de/inst/inst/Ps2Interface_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.528    





