\hypertarget{group___r_c_c___flags___interrupts___management}{}\doxysection{Flags Interrupts Management}
\label{group___r_c_c___flags___interrupts___management}\index{Flags Interrupts Management@{Flags Interrupts Management}}


macros to manage the specified RCC Flags and interrupts.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga180fb20a37b31a6e4f7e59213a6c0405}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIER, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable RCC interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gafc4df8cd4df0a529d11f18bf1f7e9f50}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIER, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable RCC interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga9d8ab157f58045b8daf8136bee54f139}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CICR = (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the RCC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga134af980b892f362c05ae21922cd828d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIFR \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check the RCC\textquotesingle{}s interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gaf28c11b36035ef1e27883ff7ee2c46b0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+RESET\+\_\+\+FLAGS}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$RSR $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4c5ba1c2b4a8793405eb9019194268}{RCC\+\_\+\+RSR\+\_\+\+RMVF}})
\begin{DoxyCompactList}\small\item\em Set RMVF bit to clear the reset flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga80017c6bf8a5c6f53a1a21bb8db93a82}{RCC\+\_\+\+FLAG\+\_\+\+MASK}}~((uint8\+\_\+t)0x1F)
\begin{DoxyCompactList}\small\item\em Check RCC flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
macros to manage the specified RCC Flags and interrupts. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___flags___interrupts___management_ga9d8ab157f58045b8daf8136bee54f139}\label{group___r_c_c___flags___interrupts___management_ga9d8ab157f58045b8daf8136bee54f139}} 
\index{Flags Interrupts Management@{Flags Interrupts Management}!\_\_HAL\_RCC\_CLEAR\_IT@{\_\_HAL\_RCC\_CLEAR\_IT}}
\index{\_\_HAL\_RCC\_CLEAR\_IT@{\_\_HAL\_RCC\_CLEAR\_IT}!Flags Interrupts Management@{Flags Interrupts Management}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CLEAR\_IT}{\_\_HAL\_RCC\_CLEAR\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CICR = (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Clear the RCC\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the interrupt pending bit to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+CSIRDY\+: CSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSI48\+RDY\+: HSI48 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: main PLL ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLL2\+RDY\+: PLL2 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLL3\+RDY\+: PLL3 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSECSS\+: HSE Clock Security interrupt \item RCC\+\_\+\+IT\+\_\+\+LSECSS\+: Clock security system interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l07834}{7834}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___flags___interrupts___management_gaf28c11b36035ef1e27883ff7ee2c46b0}\label{group___r_c_c___flags___interrupts___management_gaf28c11b36035ef1e27883ff7ee2c46b0}} 
\index{Flags Interrupts Management@{Flags Interrupts Management}!\_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS@{\_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS}}
\index{\_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS@{\_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS}!Flags Interrupts Management@{Flags Interrupts Management}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS}{\_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+RESET\+\_\+\+FLAGS(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$RSR $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4c5ba1c2b4a8793405eb9019194268}{RCC\+\_\+\+RSR\+\_\+\+RMVF}})}



Set RMVF bit to clear the reset flags. 



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l07856}{7856}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___flags___interrupts___management_gafc4df8cd4df0a529d11f18bf1f7e9f50}\label{group___r_c_c___flags___interrupts___management_gafc4df8cd4df0a529d11f18bf1f7e9f50}} 
\index{Flags Interrupts Management@{Flags Interrupts Management}!\_\_HAL\_RCC\_DISABLE\_IT@{\_\_HAL\_RCC\_DISABLE\_IT}}
\index{\_\_HAL\_RCC\_DISABLE\_IT@{\_\_HAL\_RCC\_DISABLE\_IT}!Flags Interrupts Management@{Flags Interrupts Management}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DISABLE\_IT}{\_\_HAL\_RCC\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIER, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Disable RCC interrupt. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the RCC interrupt sources to be disabled. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+CSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSI48\+RDY\+: HSI48 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: main PLL ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLL2\+RDY\+: PLL2 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLL3\+RDY\+: PLL3 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSECSS\+: Clock security system interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l07817}{7817}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___flags___interrupts___management_ga180fb20a37b31a6e4f7e59213a6c0405}\label{group___r_c_c___flags___interrupts___management_ga180fb20a37b31a6e4f7e59213a6c0405}} 
\index{Flags Interrupts Management@{Flags Interrupts Management}!\_\_HAL\_RCC\_ENABLE\_IT@{\_\_HAL\_RCC\_ENABLE\_IT}}
\index{\_\_HAL\_RCC\_ENABLE\_IT@{\_\_HAL\_RCC\_ENABLE\_IT}!Flags Interrupts Management@{Flags Interrupts Management}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ENABLE\_IT}{\_\_HAL\_RCC\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIER, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Enable RCC interrupt. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the RCC interrupt sources to be enabled. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+CSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSI48\+RDY\+: HSI48 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: main PLL ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLL2\+RDY\+: PLL2 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLL3\+RDY\+: PLL3 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSECSS\+: Clock security system interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l07801}{7801}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}\label{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}} 
\index{Flags Interrupts Management@{Flags Interrupts Management}!\_\_HAL\_RCC\_GET\_FLAG@{\_\_HAL\_RCC\_GET\_FLAG}}
\index{\_\_HAL\_RCC\_GET\_FLAG@{\_\_HAL\_RCC\_GET\_FLAG}!Flags Interrupts Management@{Flags Interrupts Management}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_FLAG}{\_\_HAL\_RCC\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 1U)?\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ :((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 2U)\ ?\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ :\ \(\backslash\)}
\DoxyCodeLine{((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 3U)?\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR\ :\ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 4U)?\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>RSR\ :\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR))))\ \ \&\ (1UL\ <<\ ((\_\_FLAG\_\_)\ \&\ \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga80017c6bf8a5c6f53a1a21bb8db93a82}{RCC\_FLAG\_MASK}})))!=\ 0U)?\ 1U\ :\ 0U)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l07945}{7945}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___flags___interrupts___management_ga134af980b892f362c05ae21922cd828d}\label{group___r_c_c___flags___interrupts___management_ga134af980b892f362c05ae21922cd828d}} 
\index{Flags Interrupts Management@{Flags Interrupts Management}!\_\_HAL\_RCC\_GET\_IT@{\_\_HAL\_RCC\_GET\_IT}}
\index{\_\_HAL\_RCC\_GET\_IT@{\_\_HAL\_RCC\_GET\_IT}!Flags Interrupts Management@{Flags Interrupts Management}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_IT}{\_\_HAL\_RCC\_GET\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIFR \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Check the RCC\textquotesingle{}s interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the RCC interrupt source to check. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+CSIRDY\+: CSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSI48\+RDY\+: HSI48 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: main PLL ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLL2\+RDY\+: PLL2 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLL3\+RDY\+: PLL3 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSECSS\+: HSE Clock Security interrupt \item RCC\+\_\+\+IT\+\_\+\+LSECSS\+: Clock security system interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{INTERRUPT}} (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l07852}{7852}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___flags___interrupts___management_ga80017c6bf8a5c6f53a1a21bb8db93a82}\label{group___r_c_c___flags___interrupts___management_ga80017c6bf8a5c6f53a1a21bb8db93a82}} 
\index{Flags Interrupts Management@{Flags Interrupts Management}!RCC\_FLAG\_MASK@{RCC\_FLAG\_MASK}}
\index{RCC\_FLAG\_MASK@{RCC\_FLAG\_MASK}!Flags Interrupts Management@{Flags Interrupts Management}}
\doxysubsubsection{\texorpdfstring{RCC\_FLAG\_MASK}{RCC\_FLAG\_MASK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+MASK~((uint8\+\_\+t)0x1F)}



Check RCC flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+FLAG\+\_\+\+HSIRDY\+: HSI oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+HSIDIV\+: HSI divider flag \item RCC\+\_\+\+FLAG\+\_\+\+CSIRDY\+: CSI oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+HSI48\+RDY\+: HSI48 oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+HSERDY\+: HSE oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+D1\+CKRDY\+: Domain1 clock ready ($\ast$) \item RCC\+\_\+\+FLAG\+\_\+\+D2\+CKRDY\+: Domain2 clock ready ($\ast$) \item RCC\+\_\+\+FLAG\+\_\+\+CPUCKRDY\+: CPU Domain clock ready (CPU, APB3, bus matrix1 and related memories) ($\ast$) \item RCC\+\_\+\+FLAG\+\_\+\+CDCKRDY\+: CPU Domain clock ready ($\ast$) \item RCC\+\_\+\+FLAG\+\_\+\+PLLRDY\+: PLL1 clock ready \item RCC\+\_\+\+FLAG\+\_\+\+PLL2\+RDY\+: PLL2 clock ready \item RCC\+\_\+\+FLAG\+\_\+\+PLL3\+RDY\+: PLL3 clock ready \item RCC\+\_\+\+FLAG\+\_\+\+LSERDY\+: LSE oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+LSIRDY\+: LSI oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+CPURST\+: CPU reset flag \item RCC\+\_\+\+FLAG\+\_\+\+D1\+RST\+: D1 domain power switch reset flag ($\ast$) \item RCC\+\_\+\+FLAG\+\_\+\+D2\+RST\+: D2 domain power switch reset flag ($\ast$) \item RCC\+\_\+\+FLAG\+\_\+\+CDRST\+: CD domain power switch reset flag ($\ast$) \item RCC\+\_\+\+FLAG\+\_\+\+BORRST\+: BOR reset flag \item RCC\+\_\+\+FLAG\+\_\+\+PINRST\+: Pin reset \item RCC\+\_\+\+FLAG\+\_\+\+PORRST\+: POR/\+PDR reset \item RCC\+\_\+\+FLAG\+\_\+\+SFTRST\+: System reset from CPU reset flag \item RCC\+\_\+\+FLAG\+\_\+\+BORRST\+: D2 domain power switch reset flag \item RCC\+\_\+\+FLAG\+\_\+\+IWDG1\+RST\+: CPU Independent Watchdog reset \item RCC\+\_\+\+FLAG\+\_\+\+WWDG1\+RST\+: Window Watchdog1 reset \item RCC\+\_\+\+FLAG\+\_\+\+LPWR1\+RST\+: Reset due to illegal D1 DSTANDBY or CPU CSTOP flag \item RCC\+\_\+\+FLAG\+\_\+\+LPWR2\+RST\+: Reset due to illegal D2 DSTANDBY flag \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{FLAG}} (TRUE or FALSE).\\
\hline
\end{DoxyRetVals}
($\ast$) Available on some STM32\+H7 lines only. 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l07944}{7944}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

