Analysis & Elaboration report for VectEqualizer
Wed Jul 15 22:12:55 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for main:dut|vectorMemory:dmem|ramHistogram:histogramMem|altsyncram:altsyncram_component|altsyncram_4jt1:auto_generated
  6. Source assignments for main:dut|vectorMemory:dmem|ramImage1:imageMem1|altsyncram:altsyncram_component|altsyncram_7ek2:auto_generated
  7. Source assignments for main:dut|vectorMemory:dmem|ramImage2:imageMem2|altsyncram:altsyncram_component|altsyncram_8ek2:auto_generated
  8. Source assignments for main:dut|vectorMemory:dmem|ramImage3:imageMem3|altsyncram:altsyncram_component|altsyncram_9ek2:auto_generated
  9. Source assignments for main:dut|vectorMemory:dmem|ramImage4:imageMem4|altsyncram:altsyncram_component|altsyncram_aek2:auto_generated
 10. Source assignments for main:dut|vectorMemory:dmem|ramImage5:imageMem5|altsyncram:altsyncram_component|altsyncram_bek2:auto_generated
 11. Parameter Settings for User Entity Instance: main:dut
 12. Parameter Settings for User Entity Instance: main:dut|draw:Draw
 13. Parameter Settings for User Entity Instance: main:dut|preImem:imem
 14. Parameter Settings for User Entity Instance: main:dut|preImem:imem|imem:imem
 15. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU
 16. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath
 17. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Fetch:fetch|n_bit_register:pc_reg
 18. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|instructionBuffer:instbuff
 19. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode
 20. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode|n_bit_mux:ra1_mux
 21. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode|n_bit_mux:ra2_mux
 22. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode|regfileVec:registerFile
 23. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode|extendUnit:extend
 24. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|registersBuffer:regbuff
 25. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute
 26. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|mux_3to1:muxAlu1
 27. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|mux_2to1:mux2to1Alu
 28. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|mux_3to1:muxAlu2
 29. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|mux_2to1:muxAlu3
 30. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu
 31. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu1
 32. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu2
 33. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu3
 34. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu4
 35. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu5
 36. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu6
 37. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu7
 38. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu8
 39. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|ALUBuffer:alubuff
 40. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|writebackBuffer:wrbBuff
 41. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|WriteBack:writeback
 42. Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|WriteBack:writeback|mux_2to1:mux2to1WB
 43. Parameter Settings for User Entity Instance: main:dut|vectorMemory:dmem
 44. Parameter Settings for User Entity Instance: main:dut|vectorMemory:dmem|ramHistogram:histogramMem|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: main:dut|vectorMemory:dmem|ramImage1:imageMem1|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: main:dut|vectorMemory:dmem|ramImage2:imageMem2|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: main:dut|vectorMemory:dmem|ramImage3:imageMem3|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: main:dut|vectorMemory:dmem|ramImage4:imageMem4|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: main:dut|vectorMemory:dmem|ramImage5:imageMem5|altsyncram:altsyncram_component
 50. altsyncram Parameter Settings by Entity Instance
 51. Analysis & Elaboration Settings
 52. Port Connectivity Checks: "main:dut|vectorMemory:dmem|ramImage5:imageMem5"
 53. Port Connectivity Checks: "main:dut|vectorMemory:dmem|ramImage4:imageMem4"
 54. Port Connectivity Checks: "main:dut|vectorMemory:dmem|ramImage3:imageMem3"
 55. Port Connectivity Checks: "main:dut|vectorMemory:dmem|ramImage2:imageMem2"
 56. Port Connectivity Checks: "main:dut|vectorMemory:dmem|ramImage1:imageMem1"
 57. Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|hazard_unit:hazardunit"
 58. Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|DataPath:datapath|writebackBuffer:wrbBuff"
 59. Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|DataPath:datapath|ALUBuffer:alubuff"
 60. Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|mux_2to1:mux2to1Alu"
 61. Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|DataPath:datapath|registersBuffer:regbuff"
 62. Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode|n_bit_mux:ra1_mux"
 63. Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|DataPath:datapath|instructionBuffer:instbuff"
 64. Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|DataPath:datapath"
 65. Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU"
 66. Port Connectivity Checks: "main:dut|draw:Draw"
 67. Port Connectivity Checks: "main:dut"
 68. Analysis & Elaboration Messages
 69. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Jul 15 22:12:55 2020       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; VectEqualizer                               ;
; Top-level Entity Name         ; main_tb                                     ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                               ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+---------------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |main_tb|main:dut|vectorMemory:dmem|ramHistogram:histogramMem ; Mems/ramHistogram.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |main_tb|main:dut|vectorMemory:dmem|ramImage1:imageMem1       ; Mems/ramImage1.v    ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |main_tb|main:dut|vectorMemory:dmem|ramImage2:imageMem2       ; Mems/ramImage2.v    ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |main_tb|main:dut|vectorMemory:dmem|ramImage3:imageMem3       ; Mems/ramImage3.v    ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |main_tb|main:dut|vectorMemory:dmem|ramImage4:imageMem4       ; Mems/ramImage4.v    ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |main_tb|main:dut|vectorMemory:dmem|ramImage5:imageMem5       ; Mems/ramImage5.v    ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:dut|vectorMemory:dmem|ramHistogram:histogramMem|altsyncram:altsyncram_component|altsyncram_4jt1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:dut|vectorMemory:dmem|ramImage1:imageMem1|altsyncram:altsyncram_component|altsyncram_7ek2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:dut|vectorMemory:dmem|ramImage2:imageMem2|altsyncram:altsyncram_component|altsyncram_8ek2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:dut|vectorMemory:dmem|ramImage3:imageMem3|altsyncram:altsyncram_component|altsyncram_9ek2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:dut|vectorMemory:dmem|ramImage4:imageMem4|altsyncram:altsyncram_component|altsyncram_aek2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:dut|vectorMemory:dmem|ramImage5:imageMem5|altsyncram:altsyncram_component|altsyncram_bek2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; N              ; 20    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|draw:Draw ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; Width          ; 640   ; Signed Integer                         ;
; Height         ; 480   ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|preImem:imem ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 18    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|preImem:imem|imem:imem ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 18    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 20    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Fetch:fetch|n_bit_register:pc_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|instructionBuffer:instbuff ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; N              ; 28    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode|n_bit_mux:ra1_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                     ;
; M              ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode|n_bit_mux:ra2_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                                     ;
; M              ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode|regfileVec:registerFile ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode|extendUnit:extend ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|registersBuffer:regbuff ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|mux_3to1:muxAlu1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|mux_2to1:mux2to1Alu ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|mux_3to1:muxAlu2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|mux_2to1:muxAlu3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                 ;
; V              ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu5 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu6 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu7 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu8 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|ALUBuffer:alubuff ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|writebackBuffer:wrbBuff ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|WriteBack:writeback ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|filterGPU:FILTERGPU|DataPath:datapath|WriteBack:writeback|mux_2to1:mux2to1WB ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; N              ; 20    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|vectorMemory:dmem ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 20    ; Signed Integer                                 ;
; SIZE           ; 65536 ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|vectorMemory:dmem|ramHistogram:histogramMem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_4jt1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|vectorMemory:dmem|ramImage1:imageMem1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; panda1.mif           ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_7ek2      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|vectorMemory:dmem|ramImage2:imageMem2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; panda2.mif           ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_8ek2      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|vectorMemory:dmem|ramImage3:imageMem3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; panda3.mif           ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_9ek2      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|vectorMemory:dmem|ramImage4:imageMem4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; panda4.mif           ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_aek2      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:dut|vectorMemory:dmem|ramImage5:imageMem5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; panda5.mif           ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_bek2      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                    ;
; Entity Instance                           ; main:dut|vectorMemory:dmem|ramHistogram:histogramMem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; main:dut|vectorMemory:dmem|ramImage1:imageMem1|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; main:dut|vectorMemory:dmem|ramImage2:imageMem2|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; main:dut|vectorMemory:dmem|ramImage3:imageMem3|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; main:dut|vectorMemory:dmem|ramImage4:imageMem4|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; main:dut|vectorMemory:dmem|ramImage5:imageMem5|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                    ;
;     -- NUMWORDS_B                         ; 65536                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; main_tb            ; VectEqualizer      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|vectorMemory:dmem|ramImage5:imageMem5" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                   ;
; wren_b ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|vectorMemory:dmem|ramImage4:imageMem4" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                   ;
; wren_b ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|vectorMemory:dmem|ramImage3:imageMem3" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                   ;
; wren_b ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|vectorMemory:dmem|ramImage2:imageMem2" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                   ;
; wren_b ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|vectorMemory:dmem|ramImage1:imageMem1" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                   ;
; wren_b ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|hazard_unit:hazardunit"                                                                                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; RA1E   ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "RA1E[7..4]" will be connected to GND. ;
; RA2E   ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "RA2E[7..4]" will be connected to GND. ;
; WA3M   ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "WA3M[7..4]" will be connected to GND. ;
; WA3W   ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "WA3W[7..4]" will be connected to GND. ;
; RA1D   ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "RA1D[7..4]" will be connected to GND. ;
; RA2D   ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "RA2D[7..4]" will be connected to GND. ;
; WA3E   ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "WA3E[7..4]" will be connected to GND. ;
; FlushD ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|DataPath:datapath|writebackBuffer:wrbBuff" ;
+-------+-------+----------+-------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                 ;
+-------+-------+----------+-------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                            ;
; load  ; Input ; Info     ; Stuck at VCC                                                            ;
+-------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|DataPath:datapath|ALUBuffer:alubuff" ;
+-------+-------+----------+-------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                           ;
+-------+-------+----------+-------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                      ;
; load  ; Input ; Info     ; Stuck at VCC                                                      ;
+-------+-------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|mux_2to1:mux2to1Alu" ;
+------+-------+----------+--------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|DataPath:datapath|registersBuffer:regbuff" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode|n_bit_mux:ra1_mux" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; I[1] ; Input ; Info     ; Stuck at VCC                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|DataPath:datapath|instructionBuffer:instbuff" ;
+-------+-------+----------+----------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                               ;
+-------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU|DataPath:datapath"                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; InstrD[27..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|filterGPU:FILTERGPU"                                                                      ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; writeData[7..1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; writeData[0][19..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUResultM[7..1]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut|draw:Draw"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; draw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:dut"                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; vsync   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hsync   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blank   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_CLK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jul 15 22:12:43 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VectEqualizer -c VectEqualizer --analysis_and_elaboration
Warning (125092): Tcl Script File div_ip.qip not found
    Info (125063): set_global_assignment -name QIP_FILE div_ip.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clk/clkdivide.sv
    Info (12023): Found entity 1: clkDivide File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Clk/clkDivide.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mems/preimem.sv
    Info (12023): Found entity 1: preImem File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/preImem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fpu/multiplier.sv
    Info (12023): Found entity 1: multiplier File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/multiplier.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fpu/mul_norm.sv
    Info (12023): Found entity 1: mul_norm File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/mul_norm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fpu/fpu_tb.sv
    Info (12023): Found entity 1: FPU_tb File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/FPU_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file fpu/fpu.sv
    Info (12023): Found entity 1: FPU File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/FPU.sv Line: 6
Warning (12019): Can't analyze file -- file FPU/div_ip_bb.v is missing
Info (12021): Found 3 design units, including 3 entities, in source file fpu/div_ip.v
    Info (12023): Found entity 1: div_ip_altfp_div_pst_afe File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/div_ip.v Line: 50
    Info (12023): Found entity 2: div_ip_altfp_div_s4h File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/div_ip.v Line: 915
    Info (12023): Found entity 3: div_ip File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/div_ip.v Line: 949
Info (12021): Found 1 design units, including 1 entities, in source file fpu/adder_tb.sv
    Info (12023): Found entity 1: adder_tb File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/adder_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fpu/adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fpu/add_norm.sv
    Info (12023): Found entity 1: add_norm File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/add_norm.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file filter/filtergpu.sv
    Info (12023): Found entity 1: filterGPU File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Filter/filterGPU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath/datapath.sv
    Info (12023): Found entity 1: DataPath File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: main File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/main.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/vectormemorytb.sv
    Info (12023): Found entity 1: vectorMemoryTB File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/vectorMemoryTB.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/ramtb.sv
    Info (12023): Found entity 1: ramTB File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/ramTB.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/main_tb.sv
    Info (12023): Found entity 1: main_tb File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/main_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/instructionloadertb.sv
    Info (12023): Found entity 1: instructionLoaderTB File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/instructionLoaderTB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/imemtb.sv
    Info (12023): Found entity 1: imemTB File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/imemTB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/hazardunittb.sv
    Info (12023): Found entity 1: hazardUnitTB File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/hazardUnitTB.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/filtergputb.sv
    Info (12023): Found entity 1: FilterGPUTB File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/FilterGPUTB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/fetchtb.sv
    Info (12023): Found entity 1: FetchTB File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/FetchTB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/extendunittb.sv
    Info (12023): Found entity 1: extendUnitTB File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/extendUnitTB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/decodetb.sv
    Info (12023): Found entity 1: DecodeTB File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/DecodeTB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/datamemorytb.sv
    Info (12023): Found entity 1: dataMemoryTB File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/dataMemoryTB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/control_unittb.sv
    Info (12023): Found entity 1: Control_UnitTB File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/Control_UnitTB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/aluvectorial_tb.sv
    Info (12023): Found entity 1: aluVectorial_tb File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/aluVectorial_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/alumain_tb.sv
    Info (12023): Found entity 1: aluMain_tb File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/aluMain_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga-controller/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/VGA-Controller/VGA_Controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga-controller/vga_contollertest.sv
    Info (12023): Found entity 1: vga_contollerTest File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/VGA-Controller/vga_contollerTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga-controller/system.sv
    Info (12023): Found entity 1: system File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/VGA-Controller/system.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga-controller/imagedrawer.sv
    Info (12023): Found entity 1: imageDrawer File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/VGA-Controller/imageDrawer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga-controller/draw.sv
    Info (12023): Found entity 1: draw File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/VGA-Controller/draw.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline/hazard_unit.sv
    Info (12023): Found entity 1: hazard_unit File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Pipeline/hazard_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mems/vectormemory.sv
    Info (12023): Found entity 1: vectorMemory File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mems/imem.sv
    Info (12023): Found entity 1: imem File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/imem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mems/datamemory.sv
    Info (12023): Found entity 1: dataMemory File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/dataMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionloader/instructionloader.sv
    Info (12023): Found entity 1: instructionLoader File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/instructionLoader/instructionLoader.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu-steps/writeback.sv
    Info (12023): Found entity 1: WriteBack File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/WriteBack.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu-steps/fetch.sv
    Info (12023): Found entity 1: Fetch File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu-steps/execute.sv
    Info (12023): Found entity 1: Execute File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Execute.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu-steps/decode.sv
    Info (12023): Found entity 1: Decode File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu-components/regfilevec.sv
    Info (12023): Found entity 1: regfileVec File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Components/regfileVec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu-components/n_bit_register.sv
    Info (12023): Found entity 1: n_bit_register File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Components/n_bit_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu-components/n_bit_mux.sv
    Info (12023): Found entity 1: n_bit_mux File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Components/n_bit_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu-components/mux_3to1.sv
    Info (12023): Found entity 1: mux_3to1 File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Components/mux_3to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu-components/mux_2to1_esc.sv
    Info (12023): Found entity 1: mux_2to1_esc File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Components/mux_2to1_esc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu-components/mux_2to1.sv
    Info (12023): Found entity 1: mux_2to1 File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Components/mux_2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu-components/extendunit.sv
    Info (12023): Found entity 1: extendUnit File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Components/extendUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control-unit/main_decoder.sv
    Info (12023): Found entity 1: main_decoder File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/main_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control-unit/decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control-unit/control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control-unit/alu_decoder.sv
    Info (12023): Found entity 1: alu_decoder File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/alu_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffers/writebackbuffer.sv
    Info (12023): Found entity 1: writebackBuffer File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Buffers/writebackBuffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffers/registersbuffer.sv
    Info (12023): Found entity 1: registersBuffer File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Buffers/registersBuffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffers/instructionbuffer.sv
    Info (12023): Found entity 1: instructionBuffer File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Buffers/instructionBuffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffers/alubuffer.sv
    Info (12023): Found entity 1: ALUBuffer File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Buffers/ALUBuffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu-vectorial/aluvectorial.sv
    Info (12023): Found entity 1: aluVectorial File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/ALU-Vectorial/aluVectorial.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu-vectorial/aluscalar.sv
    Info (12023): Found entity 1: aluScalar File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/ALU-Vectorial/aluScalar.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu-vectorial/alumain.sv
    Info (12023): Found entity 1: aluMain File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/ALU-Vectorial/aluMain.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenchs/ramtb2.sv
    Info (12023): Found entity 1: ramTB2 File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/ramTB2.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mems/ramhistogram.v
    Info (12023): Found entity 1: ramHistogram File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramHistogram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mems/ramimage1.v
    Info (12023): Found entity 1: ramImage1 File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mems/ramimage2.v
    Info (12023): Found entity 1: ramImage2 File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mems/ramimage3.v
    Info (12023): Found entity 1: ramImage3 File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mems/ramimage4.v
    Info (12023): Found entity 1: ramImage4 File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mems/ramimage5.v
    Info (12023): Found entity 1: ramImage5 File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage5.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at FPU.sv(45): created implicit net for "a_sign" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/FPU.sv Line: 45
Warning (10236): Verilog HDL Implicit Net warning at FPU.sv(49): created implicit net for "b_sign" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/FPU/FPU.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at FilterGPUTB.sv(23): created implicit net for "OE" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/FilterGPUTB.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at FilterGPUTB.sv(23): created implicit net for "wEnable" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/FilterGPUTB.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at FilterGPUTB.sv(23): created implicit net for "clock" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/FilterGPUTB.sv Line: 23
Warning (10236): Verilog HDL Implicit Net warning at FilterGPUTB.sv(23): created implicit net for "register" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/FilterGPUTB.sv Line: 23
Info (12127): Elaborating entity "main_tb" for the top level hierarchy
Warning (10755): Verilog HDL warning at main_tb.sv(28): assignments to clk create a combinational loop File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/main_tb.sv Line: 28
Warning (10175): Verilog HDL warning at main_tb.sv(31): ignoring unsupported system task File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/main_tb.sv Line: 31
Info (12128): Elaborating entity "main" for hierarchy "main:dut" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/main_tb.sv Line: 18
Info (12128): Elaborating entity "clkDivide" for hierarchy "main:dut|clkDivide:vgaclk" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/main.sv Line: 34
Info (12128): Elaborating entity "draw" for hierarchy "main:dut|draw:Draw" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/main.sv Line: 36
Info (12128): Elaborating entity "preImem" for hierarchy "main:dut|preImem:imem" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/main.sv Line: 38
Warning (10230): Verilog HDL assignment warning at preImem.sv(12): truncated value with size 32 to match size of target (1) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/preImem.sv Line: 12
Info (12128): Elaborating entity "imem" for hierarchy "main:dut|preImem:imem|imem:imem" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/preImem.sv Line: 46
Warning (10850): Verilog HDL warning at imem.sv(12): number of words (988215) in memory file does not match the number of elements in the address range [0:100] File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/imem.sv Line: 12
Warning (10230): Verilog HDL assignment warning at imem.sv(19): truncated value with size 32 to match size of target (28) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/imem.sv Line: 19
Warning (10030): Net "RAM.data_a" at imem.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/imem.sv Line: 5
Warning (10030): Net "RAM.waddr_a" at imem.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/imem.sv Line: 5
Warning (10030): Net "RAM.we_a" at imem.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/imem.sv Line: 5
Info (12128): Elaborating entity "filterGPU" for hierarchy "main:dut|filterGPU:FILTERGPU" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/main.sv Line: 40
Info (12128): Elaborating entity "control_unit" for hierarchy "main:dut|filterGPU:FILTERGPU|control_unit:controlUnit" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Filter/filterGPU.sv Line: 21
Info (12128): Elaborating entity "decoder" for hierarchy "main:dut|filterGPU:FILTERGPU|control_unit:controlUnit|decoder:decoderUnit" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/control_unit.sv Line: 9
Info (12128): Elaborating entity "main_decoder" for hierarchy "main:dut|filterGPU:FILTERGPU|control_unit:controlUnit|decoder:decoderUnit|main_decoder:mainDecoder" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/decoder.sv Line: 17
Info (12128): Elaborating entity "alu_decoder" for hierarchy "main:dut|filterGPU:FILTERGPU|control_unit:controlUnit|decoder:decoderUnit|alu_decoder:aluDecoder" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/decoder.sv Line: 20
Warning (10240): Verilog HDL Always Construct warning at alu_decoder.sv(17): inferring latch(es) for variable "logicOutputs", which holds its previous value in one or more paths through the always construct File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/alu_decoder.sv Line: 17
Info (10041): Inferred latch for "logicOutputs[0]" at alu_decoder.sv(17) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/alu_decoder.sv Line: 17
Info (10041): Inferred latch for "logicOutputs[1]" at alu_decoder.sv(17) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/alu_decoder.sv Line: 17
Info (10041): Inferred latch for "logicOutputs[2]" at alu_decoder.sv(17) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/alu_decoder.sv Line: 17
Info (10041): Inferred latch for "logicOutputs[3]" at alu_decoder.sv(17) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Control-Unit/alu_decoder.sv Line: 17
Info (12128): Elaborating entity "DataPath" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Filter/filterGPU.sv Line: 24
Info (12128): Elaborating entity "Fetch" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Fetch:fetch" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv Line: 27
Info (12128): Elaborating entity "n_bit_register" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Fetch:fetch|n_bit_register:pc_reg" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Fetch.sv Line: 11
Info (12128): Elaborating entity "instructionBuffer" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|instructionBuffer:instbuff" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv Line: 29
Info (12128): Elaborating entity "Decode" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv Line: 31
Info (12128): Elaborating entity "n_bit_mux" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode|n_bit_mux:ra1_mux" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Decode.sv Line: 13
Info (12128): Elaborating entity "regfileVec" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode|regfileVec:registerFile" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Decode.sv Line: 17
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "fullregister_table" into its bus
Info (12128): Elaborating entity "extendUnit" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Decode:decode|extendUnit:extend" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Decode.sv Line: 19
Info (12128): Elaborating entity "registersBuffer" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|registersBuffer:regbuff" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv Line: 35
Info (12128): Elaborating entity "Execute" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv Line: 37
Info (12128): Elaborating entity "mux_3to1" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|mux_3to1:muxAlu1" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Execute.sv Line: 17
Info (12128): Elaborating entity "mux_2to1" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|mux_2to1:mux2to1Alu" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Execute.sv Line: 18
Info (12128): Elaborating entity "aluMain" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/CPU-Steps/Execute.sv Line: 22
Info (12128): Elaborating entity "aluScalar" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|Execute:execute|aluMain:alu|aluScalar:alu1" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/ALU-Vectorial/aluMain.sv Line: 9
Info (12128): Elaborating entity "ALUBuffer" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|ALUBuffer:alubuff" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv Line: 40
Info (12128): Elaborating entity "writebackBuffer" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|writebackBuffer:wrbBuff" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv Line: 43
Info (12128): Elaborating entity "WriteBack" for hierarchy "main:dut|filterGPU:FILTERGPU|DataPath:datapath|WriteBack:writeback" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Datapath/DataPath.sv Line: 46
Info (12128): Elaborating entity "hazard_unit" for hierarchy "main:dut|filterGPU:FILTERGPU|hazard_unit:hazardunit" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Filter/filterGPU.sv Line: 26
Info (12128): Elaborating entity "vectorMemory" for hierarchy "main:dut|vectorMemory:dmem" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/main.sv Line: 50
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(63): truncated value with size 21 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 63
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(94): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 94
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(95): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 95
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(96): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 96
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(97): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 97
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(98): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 98
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(99): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 99
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(100): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 100
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(101): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 101
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(102): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 102
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(103): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 103
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(132): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 132
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(133): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 133
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(134): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 134
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(135): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 135
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(136): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 136
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(137): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 137
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(138): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 138
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(139): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 139
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(140): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 140
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(141): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 141
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(152): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 152
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(153): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 153
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(154): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 154
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(155): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 155
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(156): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 156
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(157): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 157
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(158): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 158
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(159): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 159
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(160): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 160
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(161): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 161
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(171): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 171
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(172): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 172
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(173): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 173
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(174): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 174
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(175): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 175
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(176): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 176
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(177): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 177
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(178): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 178
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(179): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 179
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(180): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 180
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(190): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 190
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(191): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 191
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(192): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 192
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(193): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 193
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(194): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 194
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(195): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 195
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(196): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 196
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(197): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 197
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(198): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 198
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(199): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 199
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(209): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 209
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(210): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 210
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(211): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 211
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(212): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 212
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(213): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 213
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(214): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 214
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(215): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 215
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(216): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 216
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(217): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 217
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(218): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 218
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(227): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 227
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(228): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 228
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(229): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 229
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(230): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 230
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(231): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 231
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(232): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 232
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(233): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 233
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(234): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 234
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(235): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 235
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(236): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 236
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(248): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 248
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(249): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 249
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(250): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 250
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(251): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 251
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(252): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 252
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(253): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 253
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(254): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 254
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(255): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 255
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(256): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 256
Warning (10230): Verilog HDL assignment warning at vectorMemory.sv(257): truncated value with size 20 to match size of target (16) File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 257
Info (12128): Elaborating entity "ramHistogram" for hierarchy "main:dut|vectorMemory:dmem|ramHistogram:histogramMem" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 263
Info (12128): Elaborating entity "altsyncram" for hierarchy "main:dut|vectorMemory:dmem|ramHistogram:histogramMem|altsyncram:altsyncram_component" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramHistogram.v Line: 88
Info (12130): Elaborated megafunction instantiation "main:dut|vectorMemory:dmem|ramHistogram:histogramMem|altsyncram:altsyncram_component" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramHistogram.v Line: 88
Info (12133): Instantiated megafunction "main:dut|vectorMemory:dmem|ramHistogram:histogramMem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramHistogram.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4jt1.tdf
    Info (12023): Found entity 1: altsyncram_4jt1 File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_4jt1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4jt1" for hierarchy "main:dut|vectorMemory:dmem|ramHistogram:histogramMem|altsyncram:altsyncram_component|altsyncram_4jt1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ramImage1" for hierarchy "main:dut|vectorMemory:dmem|ramImage1:imageMem1" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 265
Info (12128): Elaborating entity "altsyncram" for hierarchy "main:dut|vectorMemory:dmem|ramImage1:imageMem1|altsyncram:altsyncram_component" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage1.v Line: 99
Info (12130): Elaborated megafunction instantiation "main:dut|vectorMemory:dmem|ramImage1:imageMem1|altsyncram:altsyncram_component" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage1.v Line: 99
Info (12133): Instantiated megafunction "main:dut|vectorMemory:dmem|ramImage1:imageMem1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage1.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "panda1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ek2.tdf
    Info (12023): Found entity 1: altsyncram_7ek2 File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_7ek2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_7ek2" for hierarchy "main:dut|vectorMemory:dmem|ramImage1:imageMem1|altsyncram:altsyncram_component|altsyncram_7ek2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "main:dut|vectorMemory:dmem|ramImage1:imageMem1|altsyncram:altsyncram_component|altsyncram_7ek2:auto_generated|decode_dla:decode2" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_7ek2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/decode_61a.tdf Line: 22
Info (12128): Elaborating entity "decode_61a" for hierarchy "main:dut|vectorMemory:dmem|ramImage1:imageMem1|altsyncram:altsyncram_component|altsyncram_7ek2:auto_generated|decode_61a:rden_decode_a" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_7ek2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/mux_tfb.tdf Line: 22
Info (12128): Elaborating entity "mux_tfb" for hierarchy "main:dut|vectorMemory:dmem|ramImage1:imageMem1|altsyncram:altsyncram_component|altsyncram_7ek2:auto_generated|mux_tfb:mux4" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_7ek2.tdf Line: 55
Info (12128): Elaborating entity "ramImage2" for hierarchy "main:dut|vectorMemory:dmem|ramImage2:imageMem2" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 266
Info (12128): Elaborating entity "altsyncram" for hierarchy "main:dut|vectorMemory:dmem|ramImage2:imageMem2|altsyncram:altsyncram_component" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage2.v Line: 99
Info (12130): Elaborated megafunction instantiation "main:dut|vectorMemory:dmem|ramImage2:imageMem2|altsyncram:altsyncram_component" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage2.v Line: 99
Info (12133): Instantiated megafunction "main:dut|vectorMemory:dmem|ramImage2:imageMem2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage2.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "panda2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ek2.tdf
    Info (12023): Found entity 1: altsyncram_8ek2 File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_8ek2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_8ek2" for hierarchy "main:dut|vectorMemory:dmem|ramImage2:imageMem2|altsyncram:altsyncram_component|altsyncram_8ek2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ramImage3" for hierarchy "main:dut|vectorMemory:dmem|ramImage3:imageMem3" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 267
Info (12128): Elaborating entity "altsyncram" for hierarchy "main:dut|vectorMemory:dmem|ramImage3:imageMem3|altsyncram:altsyncram_component" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage3.v Line: 99
Info (12130): Elaborated megafunction instantiation "main:dut|vectorMemory:dmem|ramImage3:imageMem3|altsyncram:altsyncram_component" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage3.v Line: 99
Info (12133): Instantiated megafunction "main:dut|vectorMemory:dmem|ramImage3:imageMem3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage3.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "panda3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ek2.tdf
    Info (12023): Found entity 1: altsyncram_9ek2 File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_9ek2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_9ek2" for hierarchy "main:dut|vectorMemory:dmem|ramImage3:imageMem3|altsyncram:altsyncram_component|altsyncram_9ek2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ramImage4" for hierarchy "main:dut|vectorMemory:dmem|ramImage4:imageMem4" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 268
Info (12128): Elaborating entity "altsyncram" for hierarchy "main:dut|vectorMemory:dmem|ramImage4:imageMem4|altsyncram:altsyncram_component" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage4.v Line: 99
Info (12130): Elaborated megafunction instantiation "main:dut|vectorMemory:dmem|ramImage4:imageMem4|altsyncram:altsyncram_component" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage4.v Line: 99
Info (12133): Instantiated megafunction "main:dut|vectorMemory:dmem|ramImage4:imageMem4|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage4.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "panda4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aek2.tdf
    Info (12023): Found entity 1: altsyncram_aek2 File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_aek2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_aek2" for hierarchy "main:dut|vectorMemory:dmem|ramImage4:imageMem4|altsyncram:altsyncram_component|altsyncram_aek2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ramImage5" for hierarchy "main:dut|vectorMemory:dmem|ramImage5:imageMem5" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/vectorMemory.sv Line: 269
Info (12128): Elaborating entity "altsyncram" for hierarchy "main:dut|vectorMemory:dmem|ramImage5:imageMem5|altsyncram:altsyncram_component" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage5.v Line: 99
Info (12130): Elaborated megafunction instantiation "main:dut|vectorMemory:dmem|ramImage5:imageMem5|altsyncram:altsyncram_component" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage5.v Line: 99
Info (12133): Instantiated megafunction "main:dut|vectorMemory:dmem|ramImage5:imageMem5|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/Mems/ramImage5.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "panda5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bek2.tdf
    Info (12023): Found entity 1: altsyncram_bek2 File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/db/altsyncram_bek2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_bek2" for hierarchy "main:dut|vectorMemory:dmem|ramImage5:imageMem5|altsyncram:altsyncram_component|altsyncram_bek2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_contollerTest" for hierarchy "main:dut|vga_contollerTest:vgaTest" File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/main.sv Line: 52
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/TestBenchs/main_tb.sv Line: 5
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/output_files/VectEqualizer.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Wed Jul 15 22:12:55 2020
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:23


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Pablo/Documents/1-TEC/Arqui-II/VectEqualizer/Procesador-Vectorial/output_files/VectEqualizer.map.smsg.


