
sinking-clock_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002640  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080026fc  080026fc  000126fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800273c  0800273c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800273c  0800273c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800273c  0800273c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800273c  0800273c  0001273c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002740  08002740  00012740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002744  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  2000000c  08002750  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000bc  08002750  000200bc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008f94  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a8e  00000000  00000000  00028fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a0  00000000  00000000  0002aa58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008c8  00000000  00000000  0002b3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016044  00000000  00000000  0002bcc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a636  00000000  00000000  00041d04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f6ad  00000000  00000000  0004c33a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000db9e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002184  00000000  00000000  000dba38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080026e4 	.word	0x080026e4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	080026e4 	.word	0x080026e4

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000220:	f000 faea 	bl	80007f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000224:	f000 f828 	bl	8000278 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000228:	f000 f92a 	bl	8000480 <MX_GPIO_Init>
  MX_ADC1_Init();
 800022c:	f000 f886 	bl	800033c <MX_ADC1_Init>
  MX_RTC_Init();
 8000230:	f000 f8f0 	bl	8000414 <MX_RTC_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // Enable Cap. touch
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8000234:	2380      	movs	r3, #128	; 0x80
 8000236:	009b      	lsls	r3, r3, #2
 8000238:	480e      	ldr	r0, [pc, #56]	; (8000274 <main+0x58>)
 800023a:	2201      	movs	r2, #1
 800023c:	0019      	movs	r1, r3
 800023e:	f001 fa14 	bl	800166a <HAL_GPIO_WritePin>
  while (1)
  {
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET) {
 8000242:	2380      	movs	r3, #128	; 0x80
 8000244:	021a      	lsls	r2, r3, #8
 8000246:	23a0      	movs	r3, #160	; 0xa0
 8000248:	05db      	lsls	r3, r3, #23
 800024a:	0011      	movs	r1, r2
 800024c:	0018      	movs	r0, r3
 800024e:	f001 f9ef 	bl	8001630 <HAL_GPIO_ReadPin>
 8000252:	1e03      	subs	r3, r0, #0
 8000254:	d1f5      	bne.n	8000242 <main+0x26>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8000256:	2380      	movs	r3, #128	; 0x80
 8000258:	009b      	lsls	r3, r3, #2
 800025a:	4806      	ldr	r0, [pc, #24]	; (8000274 <main+0x58>)
 800025c:	2200      	movs	r2, #0
 800025e:	0019      	movs	r1, r3
 8000260:	f001 fa03 	bl	800166a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8000264:	2380      	movs	r3, #128	; 0x80
 8000266:	009b      	lsls	r3, r3, #2
 8000268:	4802      	ldr	r0, [pc, #8]	; (8000274 <main+0x58>)
 800026a:	2201      	movs	r2, #1
 800026c:	0019      	movs	r1, r3
 800026e:	f001 f9fc 	bl	800166a <HAL_GPIO_WritePin>
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET) {
 8000272:	e7e6      	b.n	8000242 <main+0x26>
 8000274:	50000400 	.word	0x50000400

08000278 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000278:	b590      	push	{r4, r7, lr}
 800027a:	b093      	sub	sp, #76	; 0x4c
 800027c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027e:	2410      	movs	r4, #16
 8000280:	193b      	adds	r3, r7, r4
 8000282:	0018      	movs	r0, r3
 8000284:	2338      	movs	r3, #56	; 0x38
 8000286:	001a      	movs	r2, r3
 8000288:	2100      	movs	r1, #0
 800028a:	f002 fa23 	bl	80026d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800028e:	003b      	movs	r3, r7
 8000290:	0018      	movs	r0, r3
 8000292:	2310      	movs	r3, #16
 8000294:	001a      	movs	r2, r3
 8000296:	2100      	movs	r1, #0
 8000298:	f002 fa1c 	bl	80026d4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800029c:	2380      	movs	r3, #128	; 0x80
 800029e:	009b      	lsls	r3, r3, #2
 80002a0:	0018      	movs	r0, r3
 80002a2:	f001 f9ff 	bl	80016a4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80002a6:	193b      	adds	r3, r7, r4
 80002a8:	220a      	movs	r2, #10
 80002aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ac:	193b      	adds	r3, r7, r4
 80002ae:	2280      	movs	r2, #128	; 0x80
 80002b0:	0052      	lsls	r2, r2, #1
 80002b2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80002b4:	0021      	movs	r1, r4
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	2200      	movs	r2, #0
 80002ba:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2240      	movs	r2, #64	; 0x40
 80002c0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	2201      	movs	r2, #1
 80002c6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2202      	movs	r2, #2
 80002cc:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	2202      	movs	r2, #2
 80002d2:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80002d4:	187b      	adds	r3, r7, r1
 80002d6:	2200      	movs	r2, #0
 80002d8:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80002da:	187b      	adds	r3, r7, r1
 80002dc:	2208      	movs	r2, #8
 80002de:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002e0:	187b      	adds	r3, r7, r1
 80002e2:	2280      	movs	r2, #128	; 0x80
 80002e4:	0292      	lsls	r2, r2, #10
 80002e6:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002e8:	187b      	adds	r3, r7, r1
 80002ea:	2280      	movs	r2, #128	; 0x80
 80002ec:	0492      	lsls	r2, r2, #18
 80002ee:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002f0:	187b      	adds	r3, r7, r1
 80002f2:	2280      	movs	r2, #128	; 0x80
 80002f4:	0592      	lsls	r2, r2, #22
 80002f6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	0018      	movs	r0, r3
 80002fc:	f001 fa12 	bl	8001724 <HAL_RCC_OscConfig>
 8000300:	1e03      	subs	r3, r0, #0
 8000302:	d001      	beq.n	8000308 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000304:	f000 f986 	bl	8000614 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000308:	003b      	movs	r3, r7
 800030a:	2207      	movs	r2, #7
 800030c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800030e:	003b      	movs	r3, r7
 8000310:	2202      	movs	r2, #2
 8000312:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000314:	003b      	movs	r3, r7
 8000316:	2200      	movs	r2, #0
 8000318:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800031a:	003b      	movs	r3, r7
 800031c:	2200      	movs	r2, #0
 800031e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000320:	003b      	movs	r3, r7
 8000322:	2102      	movs	r1, #2
 8000324:	0018      	movs	r0, r3
 8000326:	f001 fd17 	bl	8001d58 <HAL_RCC_ClockConfig>
 800032a:	1e03      	subs	r3, r0, #0
 800032c:	d001      	beq.n	8000332 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800032e:	f000 f971 	bl	8000614 <Error_Handler>
  }
}
 8000332:	46c0      	nop			; (mov r8, r8)
 8000334:	46bd      	mov	sp, r7
 8000336:	b013      	add	sp, #76	; 0x4c
 8000338:	bd90      	pop	{r4, r7, pc}
	...

0800033c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b084      	sub	sp, #16
 8000340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	0018      	movs	r0, r3
 8000346:	230c      	movs	r3, #12
 8000348:	001a      	movs	r2, r3
 800034a:	2100      	movs	r1, #0
 800034c:	f002 f9c2 	bl	80026d4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000350:	4b2d      	ldr	r3, [pc, #180]	; (8000408 <MX_ADC1_Init+0xcc>)
 8000352:	4a2e      	ldr	r2, [pc, #184]	; (800040c <MX_ADC1_Init+0xd0>)
 8000354:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000356:	4b2c      	ldr	r3, [pc, #176]	; (8000408 <MX_ADC1_Init+0xcc>)
 8000358:	2280      	movs	r2, #128	; 0x80
 800035a:	05d2      	lsls	r2, r2, #23
 800035c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800035e:	4b2a      	ldr	r3, [pc, #168]	; (8000408 <MX_ADC1_Init+0xcc>)
 8000360:	2200      	movs	r2, #0
 8000362:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000364:	4b28      	ldr	r3, [pc, #160]	; (8000408 <MX_ADC1_Init+0xcc>)
 8000366:	2200      	movs	r2, #0
 8000368:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800036a:	4b27      	ldr	r3, [pc, #156]	; (8000408 <MX_ADC1_Init+0xcc>)
 800036c:	2200      	movs	r2, #0
 800036e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000370:	4b25      	ldr	r3, [pc, #148]	; (8000408 <MX_ADC1_Init+0xcc>)
 8000372:	2204      	movs	r2, #4
 8000374:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000376:	4b24      	ldr	r3, [pc, #144]	; (8000408 <MX_ADC1_Init+0xcc>)
 8000378:	2200      	movs	r2, #0
 800037a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800037c:	4b22      	ldr	r3, [pc, #136]	; (8000408 <MX_ADC1_Init+0xcc>)
 800037e:	2200      	movs	r2, #0
 8000380:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000382:	4b21      	ldr	r3, [pc, #132]	; (8000408 <MX_ADC1_Init+0xcc>)
 8000384:	2200      	movs	r2, #0
 8000386:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000388:	4b1f      	ldr	r3, [pc, #124]	; (8000408 <MX_ADC1_Init+0xcc>)
 800038a:	2201      	movs	r2, #1
 800038c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800038e:	4b1e      	ldr	r3, [pc, #120]	; (8000408 <MX_ADC1_Init+0xcc>)
 8000390:	2220      	movs	r2, #32
 8000392:	2100      	movs	r1, #0
 8000394:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000396:	4b1c      	ldr	r3, [pc, #112]	; (8000408 <MX_ADC1_Init+0xcc>)
 8000398:	2200      	movs	r2, #0
 800039a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800039c:	4b1a      	ldr	r3, [pc, #104]	; (8000408 <MX_ADC1_Init+0xcc>)
 800039e:	2200      	movs	r2, #0
 80003a0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80003a2:	4b19      	ldr	r3, [pc, #100]	; (8000408 <MX_ADC1_Init+0xcc>)
 80003a4:	222c      	movs	r2, #44	; 0x2c
 80003a6:	2100      	movs	r1, #0
 80003a8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003aa:	4b17      	ldr	r3, [pc, #92]	; (8000408 <MX_ADC1_Init+0xcc>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80003b0:	4b15      	ldr	r3, [pc, #84]	; (8000408 <MX_ADC1_Init+0xcc>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80003b6:	4b14      	ldr	r3, [pc, #80]	; (8000408 <MX_ADC1_Init+0xcc>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80003bc:	4b12      	ldr	r3, [pc, #72]	; (8000408 <MX_ADC1_Init+0xcc>)
 80003be:	223c      	movs	r2, #60	; 0x3c
 80003c0:	2100      	movs	r1, #0
 80003c2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80003c4:	4b10      	ldr	r3, [pc, #64]	; (8000408 <MX_ADC1_Init+0xcc>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80003ca:	4b0f      	ldr	r3, [pc, #60]	; (8000408 <MX_ADC1_Init+0xcc>)
 80003cc:	0018      	movs	r0, r3
 80003ce:	f000 fb97 	bl	8000b00 <HAL_ADC_Init>
 80003d2:	1e03      	subs	r3, r0, #0
 80003d4:	d001      	beq.n	80003da <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80003d6:	f000 f91d 	bl	8000614 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80003da:	1d3b      	adds	r3, r7, #4
 80003dc:	4a0c      	ldr	r2, [pc, #48]	; (8000410 <MX_ADC1_Init+0xd4>)
 80003de:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003e0:	1d3b      	adds	r3, r7, #4
 80003e2:	2200      	movs	r2, #0
 80003e4:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80003e6:	1d3b      	adds	r3, r7, #4
 80003e8:	2200      	movs	r2, #0
 80003ea:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003ec:	1d3a      	adds	r2, r7, #4
 80003ee:	4b06      	ldr	r3, [pc, #24]	; (8000408 <MX_ADC1_Init+0xcc>)
 80003f0:	0011      	movs	r1, r2
 80003f2:	0018      	movs	r0, r3
 80003f4:	f000 fd2c 	bl	8000e50 <HAL_ADC_ConfigChannel>
 80003f8:	1e03      	subs	r3, r0, #0
 80003fa:	d001      	beq.n	8000400 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80003fc:	f000 f90a 	bl	8000614 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000400:	46c0      	nop			; (mov r8, r8)
 8000402:	46bd      	mov	sp, r7
 8000404:	b004      	add	sp, #16
 8000406:	bd80      	pop	{r7, pc}
 8000408:	20000028 	.word	0x20000028
 800040c:	40012400 	.word	0x40012400
 8000410:	08000004 	.word	0x08000004

08000414 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000418:	4b17      	ldr	r3, [pc, #92]	; (8000478 <MX_RTC_Init+0x64>)
 800041a:	4a18      	ldr	r2, [pc, #96]	; (800047c <MX_RTC_Init+0x68>)
 800041c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800041e:	4b16      	ldr	r3, [pc, #88]	; (8000478 <MX_RTC_Init+0x64>)
 8000420:	2200      	movs	r2, #0
 8000422:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000424:	4b14      	ldr	r3, [pc, #80]	; (8000478 <MX_RTC_Init+0x64>)
 8000426:	227f      	movs	r2, #127	; 0x7f
 8000428:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800042a:	4b13      	ldr	r3, [pc, #76]	; (8000478 <MX_RTC_Init+0x64>)
 800042c:	22ff      	movs	r2, #255	; 0xff
 800042e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000430:	4b11      	ldr	r3, [pc, #68]	; (8000478 <MX_RTC_Init+0x64>)
 8000432:	2200      	movs	r2, #0
 8000434:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000436:	4b10      	ldr	r3, [pc, #64]	; (8000478 <MX_RTC_Init+0x64>)
 8000438:	2200      	movs	r2, #0
 800043a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800043c:	4b0e      	ldr	r3, [pc, #56]	; (8000478 <MX_RTC_Init+0x64>)
 800043e:	2200      	movs	r2, #0
 8000440:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000442:	4b0d      	ldr	r3, [pc, #52]	; (8000478 <MX_RTC_Init+0x64>)
 8000444:	2280      	movs	r2, #128	; 0x80
 8000446:	05d2      	lsls	r2, r2, #23
 8000448:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800044a:	4b0b      	ldr	r3, [pc, #44]	; (8000478 <MX_RTC_Init+0x64>)
 800044c:	2200      	movs	r2, #0
 800044e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000450:	4b09      	ldr	r3, [pc, #36]	; (8000478 <MX_RTC_Init+0x64>)
 8000452:	0018      	movs	r0, r3
 8000454:	f001 ff84 	bl	8002360 <HAL_RTC_Init>
 8000458:	1e03      	subs	r3, r0, #0
 800045a:	d001      	beq.n	8000460 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 800045c:	f000 f8da 	bl	8000614 <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 8000460:	4b05      	ldr	r3, [pc, #20]	; (8000478 <MX_RTC_Init+0x64>)
 8000462:	2100      	movs	r1, #0
 8000464:	0018      	movs	r0, r3
 8000466:	f002 f8c9 	bl	80025fc <HAL_RTCEx_SetCalibrationOutPut>
 800046a:	1e03      	subs	r3, r0, #0
 800046c:	d001      	beq.n	8000472 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 800046e:	f000 f8d1 	bl	8000614 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000472:	46c0      	nop			; (mov r8, r8)
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	2000008c 	.word	0x2000008c
 800047c:	40002800 	.word	0x40002800

08000480 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000480:	b590      	push	{r4, r7, lr}
 8000482:	b08b      	sub	sp, #44	; 0x2c
 8000484:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000486:	2414      	movs	r4, #20
 8000488:	193b      	adds	r3, r7, r4
 800048a:	0018      	movs	r0, r3
 800048c:	2314      	movs	r3, #20
 800048e:	001a      	movs	r2, r3
 8000490:	2100      	movs	r1, #0
 8000492:	f002 f91f 	bl	80026d4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000496:	4b5b      	ldr	r3, [pc, #364]	; (8000604 <MX_GPIO_Init+0x184>)
 8000498:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800049a:	4b5a      	ldr	r3, [pc, #360]	; (8000604 <MX_GPIO_Init+0x184>)
 800049c:	2104      	movs	r1, #4
 800049e:	430a      	orrs	r2, r1
 80004a0:	635a      	str	r2, [r3, #52]	; 0x34
 80004a2:	4b58      	ldr	r3, [pc, #352]	; (8000604 <MX_GPIO_Init+0x184>)
 80004a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004a6:	2204      	movs	r2, #4
 80004a8:	4013      	ands	r3, r2
 80004aa:	613b      	str	r3, [r7, #16]
 80004ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ae:	4b55      	ldr	r3, [pc, #340]	; (8000604 <MX_GPIO_Init+0x184>)
 80004b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004b2:	4b54      	ldr	r3, [pc, #336]	; (8000604 <MX_GPIO_Init+0x184>)
 80004b4:	2101      	movs	r1, #1
 80004b6:	430a      	orrs	r2, r1
 80004b8:	635a      	str	r2, [r3, #52]	; 0x34
 80004ba:	4b52      	ldr	r3, [pc, #328]	; (8000604 <MX_GPIO_Init+0x184>)
 80004bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004be:	2201      	movs	r2, #1
 80004c0:	4013      	ands	r3, r2
 80004c2:	60fb      	str	r3, [r7, #12]
 80004c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004c6:	4b4f      	ldr	r3, [pc, #316]	; (8000604 <MX_GPIO_Init+0x184>)
 80004c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004ca:	4b4e      	ldr	r3, [pc, #312]	; (8000604 <MX_GPIO_Init+0x184>)
 80004cc:	2108      	movs	r1, #8
 80004ce:	430a      	orrs	r2, r1
 80004d0:	635a      	str	r2, [r3, #52]	; 0x34
 80004d2:	4b4c      	ldr	r3, [pc, #304]	; (8000604 <MX_GPIO_Init+0x184>)
 80004d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004d6:	2208      	movs	r2, #8
 80004d8:	4013      	ands	r3, r2
 80004da:	60bb      	str	r3, [r7, #8]
 80004dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004de:	4b49      	ldr	r3, [pc, #292]	; (8000604 <MX_GPIO_Init+0x184>)
 80004e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004e2:	4b48      	ldr	r3, [pc, #288]	; (8000604 <MX_GPIO_Init+0x184>)
 80004e4:	2102      	movs	r1, #2
 80004e6:	430a      	orrs	r2, r1
 80004e8:	635a      	str	r2, [r3, #52]	; 0x34
 80004ea:	4b46      	ldr	r3, [pc, #280]	; (8000604 <MX_GPIO_Init+0x184>)
 80004ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004ee:	2202      	movs	r2, #2
 80004f0:	4013      	ands	r3, r2
 80004f2:	607b      	str	r3, [r7, #4]
 80004f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, buzz_test_Pin|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80004f6:	23f8      	movs	r3, #248	; 0xf8
 80004f8:	0159      	lsls	r1, r3, #5
 80004fa:	23a0      	movs	r3, #160	; 0xa0
 80004fc:	05db      	lsls	r3, r3, #23
 80004fe:	2200      	movs	r2, #0
 8000500:	0018      	movs	r0, r3
 8000502:	f001 f8b2 	bl	800166a <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000506:	4b40      	ldr	r3, [pc, #256]	; (8000608 <MX_GPIO_Init+0x188>)
 8000508:	2200      	movs	r2, #0
 800050a:	2180      	movs	r1, #128	; 0x80
 800050c:	0018      	movs	r0, r3
 800050e:	f001 f8ac 	bl	800166a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTOUCH_EN_GPIO_Port, CTOUCH_EN_Pin, GPIO_PIN_RESET);
 8000512:	2380      	movs	r3, #128	; 0x80
 8000514:	009b      	lsls	r3, r3, #2
 8000516:	483d      	ldr	r0, [pc, #244]	; (800060c <MX_GPIO_Init+0x18c>)
 8000518:	2200      	movs	r2, #0
 800051a:	0019      	movs	r1, r3
 800051c:	f001 f8a5 	bl	800166a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : buzz_test_Pin PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = buzz_test_Pin|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000520:	193b      	adds	r3, r7, r4
 8000522:	22f8      	movs	r2, #248	; 0xf8
 8000524:	0152      	lsls	r2, r2, #5
 8000526:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000528:	193b      	adds	r3, r7, r4
 800052a:	2201      	movs	r2, #1
 800052c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052e:	193b      	adds	r3, r7, r4
 8000530:	2200      	movs	r2, #0
 8000532:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000534:	193b      	adds	r3, r7, r4
 8000536:	2200      	movs	r2, #0
 8000538:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800053a:	193a      	adds	r2, r7, r4
 800053c:	23a0      	movs	r3, #160	; 0xa0
 800053e:	05db      	lsls	r3, r3, #23
 8000540:	0011      	movs	r1, r2
 8000542:	0018      	movs	r0, r3
 8000544:	f000 ff10 	bl	8001368 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEST_DEBOUNCE_Pin */
  GPIO_InitStruct.Pin = TEST_DEBOUNCE_Pin;
 8000548:	193b      	adds	r3, r7, r4
 800054a:	2240      	movs	r2, #64	; 0x40
 800054c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800054e:	193b      	adds	r3, r7, r4
 8000550:	2200      	movs	r2, #0
 8000552:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000554:	193b      	adds	r3, r7, r4
 8000556:	2201      	movs	r2, #1
 8000558:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(TEST_DEBOUNCE_GPIO_Port, &GPIO_InitStruct);
 800055a:	193b      	adds	r3, r7, r4
 800055c:	4a2a      	ldr	r2, [pc, #168]	; (8000608 <MX_GPIO_Init+0x188>)
 800055e:	0019      	movs	r1, r3
 8000560:	0010      	movs	r0, r2
 8000562:	f000 ff01 	bl	8001368 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000566:	193b      	adds	r3, r7, r4
 8000568:	2280      	movs	r2, #128	; 0x80
 800056a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800056c:	193b      	adds	r3, r7, r4
 800056e:	2201      	movs	r2, #1
 8000570:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000572:	193b      	adds	r3, r7, r4
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000578:	193b      	adds	r3, r7, r4
 800057a:	2200      	movs	r2, #0
 800057c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800057e:	193b      	adds	r3, r7, r4
 8000580:	4a21      	ldr	r2, [pc, #132]	; (8000608 <MX_GPIO_Init+0x188>)
 8000582:	0019      	movs	r1, r3
 8000584:	0010      	movs	r0, r2
 8000586:	f000 feef 	bl	8001368 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800058a:	193b      	adds	r3, r7, r4
 800058c:	2280      	movs	r2, #128	; 0x80
 800058e:	0212      	lsls	r2, r2, #8
 8000590:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000592:	193b      	adds	r3, r7, r4
 8000594:	2284      	movs	r2, #132	; 0x84
 8000596:	0392      	lsls	r2, r2, #14
 8000598:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800059a:	193b      	adds	r3, r7, r4
 800059c:	2201      	movs	r2, #1
 800059e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a0:	193a      	adds	r2, r7, r4
 80005a2:	23a0      	movs	r3, #160	; 0xa0
 80005a4:	05db      	lsls	r3, r3, #23
 80005a6:	0011      	movs	r1, r2
 80005a8:	0018      	movs	r0, r3
 80005aa:	f000 fedd 	bl	8001368 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80005ae:	0021      	movs	r1, r4
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	220f      	movs	r2, #15
 80005b4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	2284      	movs	r2, #132	; 0x84
 80005ba:	0392      	lsls	r2, r2, #14
 80005bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005be:	187b      	adds	r3, r7, r1
 80005c0:	2201      	movs	r2, #1
 80005c2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80005c4:	000c      	movs	r4, r1
 80005c6:	187b      	adds	r3, r7, r1
 80005c8:	4a11      	ldr	r2, [pc, #68]	; (8000610 <MX_GPIO_Init+0x190>)
 80005ca:	0019      	movs	r1, r3
 80005cc:	0010      	movs	r0, r2
 80005ce:	f000 fecb 	bl	8001368 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTOUCH_EN_Pin */
  GPIO_InitStruct.Pin = CTOUCH_EN_Pin;
 80005d2:	0021      	movs	r1, r4
 80005d4:	187b      	adds	r3, r7, r1
 80005d6:	2280      	movs	r2, #128	; 0x80
 80005d8:	0092      	lsls	r2, r2, #2
 80005da:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005dc:	187b      	adds	r3, r7, r1
 80005de:	2201      	movs	r2, #1
 80005e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e2:	187b      	adds	r3, r7, r1
 80005e4:	2200      	movs	r2, #0
 80005e6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	2200      	movs	r2, #0
 80005ec:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CTOUCH_EN_GPIO_Port, &GPIO_InitStruct);
 80005ee:	187b      	adds	r3, r7, r1
 80005f0:	4a06      	ldr	r2, [pc, #24]	; (800060c <MX_GPIO_Init+0x18c>)
 80005f2:	0019      	movs	r1, r3
 80005f4:	0010      	movs	r0, r2
 80005f6:	f000 feb7 	bl	8001368 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005fa:	46c0      	nop			; (mov r8, r8)
 80005fc:	46bd      	mov	sp, r7
 80005fe:	b00b      	add	sp, #44	; 0x2c
 8000600:	bd90      	pop	{r4, r7, pc}
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	40021000 	.word	0x40021000
 8000608:	50000800 	.word	0x50000800
 800060c:	50000400 	.word	0x50000400
 8000610:	50000c00 	.word	0x50000c00

08000614 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000618:	b672      	cpsid	i
}
 800061a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800061c:	e7fe      	b.n	800061c <Error_Handler+0x8>
	...

08000620 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000626:	4b0f      	ldr	r3, [pc, #60]	; (8000664 <HAL_MspInit+0x44>)
 8000628:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800062a:	4b0e      	ldr	r3, [pc, #56]	; (8000664 <HAL_MspInit+0x44>)
 800062c:	2101      	movs	r1, #1
 800062e:	430a      	orrs	r2, r1
 8000630:	641a      	str	r2, [r3, #64]	; 0x40
 8000632:	4b0c      	ldr	r3, [pc, #48]	; (8000664 <HAL_MspInit+0x44>)
 8000634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000636:	2201      	movs	r2, #1
 8000638:	4013      	ands	r3, r2
 800063a:	607b      	str	r3, [r7, #4]
 800063c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800063e:	4b09      	ldr	r3, [pc, #36]	; (8000664 <HAL_MspInit+0x44>)
 8000640:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000642:	4b08      	ldr	r3, [pc, #32]	; (8000664 <HAL_MspInit+0x44>)
 8000644:	2180      	movs	r1, #128	; 0x80
 8000646:	0549      	lsls	r1, r1, #21
 8000648:	430a      	orrs	r2, r1
 800064a:	63da      	str	r2, [r3, #60]	; 0x3c
 800064c:	4b05      	ldr	r3, [pc, #20]	; (8000664 <HAL_MspInit+0x44>)
 800064e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000650:	2380      	movs	r3, #128	; 0x80
 8000652:	055b      	lsls	r3, r3, #21
 8000654:	4013      	ands	r3, r2
 8000656:	603b      	str	r3, [r7, #0]
 8000658:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800065a:	46c0      	nop			; (mov r8, r8)
 800065c:	46bd      	mov	sp, r7
 800065e:	b002      	add	sp, #8
 8000660:	bd80      	pop	{r7, pc}
 8000662:	46c0      	nop			; (mov r8, r8)
 8000664:	40021000 	.word	0x40021000

08000668 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000668:	b590      	push	{r4, r7, lr}
 800066a:	b08b      	sub	sp, #44	; 0x2c
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000670:	2414      	movs	r4, #20
 8000672:	193b      	adds	r3, r7, r4
 8000674:	0018      	movs	r0, r3
 8000676:	2314      	movs	r3, #20
 8000678:	001a      	movs	r2, r3
 800067a:	2100      	movs	r1, #0
 800067c:	f002 f82a 	bl	80026d4 <memset>
  if(hadc->Instance==ADC1)
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a18      	ldr	r2, [pc, #96]	; (80006e8 <HAL_ADC_MspInit+0x80>)
 8000686:	4293      	cmp	r3, r2
 8000688:	d129      	bne.n	80006de <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800068a:	4b18      	ldr	r3, [pc, #96]	; (80006ec <HAL_ADC_MspInit+0x84>)
 800068c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800068e:	4b17      	ldr	r3, [pc, #92]	; (80006ec <HAL_ADC_MspInit+0x84>)
 8000690:	2180      	movs	r1, #128	; 0x80
 8000692:	0349      	lsls	r1, r1, #13
 8000694:	430a      	orrs	r2, r1
 8000696:	641a      	str	r2, [r3, #64]	; 0x40
 8000698:	4b14      	ldr	r3, [pc, #80]	; (80006ec <HAL_ADC_MspInit+0x84>)
 800069a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800069c:	2380      	movs	r3, #128	; 0x80
 800069e:	035b      	lsls	r3, r3, #13
 80006a0:	4013      	ands	r3, r2
 80006a2:	613b      	str	r3, [r7, #16]
 80006a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a6:	4b11      	ldr	r3, [pc, #68]	; (80006ec <HAL_ADC_MspInit+0x84>)
 80006a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006aa:	4b10      	ldr	r3, [pc, #64]	; (80006ec <HAL_ADC_MspInit+0x84>)
 80006ac:	2101      	movs	r1, #1
 80006ae:	430a      	orrs	r2, r1
 80006b0:	635a      	str	r2, [r3, #52]	; 0x34
 80006b2:	4b0e      	ldr	r3, [pc, #56]	; (80006ec <HAL_ADC_MspInit+0x84>)
 80006b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006b6:	2201      	movs	r2, #1
 80006b8:	4013      	ands	r3, r2
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80006be:	193b      	adds	r3, r7, r4
 80006c0:	2204      	movs	r2, #4
 80006c2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006c4:	193b      	adds	r3, r7, r4
 80006c6:	2203      	movs	r2, #3
 80006c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ca:	193b      	adds	r3, r7, r4
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d0:	193a      	adds	r2, r7, r4
 80006d2:	23a0      	movs	r3, #160	; 0xa0
 80006d4:	05db      	lsls	r3, r3, #23
 80006d6:	0011      	movs	r1, r2
 80006d8:	0018      	movs	r0, r3
 80006da:	f000 fe45 	bl	8001368 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	46bd      	mov	sp, r7
 80006e2:	b00b      	add	sp, #44	; 0x2c
 80006e4:	bd90      	pop	{r4, r7, pc}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	40012400 	.word	0x40012400
 80006ec:	40021000 	.word	0x40021000

080006f0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80006f0:	b590      	push	{r4, r7, lr}
 80006f2:	b08f      	sub	sp, #60	; 0x3c
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006f8:	2410      	movs	r4, #16
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	0018      	movs	r0, r3
 80006fe:	2328      	movs	r3, #40	; 0x28
 8000700:	001a      	movs	r2, r3
 8000702:	2100      	movs	r1, #0
 8000704:	f001 ffe6 	bl	80026d4 <memset>
  if(hrtc->Instance==RTC)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a15      	ldr	r2, [pc, #84]	; (8000764 <HAL_RTC_MspInit+0x74>)
 800070e:	4293      	cmp	r3, r2
 8000710:	d124      	bne.n	800075c <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000712:	193b      	adds	r3, r7, r4
 8000714:	2280      	movs	r2, #128	; 0x80
 8000716:	0292      	lsls	r2, r2, #10
 8000718:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800071a:	193b      	adds	r3, r7, r4
 800071c:	2280      	movs	r2, #128	; 0x80
 800071e:	0092      	lsls	r2, r2, #2
 8000720:	625a      	str	r2, [r3, #36]	; 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000722:	193b      	adds	r3, r7, r4
 8000724:	0018      	movs	r0, r3
 8000726:	f001 fca1 	bl	800206c <HAL_RCCEx_PeriphCLKConfig>
 800072a:	1e03      	subs	r3, r0, #0
 800072c:	d001      	beq.n	8000732 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800072e:	f7ff ff71 	bl	8000614 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000732:	4b0d      	ldr	r3, [pc, #52]	; (8000768 <HAL_RTC_MspInit+0x78>)
 8000734:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000736:	4b0c      	ldr	r3, [pc, #48]	; (8000768 <HAL_RTC_MspInit+0x78>)
 8000738:	2180      	movs	r1, #128	; 0x80
 800073a:	0209      	lsls	r1, r1, #8
 800073c:	430a      	orrs	r2, r1
 800073e:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000740:	4b09      	ldr	r3, [pc, #36]	; (8000768 <HAL_RTC_MspInit+0x78>)
 8000742:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000744:	4b08      	ldr	r3, [pc, #32]	; (8000768 <HAL_RTC_MspInit+0x78>)
 8000746:	2180      	movs	r1, #128	; 0x80
 8000748:	00c9      	lsls	r1, r1, #3
 800074a:	430a      	orrs	r2, r1
 800074c:	63da      	str	r2, [r3, #60]	; 0x3c
 800074e:	4b06      	ldr	r3, [pc, #24]	; (8000768 <HAL_RTC_MspInit+0x78>)
 8000750:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000752:	2380      	movs	r3, #128	; 0x80
 8000754:	00db      	lsls	r3, r3, #3
 8000756:	4013      	ands	r3, r2
 8000758:	60fb      	str	r3, [r7, #12]
 800075a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800075c:	46c0      	nop			; (mov r8, r8)
 800075e:	46bd      	mov	sp, r7
 8000760:	b00f      	add	sp, #60	; 0x3c
 8000762:	bd90      	pop	{r4, r7, pc}
 8000764:	40002800 	.word	0x40002800
 8000768:	40021000 	.word	0x40021000

0800076c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000770:	e7fe      	b.n	8000770 <NMI_Handler+0x4>

08000772 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000772:	b580      	push	{r7, lr}
 8000774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000776:	e7fe      	b.n	8000776 <HardFault_Handler+0x4>

08000778 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800077c:	46c0      	nop			; (mov r8, r8)
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}

08000782 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000782:	b580      	push	{r7, lr}
 8000784:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}

0800078c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000790:	f000 f89c 	bl	80008cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000794:	46c0      	nop			; (mov r8, r8)
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}

0800079a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800079a:	b580      	push	{r7, lr}
 800079c:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800079e:	46c0      	nop			; (mov r8, r8)
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}

080007a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007a4:	480d      	ldr	r0, [pc, #52]	; (80007dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007a6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80007a8:	f7ff fff7 	bl	800079a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007ac:	480c      	ldr	r0, [pc, #48]	; (80007e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80007ae:	490d      	ldr	r1, [pc, #52]	; (80007e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007b0:	4a0d      	ldr	r2, [pc, #52]	; (80007e8 <LoopForever+0xe>)
  movs r3, #0
 80007b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007b4:	e002      	b.n	80007bc <LoopCopyDataInit>

080007b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007ba:	3304      	adds	r3, #4

080007bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007c0:	d3f9      	bcc.n	80007b6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007c2:	4a0a      	ldr	r2, [pc, #40]	; (80007ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80007c4:	4c0a      	ldr	r4, [pc, #40]	; (80007f0 <LoopForever+0x16>)
  movs r3, #0
 80007c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c8:	e001      	b.n	80007ce <LoopFillZerobss>

080007ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007cc:	3204      	adds	r2, #4

080007ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007d0:	d3fb      	bcc.n	80007ca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007d2:	f001 ff5b 	bl	800268c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80007d6:	f7ff fd21 	bl	800021c <main>

080007da <LoopForever>:

LoopForever:
  b LoopForever
 80007da:	e7fe      	b.n	80007da <LoopForever>
  ldr   r0, =_estack
 80007dc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80007e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007e4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007e8:	08002744 	.word	0x08002744
  ldr r2, =_sbss
 80007ec:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007f0:	200000bc 	.word	0x200000bc

080007f4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007f4:	e7fe      	b.n	80007f4 <ADC1_IRQHandler>
	...

080007f8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007fe:	1dfb      	adds	r3, r7, #7
 8000800:	2200      	movs	r2, #0
 8000802:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000804:	4b0b      	ldr	r3, [pc, #44]	; (8000834 <HAL_Init+0x3c>)
 8000806:	681a      	ldr	r2, [r3, #0]
 8000808:	4b0a      	ldr	r3, [pc, #40]	; (8000834 <HAL_Init+0x3c>)
 800080a:	2180      	movs	r1, #128	; 0x80
 800080c:	0049      	lsls	r1, r1, #1
 800080e:	430a      	orrs	r2, r1
 8000810:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000812:	2003      	movs	r0, #3
 8000814:	f000 f810 	bl	8000838 <HAL_InitTick>
 8000818:	1e03      	subs	r3, r0, #0
 800081a:	d003      	beq.n	8000824 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800081c:	1dfb      	adds	r3, r7, #7
 800081e:	2201      	movs	r2, #1
 8000820:	701a      	strb	r2, [r3, #0]
 8000822:	e001      	b.n	8000828 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000824:	f7ff fefc 	bl	8000620 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000828:	1dfb      	adds	r3, r7, #7
 800082a:	781b      	ldrb	r3, [r3, #0]
}
 800082c:	0018      	movs	r0, r3
 800082e:	46bd      	mov	sp, r7
 8000830:	b002      	add	sp, #8
 8000832:	bd80      	pop	{r7, pc}
 8000834:	40022000 	.word	0x40022000

08000838 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000838:	b590      	push	{r4, r7, lr}
 800083a:	b085      	sub	sp, #20
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000840:	230f      	movs	r3, #15
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	2200      	movs	r2, #0
 8000846:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000848:	4b1d      	ldr	r3, [pc, #116]	; (80008c0 <HAL_InitTick+0x88>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2b00      	cmp	r3, #0
 800084e:	d02b      	beq.n	80008a8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000850:	4b1c      	ldr	r3, [pc, #112]	; (80008c4 <HAL_InitTick+0x8c>)
 8000852:	681c      	ldr	r4, [r3, #0]
 8000854:	4b1a      	ldr	r3, [pc, #104]	; (80008c0 <HAL_InitTick+0x88>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	0019      	movs	r1, r3
 800085a:	23fa      	movs	r3, #250	; 0xfa
 800085c:	0098      	lsls	r0, r3, #2
 800085e:	f7ff fc51 	bl	8000104 <__udivsi3>
 8000862:	0003      	movs	r3, r0
 8000864:	0019      	movs	r1, r3
 8000866:	0020      	movs	r0, r4
 8000868:	f7ff fc4c 	bl	8000104 <__udivsi3>
 800086c:	0003      	movs	r3, r0
 800086e:	0018      	movs	r0, r3
 8000870:	f000 fd6d 	bl	800134e <HAL_SYSTICK_Config>
 8000874:	1e03      	subs	r3, r0, #0
 8000876:	d112      	bne.n	800089e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	2b03      	cmp	r3, #3
 800087c:	d80a      	bhi.n	8000894 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800087e:	6879      	ldr	r1, [r7, #4]
 8000880:	2301      	movs	r3, #1
 8000882:	425b      	negs	r3, r3
 8000884:	2200      	movs	r2, #0
 8000886:	0018      	movs	r0, r3
 8000888:	f000 fd4c 	bl	8001324 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800088c:	4b0e      	ldr	r3, [pc, #56]	; (80008c8 <HAL_InitTick+0x90>)
 800088e:	687a      	ldr	r2, [r7, #4]
 8000890:	601a      	str	r2, [r3, #0]
 8000892:	e00d      	b.n	80008b0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000894:	230f      	movs	r3, #15
 8000896:	18fb      	adds	r3, r7, r3
 8000898:	2201      	movs	r2, #1
 800089a:	701a      	strb	r2, [r3, #0]
 800089c:	e008      	b.n	80008b0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800089e:	230f      	movs	r3, #15
 80008a0:	18fb      	adds	r3, r7, r3
 80008a2:	2201      	movs	r2, #1
 80008a4:	701a      	strb	r2, [r3, #0]
 80008a6:	e003      	b.n	80008b0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80008a8:	230f      	movs	r3, #15
 80008aa:	18fb      	adds	r3, r7, r3
 80008ac:	2201      	movs	r2, #1
 80008ae:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80008b0:	230f      	movs	r3, #15
 80008b2:	18fb      	adds	r3, r7, r3
 80008b4:	781b      	ldrb	r3, [r3, #0]
}
 80008b6:	0018      	movs	r0, r3
 80008b8:	46bd      	mov	sp, r7
 80008ba:	b005      	add	sp, #20
 80008bc:	bd90      	pop	{r4, r7, pc}
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	20000008 	.word	0x20000008
 80008c4:	20000000 	.word	0x20000000
 80008c8:	20000004 	.word	0x20000004

080008cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008d0:	4b05      	ldr	r3, [pc, #20]	; (80008e8 <HAL_IncTick+0x1c>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	001a      	movs	r2, r3
 80008d6:	4b05      	ldr	r3, [pc, #20]	; (80008ec <HAL_IncTick+0x20>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	18d2      	adds	r2, r2, r3
 80008dc:	4b03      	ldr	r3, [pc, #12]	; (80008ec <HAL_IncTick+0x20>)
 80008de:	601a      	str	r2, [r3, #0]
}
 80008e0:	46c0      	nop			; (mov r8, r8)
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	20000008 	.word	0x20000008
 80008ec:	200000b8 	.word	0x200000b8

080008f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  return uwTick;
 80008f4:	4b02      	ldr	r3, [pc, #8]	; (8000900 <HAL_GetTick+0x10>)
 80008f6:	681b      	ldr	r3, [r3, #0]
}
 80008f8:	0018      	movs	r0, r3
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	46c0      	nop			; (mov r8, r8)
 8000900:	200000b8 	.word	0x200000b8

08000904 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a05      	ldr	r2, [pc, #20]	; (8000928 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000914:	401a      	ands	r2, r3
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	431a      	orrs	r2, r3
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	601a      	str	r2, [r3, #0]
}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	46bd      	mov	sp, r7
 8000922:	b002      	add	sp, #8
 8000924:	bd80      	pop	{r7, pc}
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	fe3fffff 	.word	0xfe3fffff

0800092c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681a      	ldr	r2, [r3, #0]
 8000938:	23e0      	movs	r3, #224	; 0xe0
 800093a:	045b      	lsls	r3, r3, #17
 800093c:	4013      	ands	r3, r2
}
 800093e:	0018      	movs	r0, r3
 8000940:	46bd      	mov	sp, r7
 8000942:	b002      	add	sp, #8
 8000944:	bd80      	pop	{r7, pc}

08000946 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000946:	b580      	push	{r7, lr}
 8000948:	b084      	sub	sp, #16
 800094a:	af00      	add	r7, sp, #0
 800094c:	60f8      	str	r0, [r7, #12]
 800094e:	60b9      	str	r1, [r7, #8]
 8000950:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	695b      	ldr	r3, [r3, #20]
 8000956:	68ba      	ldr	r2, [r7, #8]
 8000958:	2104      	movs	r1, #4
 800095a:	400a      	ands	r2, r1
 800095c:	2107      	movs	r1, #7
 800095e:	4091      	lsls	r1, r2
 8000960:	000a      	movs	r2, r1
 8000962:	43d2      	mvns	r2, r2
 8000964:	401a      	ands	r2, r3
 8000966:	68bb      	ldr	r3, [r7, #8]
 8000968:	2104      	movs	r1, #4
 800096a:	400b      	ands	r3, r1
 800096c:	6879      	ldr	r1, [r7, #4]
 800096e:	4099      	lsls	r1, r3
 8000970:	000b      	movs	r3, r1
 8000972:	431a      	orrs	r2, r3
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000978:	46c0      	nop			; (mov r8, r8)
 800097a:	46bd      	mov	sp, r7
 800097c:	b004      	add	sp, #16
 800097e:	bd80      	pop	{r7, pc}

08000980 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	695b      	ldr	r3, [r3, #20]
 800098e:	683a      	ldr	r2, [r7, #0]
 8000990:	2104      	movs	r1, #4
 8000992:	400a      	ands	r2, r1
 8000994:	2107      	movs	r1, #7
 8000996:	4091      	lsls	r1, r2
 8000998:	000a      	movs	r2, r1
 800099a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	2104      	movs	r1, #4
 80009a0:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80009a2:	40da      	lsrs	r2, r3
 80009a4:	0013      	movs	r3, r2
}
 80009a6:	0018      	movs	r0, r3
 80009a8:	46bd      	mov	sp, r7
 80009aa:	b002      	add	sp, #8
 80009ac:	bd80      	pop	{r7, pc}

080009ae <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80009ae:	b580      	push	{r7, lr}
 80009b0:	b084      	sub	sp, #16
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	60f8      	str	r0, [r7, #12]
 80009b6:	60b9      	str	r1, [r7, #8]
 80009b8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009be:	68ba      	ldr	r2, [r7, #8]
 80009c0:	211f      	movs	r1, #31
 80009c2:	400a      	ands	r2, r1
 80009c4:	210f      	movs	r1, #15
 80009c6:	4091      	lsls	r1, r2
 80009c8:	000a      	movs	r2, r1
 80009ca:	43d2      	mvns	r2, r2
 80009cc:	401a      	ands	r2, r3
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	0e9b      	lsrs	r3, r3, #26
 80009d2:	210f      	movs	r1, #15
 80009d4:	4019      	ands	r1, r3
 80009d6:	68bb      	ldr	r3, [r7, #8]
 80009d8:	201f      	movs	r0, #31
 80009da:	4003      	ands	r3, r0
 80009dc:	4099      	lsls	r1, r3
 80009de:	000b      	movs	r3, r1
 80009e0:	431a      	orrs	r2, r3
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	46bd      	mov	sp, r7
 80009ea:	b004      	add	sp, #16
 80009ec:	bd80      	pop	{r7, pc}

080009ee <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80009ee:	b580      	push	{r7, lr}
 80009f0:	b082      	sub	sp, #8
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	6078      	str	r0, [r7, #4]
 80009f6:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	035b      	lsls	r3, r3, #13
 8000a00:	0b5b      	lsrs	r3, r3, #13
 8000a02:	431a      	orrs	r2, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000a08:	46c0      	nop			; (mov r8, r8)
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	b002      	add	sp, #8
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
 8000a18:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a1e:	683a      	ldr	r2, [r7, #0]
 8000a20:	0352      	lsls	r2, r2, #13
 8000a22:	0b52      	lsrs	r2, r2, #13
 8000a24:	43d2      	mvns	r2, r2
 8000a26:	401a      	ands	r2, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000a2c:	46c0      	nop			; (mov r8, r8)
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	b002      	add	sp, #8
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	60f8      	str	r0, [r7, #12]
 8000a3c:	60b9      	str	r1, [r7, #8]
 8000a3e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	695b      	ldr	r3, [r3, #20]
 8000a44:	68ba      	ldr	r2, [r7, #8]
 8000a46:	0212      	lsls	r2, r2, #8
 8000a48:	43d2      	mvns	r2, r2
 8000a4a:	401a      	ands	r2, r3
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	021b      	lsls	r3, r3, #8
 8000a50:	6879      	ldr	r1, [r7, #4]
 8000a52:	400b      	ands	r3, r1
 8000a54:	4904      	ldr	r1, [pc, #16]	; (8000a68 <LL_ADC_SetChannelSamplingTime+0x34>)
 8000a56:	400b      	ands	r3, r1
 8000a58:	431a      	orrs	r2, r3
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000a5e:	46c0      	nop			; (mov r8, r8)
 8000a60:	46bd      	mov	sp, r7
 8000a62:	b004      	add	sp, #16
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	46c0      	nop			; (mov r8, r8)
 8000a68:	07ffff00 	.word	0x07ffff00

08000a6c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	689b      	ldr	r3, [r3, #8]
 8000a78:	4a05      	ldr	r2, [pc, #20]	; (8000a90 <LL_ADC_EnableInternalRegulator+0x24>)
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	2280      	movs	r2, #128	; 0x80
 8000a7e:	0552      	lsls	r2, r2, #21
 8000a80:	431a      	orrs	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000a86:	46c0      	nop			; (mov r8, r8)
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	b002      	add	sp, #8
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	46c0      	nop			; (mov r8, r8)
 8000a90:	6fffffe8 	.word	0x6fffffe8

08000a94 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	689a      	ldr	r2, [r3, #8]
 8000aa0:	2380      	movs	r3, #128	; 0x80
 8000aa2:	055b      	lsls	r3, r3, #21
 8000aa4:	401a      	ands	r2, r3
 8000aa6:	2380      	movs	r3, #128	; 0x80
 8000aa8:	055b      	lsls	r3, r3, #21
 8000aaa:	429a      	cmp	r2, r3
 8000aac:	d101      	bne.n	8000ab2 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000aae:	2301      	movs	r3, #1
 8000ab0:	e000      	b.n	8000ab4 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000ab2:	2300      	movs	r3, #0
}
 8000ab4:	0018      	movs	r0, r3
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	b002      	add	sp, #8
 8000aba:	bd80      	pop	{r7, pc}

08000abc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	2201      	movs	r2, #1
 8000aca:	4013      	ands	r3, r2
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d101      	bne.n	8000ad4 <LL_ADC_IsEnabled+0x18>
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	e000      	b.n	8000ad6 <LL_ADC_IsEnabled+0x1a>
 8000ad4:	2300      	movs	r3, #0
}
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	b002      	add	sp, #8
 8000adc:	bd80      	pop	{r7, pc}

08000ade <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	b082      	sub	sp, #8
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	689b      	ldr	r3, [r3, #8]
 8000aea:	2204      	movs	r2, #4
 8000aec:	4013      	ands	r3, r2
 8000aee:	2b04      	cmp	r3, #4
 8000af0:	d101      	bne.n	8000af6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000af2:	2301      	movs	r3, #1
 8000af4:	e000      	b.n	8000af8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000af6:	2300      	movs	r3, #0
}
 8000af8:	0018      	movs	r0, r3
 8000afa:	46bd      	mov	sp, r7
 8000afc:	b002      	add	sp, #8
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b088      	sub	sp, #32
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b08:	231f      	movs	r3, #31
 8000b0a:	18fb      	adds	r3, r7, r3
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d101      	bne.n	8000b26 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8000b22:	2301      	movs	r3, #1
 8000b24:	e17f      	b.n	8000e26 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d10a      	bne.n	8000b44 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	0018      	movs	r0, r3
 8000b32:	f7ff fd99 	bl	8000668 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2200      	movs	r2, #0
 8000b3a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2254      	movs	r2, #84	; 0x54
 8000b40:	2100      	movs	r1, #0
 8000b42:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f7ff ffa3 	bl	8000a94 <LL_ADC_IsInternalRegulatorEnabled>
 8000b4e:	1e03      	subs	r3, r0, #0
 8000b50:	d115      	bne.n	8000b7e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	0018      	movs	r0, r3
 8000b58:	f7ff ff88 	bl	8000a6c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000b5c:	4bb4      	ldr	r3, [pc, #720]	; (8000e30 <HAL_ADC_Init+0x330>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	49b4      	ldr	r1, [pc, #720]	; (8000e34 <HAL_ADC_Init+0x334>)
 8000b62:	0018      	movs	r0, r3
 8000b64:	f7ff face 	bl	8000104 <__udivsi3>
 8000b68:	0003      	movs	r3, r0
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	005b      	lsls	r3, r3, #1
 8000b6e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000b70:	e002      	b.n	8000b78 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	3b01      	subs	r3, #1
 8000b76:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d1f9      	bne.n	8000b72 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	0018      	movs	r0, r3
 8000b84:	f7ff ff86 	bl	8000a94 <LL_ADC_IsInternalRegulatorEnabled>
 8000b88:	1e03      	subs	r3, r0, #0
 8000b8a:	d10f      	bne.n	8000bac <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b90:	2210      	movs	r2, #16
 8000b92:	431a      	orrs	r2, r3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	431a      	orrs	r2, r3
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8000ba4:	231f      	movs	r3, #31
 8000ba6:	18fb      	adds	r3, r7, r3
 8000ba8:	2201      	movs	r2, #1
 8000baa:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	f7ff ff94 	bl	8000ade <LL_ADC_REG_IsConversionOngoing>
 8000bb6:	0003      	movs	r3, r0
 8000bb8:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bbe:	2210      	movs	r2, #16
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	d000      	beq.n	8000bc6 <HAL_ADC_Init+0xc6>
 8000bc4:	e122      	b.n	8000e0c <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d000      	beq.n	8000bce <HAL_ADC_Init+0xce>
 8000bcc:	e11e      	b.n	8000e0c <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bd2:	4a99      	ldr	r2, [pc, #612]	; (8000e38 <HAL_ADC_Init+0x338>)
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	2202      	movs	r2, #2
 8000bd8:	431a      	orrs	r2, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	0018      	movs	r0, r3
 8000be4:	f7ff ff6a 	bl	8000abc <LL_ADC_IsEnabled>
 8000be8:	1e03      	subs	r3, r0, #0
 8000bea:	d000      	beq.n	8000bee <HAL_ADC_Init+0xee>
 8000bec:	e0ad      	b.n	8000d4a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	7e1b      	ldrb	r3, [r3, #24]
 8000bf6:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8000bf8:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	7e5b      	ldrb	r3, [r3, #25]
 8000bfe:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000c00:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	7e9b      	ldrb	r3, [r3, #26]
 8000c06:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000c08:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d002      	beq.n	8000c18 <HAL_ADC_Init+0x118>
 8000c12:	2380      	movs	r3, #128	; 0x80
 8000c14:	015b      	lsls	r3, r3, #5
 8000c16:	e000      	b.n	8000c1a <HAL_ADC_Init+0x11a>
 8000c18:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000c1a:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000c20:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	691b      	ldr	r3, [r3, #16]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	da04      	bge.n	8000c34 <HAL_ADC_Init+0x134>
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	691b      	ldr	r3, [r3, #16]
 8000c2e:	005b      	lsls	r3, r3, #1
 8000c30:	085b      	lsrs	r3, r3, #1
 8000c32:	e001      	b.n	8000c38 <HAL_ADC_Init+0x138>
 8000c34:	2380      	movs	r3, #128	; 0x80
 8000c36:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8000c38:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	212c      	movs	r1, #44	; 0x2c
 8000c3e:	5c5b      	ldrb	r3, [r3, r1]
 8000c40:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000c42:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8000c44:	69ba      	ldr	r2, [r7, #24]
 8000c46:	4313      	orrs	r3, r2
 8000c48:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2220      	movs	r2, #32
 8000c4e:	5c9b      	ldrb	r3, [r3, r2]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d115      	bne.n	8000c80 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	7e9b      	ldrb	r3, [r3, #26]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d105      	bne.n	8000c68 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8000c5c:	69bb      	ldr	r3, [r7, #24]
 8000c5e:	2280      	movs	r2, #128	; 0x80
 8000c60:	0252      	lsls	r2, r2, #9
 8000c62:	4313      	orrs	r3, r2
 8000c64:	61bb      	str	r3, [r7, #24]
 8000c66:	e00b      	b.n	8000c80 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c6c:	2220      	movs	r2, #32
 8000c6e:	431a      	orrs	r2, r3
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c78:	2201      	movs	r2, #1
 8000c7a:	431a      	orrs	r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d00a      	beq.n	8000c9e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c8c:	23e0      	movs	r3, #224	; 0xe0
 8000c8e:	005b      	lsls	r3, r3, #1
 8000c90:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000c96:	4313      	orrs	r3, r2
 8000c98:	69ba      	ldr	r2, [r7, #24]
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	4a65      	ldr	r2, [pc, #404]	; (8000e3c <HAL_ADC_Init+0x33c>)
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	0019      	movs	r1, r3
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	69ba      	ldr	r2, [r7, #24]
 8000cb0:	430a      	orrs	r2, r1
 8000cb2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	0f9b      	lsrs	r3, r3, #30
 8000cba:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	697a      	ldr	r2, [r7, #20]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	223c      	movs	r2, #60	; 0x3c
 8000ccc:	5c9b      	ldrb	r3, [r3, r2]
 8000cce:	2b01      	cmp	r3, #1
 8000cd0:	d111      	bne.n	8000cf6 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	0f9b      	lsrs	r3, r3, #30
 8000cd8:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000cde:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                      hadc->Init.Oversampling.Ratio         |
 8000ce4:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8000cea:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	691b      	ldr	r3, [r3, #16]
 8000cfc:	4a50      	ldr	r2, [pc, #320]	; (8000e40 <HAL_ADC_Init+0x340>)
 8000cfe:	4013      	ands	r3, r2
 8000d00:	0019      	movs	r1, r3
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	697a      	ldr	r2, [r7, #20]
 8000d08:	430a      	orrs	r2, r1
 8000d0a:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	685a      	ldr	r2, [r3, #4]
 8000d10:	23c0      	movs	r3, #192	; 0xc0
 8000d12:	061b      	lsls	r3, r3, #24
 8000d14:	429a      	cmp	r2, r3
 8000d16:	d018      	beq.n	8000d4a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000d1c:	2380      	movs	r3, #128	; 0x80
 8000d1e:	05db      	lsls	r3, r3, #23
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d012      	beq.n	8000d4a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000d28:	2380      	movs	r3, #128	; 0x80
 8000d2a:	061b      	lsls	r3, r3, #24
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d00c      	beq.n	8000d4a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8000d30:	4b44      	ldr	r3, [pc, #272]	; (8000e44 <HAL_ADC_Init+0x344>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a44      	ldr	r2, [pc, #272]	; (8000e48 <HAL_ADC_Init+0x348>)
 8000d36:	4013      	ands	r3, r2
 8000d38:	0019      	movs	r1, r3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	685a      	ldr	r2, [r3, #4]
 8000d3e:	23f0      	movs	r3, #240	; 0xf0
 8000d40:	039b      	lsls	r3, r3, #14
 8000d42:	401a      	ands	r2, r3
 8000d44:	4b3f      	ldr	r3, [pc, #252]	; (8000e44 <HAL_ADC_Init+0x344>)
 8000d46:	430a      	orrs	r2, r1
 8000d48:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6818      	ldr	r0, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d52:	001a      	movs	r2, r3
 8000d54:	2100      	movs	r1, #0
 8000d56:	f7ff fdf6 	bl	8000946 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6818      	ldr	r0, [r3, #0]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d62:	493a      	ldr	r1, [pc, #232]	; (8000e4c <HAL_ADC_Init+0x34c>)
 8000d64:	001a      	movs	r2, r3
 8000d66:	f7ff fdee 	bl	8000946 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	691b      	ldr	r3, [r3, #16]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d109      	bne.n	8000d86 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2110      	movs	r1, #16
 8000d7e:	4249      	negs	r1, r1
 8000d80:	430a      	orrs	r2, r1
 8000d82:	629a      	str	r2, [r3, #40]	; 0x28
 8000d84:	e018      	b.n	8000db8 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	691a      	ldr	r2, [r3, #16]
 8000d8a:	2380      	movs	r3, #128	; 0x80
 8000d8c:	039b      	lsls	r3, r3, #14
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d112      	bne.n	8000db8 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	69db      	ldr	r3, [r3, #28]
 8000d9c:	3b01      	subs	r3, #1
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	221c      	movs	r2, #28
 8000da2:	4013      	ands	r3, r2
 8000da4:	2210      	movs	r2, #16
 8000da6:	4252      	negs	r2, r2
 8000da8:	409a      	lsls	r2, r3
 8000daa:	0011      	movs	r1, r2
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	430a      	orrs	r2, r1
 8000db6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	f7ff fdde 	bl	8000980 <LL_ADC_GetSamplingTimeCommonChannels>
 8000dc4:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	d10b      	bne.n	8000de6 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dd8:	2203      	movs	r2, #3
 8000dda:	4393      	bics	r3, r2
 8000ddc:	2201      	movs	r2, #1
 8000dde:	431a      	orrs	r2, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	659a      	str	r2, [r3, #88]	; 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000de4:	e01c      	b.n	8000e20 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dea:	2212      	movs	r2, #18
 8000dec:	4393      	bics	r3, r2
 8000dee:	2210      	movs	r2, #16
 8000df0:	431a      	orrs	r2, r3
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	431a      	orrs	r2, r3
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8000e02:	231f      	movs	r3, #31
 8000e04:	18fb      	adds	r3, r7, r3
 8000e06:	2201      	movs	r2, #1
 8000e08:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000e0a:	e009      	b.n	8000e20 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e10:	2210      	movs	r2, #16
 8000e12:	431a      	orrs	r2, r3
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8000e18:	231f      	movs	r3, #31
 8000e1a:	18fb      	adds	r3, r7, r3
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8000e20:	231f      	movs	r3, #31
 8000e22:	18fb      	adds	r3, r7, r3
 8000e24:	781b      	ldrb	r3, [r3, #0]
}
 8000e26:	0018      	movs	r0, r3
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	b008      	add	sp, #32
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	46c0      	nop			; (mov r8, r8)
 8000e30:	20000000 	.word	0x20000000
 8000e34:	00030d40 	.word	0x00030d40
 8000e38:	fffffefd 	.word	0xfffffefd
 8000e3c:	ffde0201 	.word	0xffde0201
 8000e40:	1ffffc02 	.word	0x1ffffc02
 8000e44:	40012708 	.word	0x40012708
 8000e48:	ffc3ffff 	.word	0xffc3ffff
 8000e4c:	07ffff04 	.word	0x07ffff04

08000e50 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b086      	sub	sp, #24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e5a:	2317      	movs	r3, #23
 8000e5c:	18fb      	adds	r3, r7, r3
 8000e5e:	2200      	movs	r2, #0
 8000e60:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8000e62:	2300      	movs	r3, #0
 8000e64:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2254      	movs	r2, #84	; 0x54
 8000e6a:	5c9b      	ldrb	r3, [r3, r2]
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d101      	bne.n	8000e74 <HAL_ADC_ConfigChannel+0x24>
 8000e70:	2302      	movs	r3, #2
 8000e72:	e1c0      	b.n	80011f6 <HAL_ADC_ConfigChannel+0x3a6>
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2254      	movs	r2, #84	; 0x54
 8000e78:	2101      	movs	r1, #1
 8000e7a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	0018      	movs	r0, r3
 8000e82:	f7ff fe2c 	bl	8000ade <LL_ADC_REG_IsConversionOngoing>
 8000e86:	1e03      	subs	r3, r0, #0
 8000e88:	d000      	beq.n	8000e8c <HAL_ADC_ConfigChannel+0x3c>
 8000e8a:	e1a3      	b.n	80011d4 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d100      	bne.n	8000e96 <HAL_ADC_ConfigChannel+0x46>
 8000e94:	e143      	b.n	800111e <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	691a      	ldr	r2, [r3, #16]
 8000e9a:	2380      	movs	r3, #128	; 0x80
 8000e9c:	061b      	lsls	r3, r3, #24
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d004      	beq.n	8000eac <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000ea6:	4ac1      	ldr	r2, [pc, #772]	; (80011ac <HAL_ADC_ConfigChannel+0x35c>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d108      	bne.n	8000ebe <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	0019      	movs	r1, r3
 8000eb6:	0010      	movs	r0, r2
 8000eb8:	f7ff fd99 	bl	80009ee <LL_ADC_REG_SetSequencerChAdd>
 8000ebc:	e0c9      	b.n	8001052 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	211f      	movs	r1, #31
 8000ec8:	400b      	ands	r3, r1
 8000eca:	210f      	movs	r1, #15
 8000ecc:	4099      	lsls	r1, r3
 8000ece:	000b      	movs	r3, r1
 8000ed0:	43db      	mvns	r3, r3
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	0019      	movs	r1, r3
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	035b      	lsls	r3, r3, #13
 8000edc:	0b5b      	lsrs	r3, r3, #13
 8000ede:	d105      	bne.n	8000eec <HAL_ADC_ConfigChannel+0x9c>
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	0e9b      	lsrs	r3, r3, #26
 8000ee6:	221f      	movs	r2, #31
 8000ee8:	4013      	ands	r3, r2
 8000eea:	e098      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	d000      	beq.n	8000ef8 <HAL_ADC_ConfigChannel+0xa8>
 8000ef6:	e091      	b.n	800101c <HAL_ADC_ConfigChannel+0x1cc>
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2202      	movs	r2, #2
 8000efe:	4013      	ands	r3, r2
 8000f00:	d000      	beq.n	8000f04 <HAL_ADC_ConfigChannel+0xb4>
 8000f02:	e089      	b.n	8001018 <HAL_ADC_ConfigChannel+0x1c8>
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2204      	movs	r2, #4
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	d000      	beq.n	8000f10 <HAL_ADC_ConfigChannel+0xc0>
 8000f0e:	e081      	b.n	8001014 <HAL_ADC_ConfigChannel+0x1c4>
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2208      	movs	r2, #8
 8000f16:	4013      	ands	r3, r2
 8000f18:	d000      	beq.n	8000f1c <HAL_ADC_ConfigChannel+0xcc>
 8000f1a:	e079      	b.n	8001010 <HAL_ADC_ConfigChannel+0x1c0>
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	2210      	movs	r2, #16
 8000f22:	4013      	ands	r3, r2
 8000f24:	d000      	beq.n	8000f28 <HAL_ADC_ConfigChannel+0xd8>
 8000f26:	e071      	b.n	800100c <HAL_ADC_ConfigChannel+0x1bc>
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2220      	movs	r2, #32
 8000f2e:	4013      	ands	r3, r2
 8000f30:	d000      	beq.n	8000f34 <HAL_ADC_ConfigChannel+0xe4>
 8000f32:	e069      	b.n	8001008 <HAL_ADC_ConfigChannel+0x1b8>
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	2240      	movs	r2, #64	; 0x40
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	d000      	beq.n	8000f40 <HAL_ADC_ConfigChannel+0xf0>
 8000f3e:	e061      	b.n	8001004 <HAL_ADC_ConfigChannel+0x1b4>
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2280      	movs	r2, #128	; 0x80
 8000f46:	4013      	ands	r3, r2
 8000f48:	d000      	beq.n	8000f4c <HAL_ADC_ConfigChannel+0xfc>
 8000f4a:	e059      	b.n	8001000 <HAL_ADC_ConfigChannel+0x1b0>
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	2380      	movs	r3, #128	; 0x80
 8000f52:	005b      	lsls	r3, r3, #1
 8000f54:	4013      	ands	r3, r2
 8000f56:	d151      	bne.n	8000ffc <HAL_ADC_ConfigChannel+0x1ac>
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	2380      	movs	r3, #128	; 0x80
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	4013      	ands	r3, r2
 8000f62:	d149      	bne.n	8000ff8 <HAL_ADC_ConfigChannel+0x1a8>
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	2380      	movs	r3, #128	; 0x80
 8000f6a:	00db      	lsls	r3, r3, #3
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	d141      	bne.n	8000ff4 <HAL_ADC_ConfigChannel+0x1a4>
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	2380      	movs	r3, #128	; 0x80
 8000f76:	011b      	lsls	r3, r3, #4
 8000f78:	4013      	ands	r3, r2
 8000f7a:	d139      	bne.n	8000ff0 <HAL_ADC_ConfigChannel+0x1a0>
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	2380      	movs	r3, #128	; 0x80
 8000f82:	015b      	lsls	r3, r3, #5
 8000f84:	4013      	ands	r3, r2
 8000f86:	d131      	bne.n	8000fec <HAL_ADC_ConfigChannel+0x19c>
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	2380      	movs	r3, #128	; 0x80
 8000f8e:	019b      	lsls	r3, r3, #6
 8000f90:	4013      	ands	r3, r2
 8000f92:	d129      	bne.n	8000fe8 <HAL_ADC_ConfigChannel+0x198>
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	2380      	movs	r3, #128	; 0x80
 8000f9a:	01db      	lsls	r3, r3, #7
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	d121      	bne.n	8000fe4 <HAL_ADC_ConfigChannel+0x194>
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	2380      	movs	r3, #128	; 0x80
 8000fa6:	021b      	lsls	r3, r3, #8
 8000fa8:	4013      	ands	r3, r2
 8000faa:	d119      	bne.n	8000fe0 <HAL_ADC_ConfigChannel+0x190>
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	2380      	movs	r3, #128	; 0x80
 8000fb2:	025b      	lsls	r3, r3, #9
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	d111      	bne.n	8000fdc <HAL_ADC_ConfigChannel+0x18c>
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	2380      	movs	r3, #128	; 0x80
 8000fbe:	029b      	lsls	r3, r3, #10
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	d109      	bne.n	8000fd8 <HAL_ADC_ConfigChannel+0x188>
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	2380      	movs	r3, #128	; 0x80
 8000fca:	02db      	lsls	r3, r3, #11
 8000fcc:	4013      	ands	r3, r2
 8000fce:	d001      	beq.n	8000fd4 <HAL_ADC_ConfigChannel+0x184>
 8000fd0:	2312      	movs	r3, #18
 8000fd2:	e024      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	e022      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8000fd8:	2311      	movs	r3, #17
 8000fda:	e020      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8000fdc:	2310      	movs	r3, #16
 8000fde:	e01e      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8000fe0:	230f      	movs	r3, #15
 8000fe2:	e01c      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8000fe4:	230e      	movs	r3, #14
 8000fe6:	e01a      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8000fe8:	230d      	movs	r3, #13
 8000fea:	e018      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8000fec:	230c      	movs	r3, #12
 8000fee:	e016      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8000ff0:	230b      	movs	r3, #11
 8000ff2:	e014      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8000ff4:	230a      	movs	r3, #10
 8000ff6:	e012      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8000ff8:	2309      	movs	r3, #9
 8000ffa:	e010      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8000ffc:	2308      	movs	r3, #8
 8000ffe:	e00e      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8001000:	2307      	movs	r3, #7
 8001002:	e00c      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8001004:	2306      	movs	r3, #6
 8001006:	e00a      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8001008:	2305      	movs	r3, #5
 800100a:	e008      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 800100c:	2304      	movs	r3, #4
 800100e:	e006      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8001010:	2303      	movs	r3, #3
 8001012:	e004      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8001014:	2302      	movs	r3, #2
 8001016:	e002      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 8001018:	2301      	movs	r3, #1
 800101a:	e000      	b.n	800101e <HAL_ADC_ConfigChannel+0x1ce>
 800101c:	2300      	movs	r3, #0
 800101e:	683a      	ldr	r2, [r7, #0]
 8001020:	6852      	ldr	r2, [r2, #4]
 8001022:	201f      	movs	r0, #31
 8001024:	4002      	ands	r2, r0
 8001026:	4093      	lsls	r3, r2
 8001028:	000a      	movs	r2, r1
 800102a:	431a      	orrs	r2, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	089b      	lsrs	r3, r3, #2
 8001036:	1c5a      	adds	r2, r3, #1
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	69db      	ldr	r3, [r3, #28]
 800103c:	429a      	cmp	r2, r3
 800103e:	d808      	bhi.n	8001052 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6818      	ldr	r0, [r3, #0]
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	6859      	ldr	r1, [r3, #4]
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	001a      	movs	r2, r3
 800104e:	f7ff fcae 	bl	80009ae <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6818      	ldr	r0, [r3, #0]
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	6819      	ldr	r1, [r3, #0]
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	689b      	ldr	r3, [r3, #8]
 800105e:	001a      	movs	r2, r3
 8001060:	f7ff fce8 	bl	8000a34 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2b00      	cmp	r3, #0
 800106a:	db00      	blt.n	800106e <HAL_ADC_ConfigChannel+0x21e>
 800106c:	e0bc      	b.n	80011e8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800106e:	4b50      	ldr	r3, [pc, #320]	; (80011b0 <HAL_ADC_ConfigChannel+0x360>)
 8001070:	0018      	movs	r0, r3
 8001072:	f7ff fc5b 	bl	800092c <LL_ADC_GetCommonPathInternalCh>
 8001076:	0003      	movs	r3, r0
 8001078:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a4d      	ldr	r2, [pc, #308]	; (80011b4 <HAL_ADC_ConfigChannel+0x364>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d122      	bne.n	80010ca <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001084:	693a      	ldr	r2, [r7, #16]
 8001086:	2380      	movs	r3, #128	; 0x80
 8001088:	041b      	lsls	r3, r3, #16
 800108a:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800108c:	d11d      	bne.n	80010ca <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	2280      	movs	r2, #128	; 0x80
 8001092:	0412      	lsls	r2, r2, #16
 8001094:	4313      	orrs	r3, r2
 8001096:	4a46      	ldr	r2, [pc, #280]	; (80011b0 <HAL_ADC_ConfigChannel+0x360>)
 8001098:	0019      	movs	r1, r3
 800109a:	0010      	movs	r0, r2
 800109c:	f7ff fc32 	bl	8000904 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80010a0:	4b45      	ldr	r3, [pc, #276]	; (80011b8 <HAL_ADC_ConfigChannel+0x368>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4945      	ldr	r1, [pc, #276]	; (80011bc <HAL_ADC_ConfigChannel+0x36c>)
 80010a6:	0018      	movs	r0, r3
 80010a8:	f7ff f82c 	bl	8000104 <__udivsi3>
 80010ac:	0003      	movs	r3, r0
 80010ae:	1c5a      	adds	r2, r3, #1
 80010b0:	0013      	movs	r3, r2
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	189b      	adds	r3, r3, r2
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80010ba:	e002      	b.n	80010c2 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	3b01      	subs	r3, #1
 80010c0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d1f9      	bne.n	80010bc <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80010c8:	e08e      	b.n	80011e8 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a3c      	ldr	r2, [pc, #240]	; (80011c0 <HAL_ADC_ConfigChannel+0x370>)
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d10e      	bne.n	80010f2 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80010d4:	693a      	ldr	r2, [r7, #16]
 80010d6:	2380      	movs	r3, #128	; 0x80
 80010d8:	045b      	lsls	r3, r3, #17
 80010da:	4013      	ands	r3, r2
 80010dc:	d109      	bne.n	80010f2 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	2280      	movs	r2, #128	; 0x80
 80010e2:	0452      	lsls	r2, r2, #17
 80010e4:	4313      	orrs	r3, r2
 80010e6:	4a32      	ldr	r2, [pc, #200]	; (80011b0 <HAL_ADC_ConfigChannel+0x360>)
 80010e8:	0019      	movs	r1, r3
 80010ea:	0010      	movs	r0, r2
 80010ec:	f7ff fc0a 	bl	8000904 <LL_ADC_SetCommonPathInternalCh>
 80010f0:	e07a      	b.n	80011e8 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a33      	ldr	r2, [pc, #204]	; (80011c4 <HAL_ADC_ConfigChannel+0x374>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d000      	beq.n	80010fe <HAL_ADC_ConfigChannel+0x2ae>
 80010fc:	e074      	b.n	80011e8 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	2380      	movs	r3, #128	; 0x80
 8001102:	03db      	lsls	r3, r3, #15
 8001104:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001106:	d000      	beq.n	800110a <HAL_ADC_ConfigChannel+0x2ba>
 8001108:	e06e      	b.n	80011e8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	2280      	movs	r2, #128	; 0x80
 800110e:	03d2      	lsls	r2, r2, #15
 8001110:	4313      	orrs	r3, r2
 8001112:	4a27      	ldr	r2, [pc, #156]	; (80011b0 <HAL_ADC_ConfigChannel+0x360>)
 8001114:	0019      	movs	r1, r3
 8001116:	0010      	movs	r0, r2
 8001118:	f7ff fbf4 	bl	8000904 <LL_ADC_SetCommonPathInternalCh>
 800111c:	e064      	b.n	80011e8 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	691a      	ldr	r2, [r3, #16]
 8001122:	2380      	movs	r3, #128	; 0x80
 8001124:	061b      	lsls	r3, r3, #24
 8001126:	429a      	cmp	r2, r3
 8001128:	d004      	beq.n	8001134 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800112e:	4a1f      	ldr	r2, [pc, #124]	; (80011ac <HAL_ADC_ConfigChannel+0x35c>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d107      	bne.n	8001144 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	0019      	movs	r1, r3
 800113e:	0010      	movs	r0, r2
 8001140:	f7ff fc66 	bl	8000a10 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2b00      	cmp	r3, #0
 800114a:	da4d      	bge.n	80011e8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800114c:	4b18      	ldr	r3, [pc, #96]	; (80011b0 <HAL_ADC_ConfigChannel+0x360>)
 800114e:	0018      	movs	r0, r3
 8001150:	f7ff fbec 	bl	800092c <LL_ADC_GetCommonPathInternalCh>
 8001154:	0003      	movs	r3, r0
 8001156:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a15      	ldr	r2, [pc, #84]	; (80011b4 <HAL_ADC_ConfigChannel+0x364>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d108      	bne.n	8001174 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	4a18      	ldr	r2, [pc, #96]	; (80011c8 <HAL_ADC_ConfigChannel+0x378>)
 8001166:	4013      	ands	r3, r2
 8001168:	4a11      	ldr	r2, [pc, #68]	; (80011b0 <HAL_ADC_ConfigChannel+0x360>)
 800116a:	0019      	movs	r1, r3
 800116c:	0010      	movs	r0, r2
 800116e:	f7ff fbc9 	bl	8000904 <LL_ADC_SetCommonPathInternalCh>
 8001172:	e039      	b.n	80011e8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a11      	ldr	r2, [pc, #68]	; (80011c0 <HAL_ADC_ConfigChannel+0x370>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d108      	bne.n	8001190 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	4a12      	ldr	r2, [pc, #72]	; (80011cc <HAL_ADC_ConfigChannel+0x37c>)
 8001182:	4013      	ands	r3, r2
 8001184:	4a0a      	ldr	r2, [pc, #40]	; (80011b0 <HAL_ADC_ConfigChannel+0x360>)
 8001186:	0019      	movs	r1, r3
 8001188:	0010      	movs	r0, r2
 800118a:	f7ff fbbb 	bl	8000904 <LL_ADC_SetCommonPathInternalCh>
 800118e:	e02b      	b.n	80011e8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a0b      	ldr	r2, [pc, #44]	; (80011c4 <HAL_ADC_ConfigChannel+0x374>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d126      	bne.n	80011e8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	4a0c      	ldr	r2, [pc, #48]	; (80011d0 <HAL_ADC_ConfigChannel+0x380>)
 800119e:	4013      	ands	r3, r2
 80011a0:	4a03      	ldr	r2, [pc, #12]	; (80011b0 <HAL_ADC_ConfigChannel+0x360>)
 80011a2:	0019      	movs	r1, r3
 80011a4:	0010      	movs	r0, r2
 80011a6:	f7ff fbad 	bl	8000904 <LL_ADC_SetCommonPathInternalCh>
 80011aa:	e01d      	b.n	80011e8 <HAL_ADC_ConfigChannel+0x398>
 80011ac:	80000004 	.word	0x80000004
 80011b0:	40012708 	.word	0x40012708
 80011b4:	b0001000 	.word	0xb0001000
 80011b8:	20000000 	.word	0x20000000
 80011bc:	00030d40 	.word	0x00030d40
 80011c0:	b8004000 	.word	0xb8004000
 80011c4:	b4002000 	.word	0xb4002000
 80011c8:	ff7fffff 	.word	0xff7fffff
 80011cc:	feffffff 	.word	0xfeffffff
 80011d0:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011d8:	2220      	movs	r2, #32
 80011da:	431a      	orrs	r2, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80011e0:	2317      	movs	r3, #23
 80011e2:	18fb      	adds	r3, r7, r3
 80011e4:	2201      	movs	r2, #1
 80011e6:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2254      	movs	r2, #84	; 0x54
 80011ec:	2100      	movs	r1, #0
 80011ee:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80011f0:	2317      	movs	r3, #23
 80011f2:	18fb      	adds	r3, r7, r3
 80011f4:	781b      	ldrb	r3, [r3, #0]
}
 80011f6:	0018      	movs	r0, r3
 80011f8:	46bd      	mov	sp, r7
 80011fa:	b006      	add	sp, #24
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	46c0      	nop			; (mov r8, r8)

08001200 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	0002      	movs	r2, r0
 8001208:	6039      	str	r1, [r7, #0]
 800120a:	1dfb      	adds	r3, r7, #7
 800120c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800120e:	1dfb      	adds	r3, r7, #7
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b7f      	cmp	r3, #127	; 0x7f
 8001214:	d828      	bhi.n	8001268 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001216:	4a2f      	ldr	r2, [pc, #188]	; (80012d4 <__NVIC_SetPriority+0xd4>)
 8001218:	1dfb      	adds	r3, r7, #7
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	b25b      	sxtb	r3, r3
 800121e:	089b      	lsrs	r3, r3, #2
 8001220:	33c0      	adds	r3, #192	; 0xc0
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	589b      	ldr	r3, [r3, r2]
 8001226:	1dfa      	adds	r2, r7, #7
 8001228:	7812      	ldrb	r2, [r2, #0]
 800122a:	0011      	movs	r1, r2
 800122c:	2203      	movs	r2, #3
 800122e:	400a      	ands	r2, r1
 8001230:	00d2      	lsls	r2, r2, #3
 8001232:	21ff      	movs	r1, #255	; 0xff
 8001234:	4091      	lsls	r1, r2
 8001236:	000a      	movs	r2, r1
 8001238:	43d2      	mvns	r2, r2
 800123a:	401a      	ands	r2, r3
 800123c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	019b      	lsls	r3, r3, #6
 8001242:	22ff      	movs	r2, #255	; 0xff
 8001244:	401a      	ands	r2, r3
 8001246:	1dfb      	adds	r3, r7, #7
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	0018      	movs	r0, r3
 800124c:	2303      	movs	r3, #3
 800124e:	4003      	ands	r3, r0
 8001250:	00db      	lsls	r3, r3, #3
 8001252:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001254:	481f      	ldr	r0, [pc, #124]	; (80012d4 <__NVIC_SetPriority+0xd4>)
 8001256:	1dfb      	adds	r3, r7, #7
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	b25b      	sxtb	r3, r3
 800125c:	089b      	lsrs	r3, r3, #2
 800125e:	430a      	orrs	r2, r1
 8001260:	33c0      	adds	r3, #192	; 0xc0
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001266:	e031      	b.n	80012cc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001268:	4a1b      	ldr	r2, [pc, #108]	; (80012d8 <__NVIC_SetPriority+0xd8>)
 800126a:	1dfb      	adds	r3, r7, #7
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	0019      	movs	r1, r3
 8001270:	230f      	movs	r3, #15
 8001272:	400b      	ands	r3, r1
 8001274:	3b08      	subs	r3, #8
 8001276:	089b      	lsrs	r3, r3, #2
 8001278:	3306      	adds	r3, #6
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	18d3      	adds	r3, r2, r3
 800127e:	3304      	adds	r3, #4
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	1dfa      	adds	r2, r7, #7
 8001284:	7812      	ldrb	r2, [r2, #0]
 8001286:	0011      	movs	r1, r2
 8001288:	2203      	movs	r2, #3
 800128a:	400a      	ands	r2, r1
 800128c:	00d2      	lsls	r2, r2, #3
 800128e:	21ff      	movs	r1, #255	; 0xff
 8001290:	4091      	lsls	r1, r2
 8001292:	000a      	movs	r2, r1
 8001294:	43d2      	mvns	r2, r2
 8001296:	401a      	ands	r2, r3
 8001298:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	019b      	lsls	r3, r3, #6
 800129e:	22ff      	movs	r2, #255	; 0xff
 80012a0:	401a      	ands	r2, r3
 80012a2:	1dfb      	adds	r3, r7, #7
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	0018      	movs	r0, r3
 80012a8:	2303      	movs	r3, #3
 80012aa:	4003      	ands	r3, r0
 80012ac:	00db      	lsls	r3, r3, #3
 80012ae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012b0:	4809      	ldr	r0, [pc, #36]	; (80012d8 <__NVIC_SetPriority+0xd8>)
 80012b2:	1dfb      	adds	r3, r7, #7
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	001c      	movs	r4, r3
 80012b8:	230f      	movs	r3, #15
 80012ba:	4023      	ands	r3, r4
 80012bc:	3b08      	subs	r3, #8
 80012be:	089b      	lsrs	r3, r3, #2
 80012c0:	430a      	orrs	r2, r1
 80012c2:	3306      	adds	r3, #6
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	18c3      	adds	r3, r0, r3
 80012c8:	3304      	adds	r3, #4
 80012ca:	601a      	str	r2, [r3, #0]
}
 80012cc:	46c0      	nop			; (mov r8, r8)
 80012ce:	46bd      	mov	sp, r7
 80012d0:	b003      	add	sp, #12
 80012d2:	bd90      	pop	{r4, r7, pc}
 80012d4:	e000e100 	.word	0xe000e100
 80012d8:	e000ed00 	.word	0xe000ed00

080012dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	1e5a      	subs	r2, r3, #1
 80012e8:	2380      	movs	r3, #128	; 0x80
 80012ea:	045b      	lsls	r3, r3, #17
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d301      	bcc.n	80012f4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012f0:	2301      	movs	r3, #1
 80012f2:	e010      	b.n	8001316 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012f4:	4b0a      	ldr	r3, [pc, #40]	; (8001320 <SysTick_Config+0x44>)
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	3a01      	subs	r2, #1
 80012fa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012fc:	2301      	movs	r3, #1
 80012fe:	425b      	negs	r3, r3
 8001300:	2103      	movs	r1, #3
 8001302:	0018      	movs	r0, r3
 8001304:	f7ff ff7c 	bl	8001200 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001308:	4b05      	ldr	r3, [pc, #20]	; (8001320 <SysTick_Config+0x44>)
 800130a:	2200      	movs	r2, #0
 800130c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800130e:	4b04      	ldr	r3, [pc, #16]	; (8001320 <SysTick_Config+0x44>)
 8001310:	2207      	movs	r2, #7
 8001312:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001314:	2300      	movs	r3, #0
}
 8001316:	0018      	movs	r0, r3
 8001318:	46bd      	mov	sp, r7
 800131a:	b002      	add	sp, #8
 800131c:	bd80      	pop	{r7, pc}
 800131e:	46c0      	nop			; (mov r8, r8)
 8001320:	e000e010 	.word	0xe000e010

08001324 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	60b9      	str	r1, [r7, #8]
 800132c:	607a      	str	r2, [r7, #4]
 800132e:	210f      	movs	r1, #15
 8001330:	187b      	adds	r3, r7, r1
 8001332:	1c02      	adds	r2, r0, #0
 8001334:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001336:	68ba      	ldr	r2, [r7, #8]
 8001338:	187b      	adds	r3, r7, r1
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	b25b      	sxtb	r3, r3
 800133e:	0011      	movs	r1, r2
 8001340:	0018      	movs	r0, r3
 8001342:	f7ff ff5d 	bl	8001200 <__NVIC_SetPriority>
}
 8001346:	46c0      	nop			; (mov r8, r8)
 8001348:	46bd      	mov	sp, r7
 800134a:	b004      	add	sp, #16
 800134c:	bd80      	pop	{r7, pc}

0800134e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b082      	sub	sp, #8
 8001352:	af00      	add	r7, sp, #0
 8001354:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	0018      	movs	r0, r3
 800135a:	f7ff ffbf 	bl	80012dc <SysTick_Config>
 800135e:	0003      	movs	r3, r0
}
 8001360:	0018      	movs	r0, r3
 8001362:	46bd      	mov	sp, r7
 8001364:	b002      	add	sp, #8
 8001366:	bd80      	pop	{r7, pc}

08001368 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b086      	sub	sp, #24
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001372:	2300      	movs	r3, #0
 8001374:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001376:	e147      	b.n	8001608 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2101      	movs	r1, #1
 800137e:	697a      	ldr	r2, [r7, #20]
 8001380:	4091      	lsls	r1, r2
 8001382:	000a      	movs	r2, r1
 8001384:	4013      	ands	r3, r2
 8001386:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d100      	bne.n	8001390 <HAL_GPIO_Init+0x28>
 800138e:	e138      	b.n	8001602 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	2203      	movs	r2, #3
 8001396:	4013      	ands	r3, r2
 8001398:	2b01      	cmp	r3, #1
 800139a:	d005      	beq.n	80013a8 <HAL_GPIO_Init+0x40>
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	2203      	movs	r2, #3
 80013a2:	4013      	ands	r3, r2
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d130      	bne.n	800140a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	2203      	movs	r2, #3
 80013b4:	409a      	lsls	r2, r3
 80013b6:	0013      	movs	r3, r2
 80013b8:	43da      	mvns	r2, r3
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	4013      	ands	r3, r2
 80013be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	68da      	ldr	r2, [r3, #12]
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	409a      	lsls	r2, r3
 80013ca:	0013      	movs	r3, r2
 80013cc:	693a      	ldr	r2, [r7, #16]
 80013ce:	4313      	orrs	r3, r2
 80013d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	693a      	ldr	r2, [r7, #16]
 80013d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013de:	2201      	movs	r2, #1
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	409a      	lsls	r2, r3
 80013e4:	0013      	movs	r3, r2
 80013e6:	43da      	mvns	r2, r3
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	4013      	ands	r3, r2
 80013ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	091b      	lsrs	r3, r3, #4
 80013f4:	2201      	movs	r2, #1
 80013f6:	401a      	ands	r2, r3
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	409a      	lsls	r2, r3
 80013fc:	0013      	movs	r3, r2
 80013fe:	693a      	ldr	r2, [r7, #16]
 8001400:	4313      	orrs	r3, r2
 8001402:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	693a      	ldr	r2, [r7, #16]
 8001408:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	2203      	movs	r2, #3
 8001410:	4013      	ands	r3, r2
 8001412:	2b03      	cmp	r3, #3
 8001414:	d017      	beq.n	8001446 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	68db      	ldr	r3, [r3, #12]
 800141a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	005b      	lsls	r3, r3, #1
 8001420:	2203      	movs	r2, #3
 8001422:	409a      	lsls	r2, r3
 8001424:	0013      	movs	r3, r2
 8001426:	43da      	mvns	r2, r3
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	4013      	ands	r3, r2
 800142c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	689a      	ldr	r2, [r3, #8]
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	409a      	lsls	r2, r3
 8001438:	0013      	movs	r3, r2
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	4313      	orrs	r3, r2
 800143e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	2203      	movs	r2, #3
 800144c:	4013      	ands	r3, r2
 800144e:	2b02      	cmp	r3, #2
 8001450:	d123      	bne.n	800149a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	08da      	lsrs	r2, r3, #3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	3208      	adds	r2, #8
 800145a:	0092      	lsls	r2, r2, #2
 800145c:	58d3      	ldr	r3, [r2, r3]
 800145e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	2207      	movs	r2, #7
 8001464:	4013      	ands	r3, r2
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	220f      	movs	r2, #15
 800146a:	409a      	lsls	r2, r3
 800146c:	0013      	movs	r3, r2
 800146e:	43da      	mvns	r2, r3
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	4013      	ands	r3, r2
 8001474:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	691a      	ldr	r2, [r3, #16]
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	2107      	movs	r1, #7
 800147e:	400b      	ands	r3, r1
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	409a      	lsls	r2, r3
 8001484:	0013      	movs	r3, r2
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	4313      	orrs	r3, r2
 800148a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	08da      	lsrs	r2, r3, #3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	3208      	adds	r2, #8
 8001494:	0092      	lsls	r2, r2, #2
 8001496:	6939      	ldr	r1, [r7, #16]
 8001498:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	2203      	movs	r2, #3
 80014a6:	409a      	lsls	r2, r3
 80014a8:	0013      	movs	r3, r2
 80014aa:	43da      	mvns	r2, r3
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	4013      	ands	r3, r2
 80014b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	2203      	movs	r2, #3
 80014b8:	401a      	ands	r2, r3
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	409a      	lsls	r2, r3
 80014c0:	0013      	movs	r3, r2
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685a      	ldr	r2, [r3, #4]
 80014d2:	23c0      	movs	r3, #192	; 0xc0
 80014d4:	029b      	lsls	r3, r3, #10
 80014d6:	4013      	ands	r3, r2
 80014d8:	d100      	bne.n	80014dc <HAL_GPIO_Init+0x174>
 80014da:	e092      	b.n	8001602 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80014dc:	4a50      	ldr	r2, [pc, #320]	; (8001620 <HAL_GPIO_Init+0x2b8>)
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	089b      	lsrs	r3, r3, #2
 80014e2:	3318      	adds	r3, #24
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	589b      	ldr	r3, [r3, r2]
 80014e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	2203      	movs	r2, #3
 80014ee:	4013      	ands	r3, r2
 80014f0:	00db      	lsls	r3, r3, #3
 80014f2:	220f      	movs	r2, #15
 80014f4:	409a      	lsls	r2, r3
 80014f6:	0013      	movs	r3, r2
 80014f8:	43da      	mvns	r2, r3
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	4013      	ands	r3, r2
 80014fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	23a0      	movs	r3, #160	; 0xa0
 8001504:	05db      	lsls	r3, r3, #23
 8001506:	429a      	cmp	r2, r3
 8001508:	d013      	beq.n	8001532 <HAL_GPIO_Init+0x1ca>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a45      	ldr	r2, [pc, #276]	; (8001624 <HAL_GPIO_Init+0x2bc>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d00d      	beq.n	800152e <HAL_GPIO_Init+0x1c6>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a44      	ldr	r2, [pc, #272]	; (8001628 <HAL_GPIO_Init+0x2c0>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d007      	beq.n	800152a <HAL_GPIO_Init+0x1c2>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a43      	ldr	r2, [pc, #268]	; (800162c <HAL_GPIO_Init+0x2c4>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d101      	bne.n	8001526 <HAL_GPIO_Init+0x1be>
 8001522:	2303      	movs	r3, #3
 8001524:	e006      	b.n	8001534 <HAL_GPIO_Init+0x1cc>
 8001526:	2305      	movs	r3, #5
 8001528:	e004      	b.n	8001534 <HAL_GPIO_Init+0x1cc>
 800152a:	2302      	movs	r3, #2
 800152c:	e002      	b.n	8001534 <HAL_GPIO_Init+0x1cc>
 800152e:	2301      	movs	r3, #1
 8001530:	e000      	b.n	8001534 <HAL_GPIO_Init+0x1cc>
 8001532:	2300      	movs	r3, #0
 8001534:	697a      	ldr	r2, [r7, #20]
 8001536:	2103      	movs	r1, #3
 8001538:	400a      	ands	r2, r1
 800153a:	00d2      	lsls	r2, r2, #3
 800153c:	4093      	lsls	r3, r2
 800153e:	693a      	ldr	r2, [r7, #16]
 8001540:	4313      	orrs	r3, r2
 8001542:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001544:	4936      	ldr	r1, [pc, #216]	; (8001620 <HAL_GPIO_Init+0x2b8>)
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	089b      	lsrs	r3, r3, #2
 800154a:	3318      	adds	r3, #24
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001552:	4b33      	ldr	r3, [pc, #204]	; (8001620 <HAL_GPIO_Init+0x2b8>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	43da      	mvns	r2, r3
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	4013      	ands	r3, r2
 8001560:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	685a      	ldr	r2, [r3, #4]
 8001566:	2380      	movs	r3, #128	; 0x80
 8001568:	035b      	lsls	r3, r3, #13
 800156a:	4013      	ands	r3, r2
 800156c:	d003      	beq.n	8001576 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	4313      	orrs	r3, r2
 8001574:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001576:	4b2a      	ldr	r3, [pc, #168]	; (8001620 <HAL_GPIO_Init+0x2b8>)
 8001578:	693a      	ldr	r2, [r7, #16]
 800157a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800157c:	4b28      	ldr	r3, [pc, #160]	; (8001620 <HAL_GPIO_Init+0x2b8>)
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	43da      	mvns	r2, r3
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	4013      	ands	r3, r2
 800158a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	685a      	ldr	r2, [r3, #4]
 8001590:	2380      	movs	r3, #128	; 0x80
 8001592:	039b      	lsls	r3, r3, #14
 8001594:	4013      	ands	r3, r2
 8001596:	d003      	beq.n	80015a0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	4313      	orrs	r3, r2
 800159e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80015a0:	4b1f      	ldr	r3, [pc, #124]	; (8001620 <HAL_GPIO_Init+0x2b8>)
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80015a6:	4a1e      	ldr	r2, [pc, #120]	; (8001620 <HAL_GPIO_Init+0x2b8>)
 80015a8:	2384      	movs	r3, #132	; 0x84
 80015aa:	58d3      	ldr	r3, [r2, r3]
 80015ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	43da      	mvns	r2, r3
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	4013      	ands	r3, r2
 80015b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685a      	ldr	r2, [r3, #4]
 80015bc:	2380      	movs	r3, #128	; 0x80
 80015be:	029b      	lsls	r3, r3, #10
 80015c0:	4013      	ands	r3, r2
 80015c2:	d003      	beq.n	80015cc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80015c4:	693a      	ldr	r2, [r7, #16]
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	4313      	orrs	r3, r2
 80015ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80015cc:	4914      	ldr	r1, [pc, #80]	; (8001620 <HAL_GPIO_Init+0x2b8>)
 80015ce:	2284      	movs	r2, #132	; 0x84
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80015d4:	4a12      	ldr	r2, [pc, #72]	; (8001620 <HAL_GPIO_Init+0x2b8>)
 80015d6:	2380      	movs	r3, #128	; 0x80
 80015d8:	58d3      	ldr	r3, [r2, r3]
 80015da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	43da      	mvns	r2, r3
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	4013      	ands	r3, r2
 80015e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	685a      	ldr	r2, [r3, #4]
 80015ea:	2380      	movs	r3, #128	; 0x80
 80015ec:	025b      	lsls	r3, r3, #9
 80015ee:	4013      	ands	r3, r2
 80015f0:	d003      	beq.n	80015fa <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80015f2:	693a      	ldr	r2, [r7, #16]
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015fa:	4909      	ldr	r1, [pc, #36]	; (8001620 <HAL_GPIO_Init+0x2b8>)
 80015fc:	2280      	movs	r2, #128	; 0x80
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	3301      	adds	r3, #1
 8001606:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	40da      	lsrs	r2, r3
 8001610:	1e13      	subs	r3, r2, #0
 8001612:	d000      	beq.n	8001616 <HAL_GPIO_Init+0x2ae>
 8001614:	e6b0      	b.n	8001378 <HAL_GPIO_Init+0x10>
  }
}
 8001616:	46c0      	nop			; (mov r8, r8)
 8001618:	46c0      	nop			; (mov r8, r8)
 800161a:	46bd      	mov	sp, r7
 800161c:	b006      	add	sp, #24
 800161e:	bd80      	pop	{r7, pc}
 8001620:	40021800 	.word	0x40021800
 8001624:	50000400 	.word	0x50000400
 8001628:	50000800 	.word	0x50000800
 800162c:	50000c00 	.word	0x50000c00

08001630 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	000a      	movs	r2, r1
 800163a:	1cbb      	adds	r3, r7, #2
 800163c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	691b      	ldr	r3, [r3, #16]
 8001642:	1cba      	adds	r2, r7, #2
 8001644:	8812      	ldrh	r2, [r2, #0]
 8001646:	4013      	ands	r3, r2
 8001648:	d004      	beq.n	8001654 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800164a:	230f      	movs	r3, #15
 800164c:	18fb      	adds	r3, r7, r3
 800164e:	2201      	movs	r2, #1
 8001650:	701a      	strb	r2, [r3, #0]
 8001652:	e003      	b.n	800165c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001654:	230f      	movs	r3, #15
 8001656:	18fb      	adds	r3, r7, r3
 8001658:	2200      	movs	r2, #0
 800165a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800165c:	230f      	movs	r3, #15
 800165e:	18fb      	adds	r3, r7, r3
 8001660:	781b      	ldrb	r3, [r3, #0]
}
 8001662:	0018      	movs	r0, r3
 8001664:	46bd      	mov	sp, r7
 8001666:	b004      	add	sp, #16
 8001668:	bd80      	pop	{r7, pc}

0800166a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	b082      	sub	sp, #8
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
 8001672:	0008      	movs	r0, r1
 8001674:	0011      	movs	r1, r2
 8001676:	1cbb      	adds	r3, r7, #2
 8001678:	1c02      	adds	r2, r0, #0
 800167a:	801a      	strh	r2, [r3, #0]
 800167c:	1c7b      	adds	r3, r7, #1
 800167e:	1c0a      	adds	r2, r1, #0
 8001680:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001682:	1c7b      	adds	r3, r7, #1
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d004      	beq.n	8001694 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800168a:	1cbb      	adds	r3, r7, #2
 800168c:	881a      	ldrh	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001692:	e003      	b.n	800169c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001694:	1cbb      	adds	r3, r7, #2
 8001696:	881a      	ldrh	r2, [r3, #0]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800169c:	46c0      	nop			; (mov r8, r8)
 800169e:	46bd      	mov	sp, r7
 80016a0:	b002      	add	sp, #8
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80016ac:	4b19      	ldr	r3, [pc, #100]	; (8001714 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a19      	ldr	r2, [pc, #100]	; (8001718 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80016b2:	4013      	ands	r3, r2
 80016b4:	0019      	movs	r1, r3
 80016b6:	4b17      	ldr	r3, [pc, #92]	; (8001714 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	430a      	orrs	r2, r1
 80016bc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	2380      	movs	r3, #128	; 0x80
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d11f      	bne.n	8001708 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80016c8:	4b14      	ldr	r3, [pc, #80]	; (800171c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	0013      	movs	r3, r2
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	189b      	adds	r3, r3, r2
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	4912      	ldr	r1, [pc, #72]	; (8001720 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80016d6:	0018      	movs	r0, r3
 80016d8:	f7fe fd14 	bl	8000104 <__udivsi3>
 80016dc:	0003      	movs	r3, r0
 80016de:	3301      	adds	r3, #1
 80016e0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016e2:	e008      	b.n	80016f6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d003      	beq.n	80016f2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	3b01      	subs	r3, #1
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	e001      	b.n	80016f6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e009      	b.n	800170a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016f6:	4b07      	ldr	r3, [pc, #28]	; (8001714 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80016f8:	695a      	ldr	r2, [r3, #20]
 80016fa:	2380      	movs	r3, #128	; 0x80
 80016fc:	00db      	lsls	r3, r3, #3
 80016fe:	401a      	ands	r2, r3
 8001700:	2380      	movs	r3, #128	; 0x80
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	429a      	cmp	r2, r3
 8001706:	d0ed      	beq.n	80016e4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001708:	2300      	movs	r3, #0
}
 800170a:	0018      	movs	r0, r3
 800170c:	46bd      	mov	sp, r7
 800170e:	b004      	add	sp, #16
 8001710:	bd80      	pop	{r7, pc}
 8001712:	46c0      	nop			; (mov r8, r8)
 8001714:	40007000 	.word	0x40007000
 8001718:	fffff9ff 	.word	0xfffff9ff
 800171c:	20000000 	.word	0x20000000
 8001720:	000f4240 	.word	0x000f4240

08001724 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b088      	sub	sp, #32
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d101      	bne.n	8001736 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e2fe      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2201      	movs	r2, #1
 800173c:	4013      	ands	r3, r2
 800173e:	d100      	bne.n	8001742 <HAL_RCC_OscConfig+0x1e>
 8001740:	e07c      	b.n	800183c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001742:	4bc3      	ldr	r3, [pc, #780]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	2238      	movs	r2, #56	; 0x38
 8001748:	4013      	ands	r3, r2
 800174a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800174c:	4bc0      	ldr	r3, [pc, #768]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	2203      	movs	r2, #3
 8001752:	4013      	ands	r3, r2
 8001754:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	2b10      	cmp	r3, #16
 800175a:	d102      	bne.n	8001762 <HAL_RCC_OscConfig+0x3e>
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	2b03      	cmp	r3, #3
 8001760:	d002      	beq.n	8001768 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001762:	69bb      	ldr	r3, [r7, #24]
 8001764:	2b08      	cmp	r3, #8
 8001766:	d10b      	bne.n	8001780 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001768:	4bb9      	ldr	r3, [pc, #740]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	2380      	movs	r3, #128	; 0x80
 800176e:	029b      	lsls	r3, r3, #10
 8001770:	4013      	ands	r3, r2
 8001772:	d062      	beq.n	800183a <HAL_RCC_OscConfig+0x116>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d15e      	bne.n	800183a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e2d9      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	685a      	ldr	r2, [r3, #4]
 8001784:	2380      	movs	r3, #128	; 0x80
 8001786:	025b      	lsls	r3, r3, #9
 8001788:	429a      	cmp	r2, r3
 800178a:	d107      	bne.n	800179c <HAL_RCC_OscConfig+0x78>
 800178c:	4bb0      	ldr	r3, [pc, #704]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	4baf      	ldr	r3, [pc, #700]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 8001792:	2180      	movs	r1, #128	; 0x80
 8001794:	0249      	lsls	r1, r1, #9
 8001796:	430a      	orrs	r2, r1
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	e020      	b.n	80017de <HAL_RCC_OscConfig+0xba>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	685a      	ldr	r2, [r3, #4]
 80017a0:	23a0      	movs	r3, #160	; 0xa0
 80017a2:	02db      	lsls	r3, r3, #11
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d10e      	bne.n	80017c6 <HAL_RCC_OscConfig+0xa2>
 80017a8:	4ba9      	ldr	r3, [pc, #676]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	4ba8      	ldr	r3, [pc, #672]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80017ae:	2180      	movs	r1, #128	; 0x80
 80017b0:	02c9      	lsls	r1, r1, #11
 80017b2:	430a      	orrs	r2, r1
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	4ba6      	ldr	r3, [pc, #664]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	4ba5      	ldr	r3, [pc, #660]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80017bc:	2180      	movs	r1, #128	; 0x80
 80017be:	0249      	lsls	r1, r1, #9
 80017c0:	430a      	orrs	r2, r1
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	e00b      	b.n	80017de <HAL_RCC_OscConfig+0xba>
 80017c6:	4ba2      	ldr	r3, [pc, #648]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	4ba1      	ldr	r3, [pc, #644]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80017cc:	49a1      	ldr	r1, [pc, #644]	; (8001a54 <HAL_RCC_OscConfig+0x330>)
 80017ce:	400a      	ands	r2, r1
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	4b9f      	ldr	r3, [pc, #636]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	4b9e      	ldr	r3, [pc, #632]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80017d8:	499f      	ldr	r1, [pc, #636]	; (8001a58 <HAL_RCC_OscConfig+0x334>)
 80017da:	400a      	ands	r2, r1
 80017dc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d014      	beq.n	8001810 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017e6:	f7ff f883 	bl	80008f0 <HAL_GetTick>
 80017ea:	0003      	movs	r3, r0
 80017ec:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017ee:	e008      	b.n	8001802 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017f0:	f7ff f87e 	bl	80008f0 <HAL_GetTick>
 80017f4:	0002      	movs	r2, r0
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	2b64      	cmp	r3, #100	; 0x64
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e298      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001802:	4b93      	ldr	r3, [pc, #588]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	2380      	movs	r3, #128	; 0x80
 8001808:	029b      	lsls	r3, r3, #10
 800180a:	4013      	ands	r3, r2
 800180c:	d0f0      	beq.n	80017f0 <HAL_RCC_OscConfig+0xcc>
 800180e:	e015      	b.n	800183c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001810:	f7ff f86e 	bl	80008f0 <HAL_GetTick>
 8001814:	0003      	movs	r3, r0
 8001816:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001818:	e008      	b.n	800182c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800181a:	f7ff f869 	bl	80008f0 <HAL_GetTick>
 800181e:	0002      	movs	r2, r0
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	2b64      	cmp	r3, #100	; 0x64
 8001826:	d901      	bls.n	800182c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001828:	2303      	movs	r3, #3
 800182a:	e283      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800182c:	4b88      	ldr	r3, [pc, #544]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	2380      	movs	r3, #128	; 0x80
 8001832:	029b      	lsls	r3, r3, #10
 8001834:	4013      	ands	r3, r2
 8001836:	d1f0      	bne.n	800181a <HAL_RCC_OscConfig+0xf6>
 8001838:	e000      	b.n	800183c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800183a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2202      	movs	r2, #2
 8001842:	4013      	ands	r3, r2
 8001844:	d100      	bne.n	8001848 <HAL_RCC_OscConfig+0x124>
 8001846:	e099      	b.n	800197c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001848:	4b81      	ldr	r3, [pc, #516]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	2238      	movs	r2, #56	; 0x38
 800184e:	4013      	ands	r3, r2
 8001850:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001852:	4b7f      	ldr	r3, [pc, #508]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	2203      	movs	r2, #3
 8001858:	4013      	ands	r3, r2
 800185a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800185c:	69bb      	ldr	r3, [r7, #24]
 800185e:	2b10      	cmp	r3, #16
 8001860:	d102      	bne.n	8001868 <HAL_RCC_OscConfig+0x144>
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	2b02      	cmp	r3, #2
 8001866:	d002      	beq.n	800186e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d135      	bne.n	80018da <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800186e:	4b78      	ldr	r3, [pc, #480]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	2380      	movs	r3, #128	; 0x80
 8001874:	00db      	lsls	r3, r3, #3
 8001876:	4013      	ands	r3, r2
 8001878:	d005      	beq.n	8001886 <HAL_RCC_OscConfig+0x162>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e256      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001886:	4b72      	ldr	r3, [pc, #456]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	4a74      	ldr	r2, [pc, #464]	; (8001a5c <HAL_RCC_OscConfig+0x338>)
 800188c:	4013      	ands	r3, r2
 800188e:	0019      	movs	r1, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	695b      	ldr	r3, [r3, #20]
 8001894:	021a      	lsls	r2, r3, #8
 8001896:	4b6e      	ldr	r3, [pc, #440]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 8001898:	430a      	orrs	r2, r1
 800189a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d112      	bne.n	80018c8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80018a2:	4b6b      	ldr	r3, [pc, #428]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a6e      	ldr	r2, [pc, #440]	; (8001a60 <HAL_RCC_OscConfig+0x33c>)
 80018a8:	4013      	ands	r3, r2
 80018aa:	0019      	movs	r1, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	691a      	ldr	r2, [r3, #16]
 80018b0:	4b67      	ldr	r3, [pc, #412]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80018b2:	430a      	orrs	r2, r1
 80018b4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80018b6:	4b66      	ldr	r3, [pc, #408]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	0adb      	lsrs	r3, r3, #11
 80018bc:	2207      	movs	r2, #7
 80018be:	4013      	ands	r3, r2
 80018c0:	4a68      	ldr	r2, [pc, #416]	; (8001a64 <HAL_RCC_OscConfig+0x340>)
 80018c2:	40da      	lsrs	r2, r3
 80018c4:	4b68      	ldr	r3, [pc, #416]	; (8001a68 <HAL_RCC_OscConfig+0x344>)
 80018c6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80018c8:	4b68      	ldr	r3, [pc, #416]	; (8001a6c <HAL_RCC_OscConfig+0x348>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	0018      	movs	r0, r3
 80018ce:	f7fe ffb3 	bl	8000838 <HAL_InitTick>
 80018d2:	1e03      	subs	r3, r0, #0
 80018d4:	d051      	beq.n	800197a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e22c      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	68db      	ldr	r3, [r3, #12]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d030      	beq.n	8001944 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80018e2:	4b5b      	ldr	r3, [pc, #364]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a5e      	ldr	r2, [pc, #376]	; (8001a60 <HAL_RCC_OscConfig+0x33c>)
 80018e8:	4013      	ands	r3, r2
 80018ea:	0019      	movs	r1, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	691a      	ldr	r2, [r3, #16]
 80018f0:	4b57      	ldr	r3, [pc, #348]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80018f2:	430a      	orrs	r2, r1
 80018f4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80018f6:	4b56      	ldr	r3, [pc, #344]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	4b55      	ldr	r3, [pc, #340]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80018fc:	2180      	movs	r1, #128	; 0x80
 80018fe:	0049      	lsls	r1, r1, #1
 8001900:	430a      	orrs	r2, r1
 8001902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001904:	f7fe fff4 	bl	80008f0 <HAL_GetTick>
 8001908:	0003      	movs	r3, r0
 800190a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800190c:	e008      	b.n	8001920 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800190e:	f7fe ffef 	bl	80008f0 <HAL_GetTick>
 8001912:	0002      	movs	r2, r0
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	2b02      	cmp	r3, #2
 800191a:	d901      	bls.n	8001920 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800191c:	2303      	movs	r3, #3
 800191e:	e209      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001920:	4b4b      	ldr	r3, [pc, #300]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	2380      	movs	r3, #128	; 0x80
 8001926:	00db      	lsls	r3, r3, #3
 8001928:	4013      	ands	r3, r2
 800192a:	d0f0      	beq.n	800190e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800192c:	4b48      	ldr	r3, [pc, #288]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	4a4a      	ldr	r2, [pc, #296]	; (8001a5c <HAL_RCC_OscConfig+0x338>)
 8001932:	4013      	ands	r3, r2
 8001934:	0019      	movs	r1, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	695b      	ldr	r3, [r3, #20]
 800193a:	021a      	lsls	r2, r3, #8
 800193c:	4b44      	ldr	r3, [pc, #272]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 800193e:	430a      	orrs	r2, r1
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	e01b      	b.n	800197c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001944:	4b42      	ldr	r3, [pc, #264]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	4b41      	ldr	r3, [pc, #260]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 800194a:	4949      	ldr	r1, [pc, #292]	; (8001a70 <HAL_RCC_OscConfig+0x34c>)
 800194c:	400a      	ands	r2, r1
 800194e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001950:	f7fe ffce 	bl	80008f0 <HAL_GetTick>
 8001954:	0003      	movs	r3, r0
 8001956:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001958:	e008      	b.n	800196c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800195a:	f7fe ffc9 	bl	80008f0 <HAL_GetTick>
 800195e:	0002      	movs	r2, r0
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d901      	bls.n	800196c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	e1e3      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800196c:	4b38      	ldr	r3, [pc, #224]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	2380      	movs	r3, #128	; 0x80
 8001972:	00db      	lsls	r3, r3, #3
 8001974:	4013      	ands	r3, r2
 8001976:	d1f0      	bne.n	800195a <HAL_RCC_OscConfig+0x236>
 8001978:	e000      	b.n	800197c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800197a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2208      	movs	r2, #8
 8001982:	4013      	ands	r3, r2
 8001984:	d047      	beq.n	8001a16 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001986:	4b32      	ldr	r3, [pc, #200]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	2238      	movs	r2, #56	; 0x38
 800198c:	4013      	ands	r3, r2
 800198e:	2b18      	cmp	r3, #24
 8001990:	d10a      	bne.n	80019a8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001992:	4b2f      	ldr	r3, [pc, #188]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 8001994:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001996:	2202      	movs	r2, #2
 8001998:	4013      	ands	r3, r2
 800199a:	d03c      	beq.n	8001a16 <HAL_RCC_OscConfig+0x2f2>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d138      	bne.n	8001a16 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e1c5      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	699b      	ldr	r3, [r3, #24]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d019      	beq.n	80019e4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80019b0:	4b27      	ldr	r3, [pc, #156]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80019b2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80019b4:	4b26      	ldr	r3, [pc, #152]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80019b6:	2101      	movs	r1, #1
 80019b8:	430a      	orrs	r2, r1
 80019ba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019bc:	f7fe ff98 	bl	80008f0 <HAL_GetTick>
 80019c0:	0003      	movs	r3, r0
 80019c2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019c4:	e008      	b.n	80019d8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019c6:	f7fe ff93 	bl	80008f0 <HAL_GetTick>
 80019ca:	0002      	movs	r2, r0
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	d901      	bls.n	80019d8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80019d4:	2303      	movs	r3, #3
 80019d6:	e1ad      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019d8:	4b1d      	ldr	r3, [pc, #116]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80019da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019dc:	2202      	movs	r2, #2
 80019de:	4013      	ands	r3, r2
 80019e0:	d0f1      	beq.n	80019c6 <HAL_RCC_OscConfig+0x2a2>
 80019e2:	e018      	b.n	8001a16 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80019e4:	4b1a      	ldr	r3, [pc, #104]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80019e6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80019e8:	4b19      	ldr	r3, [pc, #100]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 80019ea:	2101      	movs	r1, #1
 80019ec:	438a      	bics	r2, r1
 80019ee:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f0:	f7fe ff7e 	bl	80008f0 <HAL_GetTick>
 80019f4:	0003      	movs	r3, r0
 80019f6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019f8:	e008      	b.n	8001a0c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019fa:	f7fe ff79 	bl	80008f0 <HAL_GetTick>
 80019fe:	0002      	movs	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e193      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a0c:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 8001a0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a10:	2202      	movs	r2, #2
 8001a12:	4013      	ands	r3, r2
 8001a14:	d1f1      	bne.n	80019fa <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2204      	movs	r2, #4
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	d100      	bne.n	8001a22 <HAL_RCC_OscConfig+0x2fe>
 8001a20:	e0c6      	b.n	8001bb0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a22:	231f      	movs	r3, #31
 8001a24:	18fb      	adds	r3, r7, r3
 8001a26:	2200      	movs	r2, #0
 8001a28:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001a2a:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	2238      	movs	r2, #56	; 0x38
 8001a30:	4013      	ands	r3, r2
 8001a32:	2b20      	cmp	r3, #32
 8001a34:	d11e      	bne.n	8001a74 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001a36:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <HAL_RCC_OscConfig+0x32c>)
 8001a38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a3a:	2202      	movs	r2, #2
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	d100      	bne.n	8001a42 <HAL_RCC_OscConfig+0x31e>
 8001a40:	e0b6      	b.n	8001bb0 <HAL_RCC_OscConfig+0x48c>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d000      	beq.n	8001a4c <HAL_RCC_OscConfig+0x328>
 8001a4a:	e0b1      	b.n	8001bb0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e171      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
 8001a50:	40021000 	.word	0x40021000
 8001a54:	fffeffff 	.word	0xfffeffff
 8001a58:	fffbffff 	.word	0xfffbffff
 8001a5c:	ffff80ff 	.word	0xffff80ff
 8001a60:	ffffc7ff 	.word	0xffffc7ff
 8001a64:	00f42400 	.word	0x00f42400
 8001a68:	20000000 	.word	0x20000000
 8001a6c:	20000004 	.word	0x20000004
 8001a70:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001a74:	4bb1      	ldr	r3, [pc, #708]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001a76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a78:	2380      	movs	r3, #128	; 0x80
 8001a7a:	055b      	lsls	r3, r3, #21
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d101      	bne.n	8001a84 <HAL_RCC_OscConfig+0x360>
 8001a80:	2301      	movs	r3, #1
 8001a82:	e000      	b.n	8001a86 <HAL_RCC_OscConfig+0x362>
 8001a84:	2300      	movs	r3, #0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d011      	beq.n	8001aae <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001a8a:	4bac      	ldr	r3, [pc, #688]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001a8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a8e:	4bab      	ldr	r3, [pc, #684]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001a90:	2180      	movs	r1, #128	; 0x80
 8001a92:	0549      	lsls	r1, r1, #21
 8001a94:	430a      	orrs	r2, r1
 8001a96:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a98:	4ba8      	ldr	r3, [pc, #672]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001a9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a9c:	2380      	movs	r3, #128	; 0x80
 8001a9e:	055b      	lsls	r3, r3, #21
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001aa6:	231f      	movs	r3, #31
 8001aa8:	18fb      	adds	r3, r7, r3
 8001aaa:	2201      	movs	r2, #1
 8001aac:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001aae:	4ba4      	ldr	r3, [pc, #656]	; (8001d40 <HAL_RCC_OscConfig+0x61c>)
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	2380      	movs	r3, #128	; 0x80
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	d11a      	bne.n	8001af0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001aba:	4ba1      	ldr	r3, [pc, #644]	; (8001d40 <HAL_RCC_OscConfig+0x61c>)
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	4ba0      	ldr	r3, [pc, #640]	; (8001d40 <HAL_RCC_OscConfig+0x61c>)
 8001ac0:	2180      	movs	r1, #128	; 0x80
 8001ac2:	0049      	lsls	r1, r1, #1
 8001ac4:	430a      	orrs	r2, r1
 8001ac6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001ac8:	f7fe ff12 	bl	80008f0 <HAL_GetTick>
 8001acc:	0003      	movs	r3, r0
 8001ace:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ad0:	e008      	b.n	8001ae4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad2:	f7fe ff0d 	bl	80008f0 <HAL_GetTick>
 8001ad6:	0002      	movs	r2, r0
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e127      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ae4:	4b96      	ldr	r3, [pc, #600]	; (8001d40 <HAL_RCC_OscConfig+0x61c>)
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	2380      	movs	r3, #128	; 0x80
 8001aea:	005b      	lsls	r3, r3, #1
 8001aec:	4013      	ands	r3, r2
 8001aee:	d0f0      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d106      	bne.n	8001b06 <HAL_RCC_OscConfig+0x3e2>
 8001af8:	4b90      	ldr	r3, [pc, #576]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001afa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001afc:	4b8f      	ldr	r3, [pc, #572]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001afe:	2101      	movs	r1, #1
 8001b00:	430a      	orrs	r2, r1
 8001b02:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b04:	e01c      	b.n	8001b40 <HAL_RCC_OscConfig+0x41c>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	2b05      	cmp	r3, #5
 8001b0c:	d10c      	bne.n	8001b28 <HAL_RCC_OscConfig+0x404>
 8001b0e:	4b8b      	ldr	r3, [pc, #556]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001b10:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b12:	4b8a      	ldr	r3, [pc, #552]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001b14:	2104      	movs	r1, #4
 8001b16:	430a      	orrs	r2, r1
 8001b18:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b1a:	4b88      	ldr	r3, [pc, #544]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001b1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b1e:	4b87      	ldr	r3, [pc, #540]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001b20:	2101      	movs	r1, #1
 8001b22:	430a      	orrs	r2, r1
 8001b24:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b26:	e00b      	b.n	8001b40 <HAL_RCC_OscConfig+0x41c>
 8001b28:	4b84      	ldr	r3, [pc, #528]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001b2a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b2c:	4b83      	ldr	r3, [pc, #524]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001b2e:	2101      	movs	r1, #1
 8001b30:	438a      	bics	r2, r1
 8001b32:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b34:	4b81      	ldr	r3, [pc, #516]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001b36:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b38:	4b80      	ldr	r3, [pc, #512]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001b3a:	2104      	movs	r1, #4
 8001b3c:	438a      	bics	r2, r1
 8001b3e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d014      	beq.n	8001b72 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b48:	f7fe fed2 	bl	80008f0 <HAL_GetTick>
 8001b4c:	0003      	movs	r3, r0
 8001b4e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b50:	e009      	b.n	8001b66 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b52:	f7fe fecd 	bl	80008f0 <HAL_GetTick>
 8001b56:	0002      	movs	r2, r0
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	4a79      	ldr	r2, [pc, #484]	; (8001d44 <HAL_RCC_OscConfig+0x620>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e0e6      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b66:	4b75      	ldr	r3, [pc, #468]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b6a:	2202      	movs	r2, #2
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	d0f0      	beq.n	8001b52 <HAL_RCC_OscConfig+0x42e>
 8001b70:	e013      	b.n	8001b9a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b72:	f7fe febd 	bl	80008f0 <HAL_GetTick>
 8001b76:	0003      	movs	r3, r0
 8001b78:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b7a:	e009      	b.n	8001b90 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b7c:	f7fe feb8 	bl	80008f0 <HAL_GetTick>
 8001b80:	0002      	movs	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	4a6f      	ldr	r2, [pc, #444]	; (8001d44 <HAL_RCC_OscConfig+0x620>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d901      	bls.n	8001b90 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	e0d1      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b90:	4b6a      	ldr	r3, [pc, #424]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001b92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b94:	2202      	movs	r2, #2
 8001b96:	4013      	ands	r3, r2
 8001b98:	d1f0      	bne.n	8001b7c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001b9a:	231f      	movs	r3, #31
 8001b9c:	18fb      	adds	r3, r7, r3
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d105      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001ba4:	4b65      	ldr	r3, [pc, #404]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001ba6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ba8:	4b64      	ldr	r3, [pc, #400]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001baa:	4967      	ldr	r1, [pc, #412]	; (8001d48 <HAL_RCC_OscConfig+0x624>)
 8001bac:	400a      	ands	r2, r1
 8001bae:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	69db      	ldr	r3, [r3, #28]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d100      	bne.n	8001bba <HAL_RCC_OscConfig+0x496>
 8001bb8:	e0bb      	b.n	8001d32 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bba:	4b60      	ldr	r3, [pc, #384]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	2238      	movs	r2, #56	; 0x38
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	2b10      	cmp	r3, #16
 8001bc4:	d100      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x4a4>
 8001bc6:	e07b      	b.n	8001cc0 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	69db      	ldr	r3, [r3, #28]
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d156      	bne.n	8001c7e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bd0:	4b5a      	ldr	r3, [pc, #360]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	4b59      	ldr	r3, [pc, #356]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001bd6:	495d      	ldr	r1, [pc, #372]	; (8001d4c <HAL_RCC_OscConfig+0x628>)
 8001bd8:	400a      	ands	r2, r1
 8001bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bdc:	f7fe fe88 	bl	80008f0 <HAL_GetTick>
 8001be0:	0003      	movs	r3, r0
 8001be2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001be6:	f7fe fe83 	bl	80008f0 <HAL_GetTick>
 8001bea:	0002      	movs	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e09d      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bf8:	4b50      	ldr	r3, [pc, #320]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	2380      	movs	r3, #128	; 0x80
 8001bfe:	049b      	lsls	r3, r3, #18
 8001c00:	4013      	ands	r3, r2
 8001c02:	d1f0      	bne.n	8001be6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c04:	4b4d      	ldr	r3, [pc, #308]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	4a51      	ldr	r2, [pc, #324]	; (8001d50 <HAL_RCC_OscConfig+0x62c>)
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	0019      	movs	r1, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a1a      	ldr	r2, [r3, #32]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c16:	431a      	orrs	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c1c:	021b      	lsls	r3, r3, #8
 8001c1e:	431a      	orrs	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c24:	431a      	orrs	r2, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2a:	431a      	orrs	r2, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c30:	431a      	orrs	r2, r3
 8001c32:	4b42      	ldr	r3, [pc, #264]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001c34:	430a      	orrs	r2, r1
 8001c36:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c38:	4b40      	ldr	r3, [pc, #256]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4b3f      	ldr	r3, [pc, #252]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001c3e:	2180      	movs	r1, #128	; 0x80
 8001c40:	0449      	lsls	r1, r1, #17
 8001c42:	430a      	orrs	r2, r1
 8001c44:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001c46:	4b3d      	ldr	r3, [pc, #244]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001c48:	68da      	ldr	r2, [r3, #12]
 8001c4a:	4b3c      	ldr	r3, [pc, #240]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001c4c:	2180      	movs	r1, #128	; 0x80
 8001c4e:	0549      	lsls	r1, r1, #21
 8001c50:	430a      	orrs	r2, r1
 8001c52:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c54:	f7fe fe4c 	bl	80008f0 <HAL_GetTick>
 8001c58:	0003      	movs	r3, r0
 8001c5a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c5c:	e008      	b.n	8001c70 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c5e:	f7fe fe47 	bl	80008f0 <HAL_GetTick>
 8001c62:	0002      	movs	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d901      	bls.n	8001c70 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e061      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c70:	4b32      	ldr	r3, [pc, #200]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	2380      	movs	r3, #128	; 0x80
 8001c76:	049b      	lsls	r3, r3, #18
 8001c78:	4013      	ands	r3, r2
 8001c7a:	d0f0      	beq.n	8001c5e <HAL_RCC_OscConfig+0x53a>
 8001c7c:	e059      	b.n	8001d32 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c7e:	4b2f      	ldr	r3, [pc, #188]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	4b2e      	ldr	r3, [pc, #184]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001c84:	4931      	ldr	r1, [pc, #196]	; (8001d4c <HAL_RCC_OscConfig+0x628>)
 8001c86:	400a      	ands	r2, r1
 8001c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c8a:	f7fe fe31 	bl	80008f0 <HAL_GetTick>
 8001c8e:	0003      	movs	r3, r0
 8001c90:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c94:	f7fe fe2c 	bl	80008f0 <HAL_GetTick>
 8001c98:	0002      	movs	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e046      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ca6:	4b25      	ldr	r3, [pc, #148]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	2380      	movs	r3, #128	; 0x80
 8001cac:	049b      	lsls	r3, r3, #18
 8001cae:	4013      	ands	r3, r2
 8001cb0:	d1f0      	bne.n	8001c94 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001cb2:	4b22      	ldr	r3, [pc, #136]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001cb4:	68da      	ldr	r2, [r3, #12]
 8001cb6:	4b21      	ldr	r3, [pc, #132]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001cb8:	4926      	ldr	r1, [pc, #152]	; (8001d54 <HAL_RCC_OscConfig+0x630>)
 8001cba:	400a      	ands	r2, r1
 8001cbc:	60da      	str	r2, [r3, #12]
 8001cbe:	e038      	b.n	8001d32 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	69db      	ldr	r3, [r3, #28]
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d101      	bne.n	8001ccc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e033      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001ccc:	4b1b      	ldr	r3, [pc, #108]	; (8001d3c <HAL_RCC_OscConfig+0x618>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	2203      	movs	r2, #3
 8001cd6:	401a      	ands	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6a1b      	ldr	r3, [r3, #32]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d126      	bne.n	8001d2e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	2270      	movs	r2, #112	; 0x70
 8001ce4:	401a      	ands	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d11f      	bne.n	8001d2e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cee:	697a      	ldr	r2, [r7, #20]
 8001cf0:	23fe      	movs	r3, #254	; 0xfe
 8001cf2:	01db      	lsls	r3, r3, #7
 8001cf4:	401a      	ands	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cfa:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d116      	bne.n	8001d2e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	23f8      	movs	r3, #248	; 0xf8
 8001d04:	039b      	lsls	r3, r3, #14
 8001d06:	401a      	ands	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d10e      	bne.n	8001d2e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001d10:	697a      	ldr	r2, [r7, #20]
 8001d12:	23e0      	movs	r3, #224	; 0xe0
 8001d14:	051b      	lsls	r3, r3, #20
 8001d16:	401a      	ands	r2, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d106      	bne.n	8001d2e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	0f5b      	lsrs	r3, r3, #29
 8001d24:	075a      	lsls	r2, r3, #29
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d001      	beq.n	8001d32 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e000      	b.n	8001d34 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	0018      	movs	r0, r3
 8001d36:	46bd      	mov	sp, r7
 8001d38:	b008      	add	sp, #32
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	40007000 	.word	0x40007000
 8001d44:	00001388 	.word	0x00001388
 8001d48:	efffffff 	.word	0xefffffff
 8001d4c:	feffffff 	.word	0xfeffffff
 8001d50:	11c1808c 	.word	0x11c1808c
 8001d54:	eefefffc 	.word	0xeefefffc

08001d58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d101      	bne.n	8001d6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e0e9      	b.n	8001f40 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d6c:	4b76      	ldr	r3, [pc, #472]	; (8001f48 <HAL_RCC_ClockConfig+0x1f0>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2207      	movs	r2, #7
 8001d72:	4013      	ands	r3, r2
 8001d74:	683a      	ldr	r2, [r7, #0]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d91e      	bls.n	8001db8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d7a:	4b73      	ldr	r3, [pc, #460]	; (8001f48 <HAL_RCC_ClockConfig+0x1f0>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2207      	movs	r2, #7
 8001d80:	4393      	bics	r3, r2
 8001d82:	0019      	movs	r1, r3
 8001d84:	4b70      	ldr	r3, [pc, #448]	; (8001f48 <HAL_RCC_ClockConfig+0x1f0>)
 8001d86:	683a      	ldr	r2, [r7, #0]
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d8c:	f7fe fdb0 	bl	80008f0 <HAL_GetTick>
 8001d90:	0003      	movs	r3, r0
 8001d92:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d94:	e009      	b.n	8001daa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d96:	f7fe fdab 	bl	80008f0 <HAL_GetTick>
 8001d9a:	0002      	movs	r2, r0
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	4a6a      	ldr	r2, [pc, #424]	; (8001f4c <HAL_RCC_ClockConfig+0x1f4>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d901      	bls.n	8001daa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001da6:	2303      	movs	r3, #3
 8001da8:	e0ca      	b.n	8001f40 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001daa:	4b67      	ldr	r3, [pc, #412]	; (8001f48 <HAL_RCC_ClockConfig+0x1f0>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2207      	movs	r2, #7
 8001db0:	4013      	ands	r3, r2
 8001db2:	683a      	ldr	r2, [r7, #0]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d1ee      	bne.n	8001d96 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2202      	movs	r2, #2
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d015      	beq.n	8001dee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	2204      	movs	r2, #4
 8001dc8:	4013      	ands	r3, r2
 8001dca:	d006      	beq.n	8001dda <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001dcc:	4b60      	ldr	r3, [pc, #384]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001dce:	689a      	ldr	r2, [r3, #8]
 8001dd0:	4b5f      	ldr	r3, [pc, #380]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001dd2:	21e0      	movs	r1, #224	; 0xe0
 8001dd4:	01c9      	lsls	r1, r1, #7
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dda:	4b5d      	ldr	r3, [pc, #372]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	4a5d      	ldr	r2, [pc, #372]	; (8001f54 <HAL_RCC_ClockConfig+0x1fc>)
 8001de0:	4013      	ands	r3, r2
 8001de2:	0019      	movs	r1, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689a      	ldr	r2, [r3, #8]
 8001de8:	4b59      	ldr	r3, [pc, #356]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001dea:	430a      	orrs	r2, r1
 8001dec:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2201      	movs	r2, #1
 8001df4:	4013      	ands	r3, r2
 8001df6:	d057      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d107      	bne.n	8001e10 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e00:	4b53      	ldr	r3, [pc, #332]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	2380      	movs	r3, #128	; 0x80
 8001e06:	029b      	lsls	r3, r3, #10
 8001e08:	4013      	ands	r3, r2
 8001e0a:	d12b      	bne.n	8001e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e097      	b.n	8001f40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d107      	bne.n	8001e28 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e18:	4b4d      	ldr	r3, [pc, #308]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	2380      	movs	r3, #128	; 0x80
 8001e1e:	049b      	lsls	r3, r3, #18
 8001e20:	4013      	ands	r3, r2
 8001e22:	d11f      	bne.n	8001e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e08b      	b.n	8001f40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d107      	bne.n	8001e40 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e30:	4b47      	ldr	r3, [pc, #284]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	2380      	movs	r3, #128	; 0x80
 8001e36:	00db      	lsls	r3, r3, #3
 8001e38:	4013      	ands	r3, r2
 8001e3a:	d113      	bne.n	8001e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e07f      	b.n	8001f40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	2b03      	cmp	r3, #3
 8001e46:	d106      	bne.n	8001e56 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e48:	4b41      	ldr	r3, [pc, #260]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001e4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e4c:	2202      	movs	r2, #2
 8001e4e:	4013      	ands	r3, r2
 8001e50:	d108      	bne.n	8001e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e074      	b.n	8001f40 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e56:	4b3e      	ldr	r3, [pc, #248]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001e58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e5a:	2202      	movs	r2, #2
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	d101      	bne.n	8001e64 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e06d      	b.n	8001f40 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e64:	4b3a      	ldr	r3, [pc, #232]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	2207      	movs	r2, #7
 8001e6a:	4393      	bics	r3, r2
 8001e6c:	0019      	movs	r1, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	4b37      	ldr	r3, [pc, #220]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001e74:	430a      	orrs	r2, r1
 8001e76:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e78:	f7fe fd3a 	bl	80008f0 <HAL_GetTick>
 8001e7c:	0003      	movs	r3, r0
 8001e7e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e80:	e009      	b.n	8001e96 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e82:	f7fe fd35 	bl	80008f0 <HAL_GetTick>
 8001e86:	0002      	movs	r2, r0
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	4a2f      	ldr	r2, [pc, #188]	; (8001f4c <HAL_RCC_ClockConfig+0x1f4>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e054      	b.n	8001f40 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e96:	4b2e      	ldr	r3, [pc, #184]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	2238      	movs	r2, #56	; 0x38
 8001e9c:	401a      	ands	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	00db      	lsls	r3, r3, #3
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d1ec      	bne.n	8001e82 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ea8:	4b27      	ldr	r3, [pc, #156]	; (8001f48 <HAL_RCC_ClockConfig+0x1f0>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2207      	movs	r2, #7
 8001eae:	4013      	ands	r3, r2
 8001eb0:	683a      	ldr	r2, [r7, #0]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d21e      	bcs.n	8001ef4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eb6:	4b24      	ldr	r3, [pc, #144]	; (8001f48 <HAL_RCC_ClockConfig+0x1f0>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2207      	movs	r2, #7
 8001ebc:	4393      	bics	r3, r2
 8001ebe:	0019      	movs	r1, r3
 8001ec0:	4b21      	ldr	r3, [pc, #132]	; (8001f48 <HAL_RCC_ClockConfig+0x1f0>)
 8001ec2:	683a      	ldr	r2, [r7, #0]
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ec8:	f7fe fd12 	bl	80008f0 <HAL_GetTick>
 8001ecc:	0003      	movs	r3, r0
 8001ece:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ed0:	e009      	b.n	8001ee6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ed2:	f7fe fd0d 	bl	80008f0 <HAL_GetTick>
 8001ed6:	0002      	movs	r2, r0
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	4a1b      	ldr	r2, [pc, #108]	; (8001f4c <HAL_RCC_ClockConfig+0x1f4>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d901      	bls.n	8001ee6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e02c      	b.n	8001f40 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ee6:	4b18      	ldr	r3, [pc, #96]	; (8001f48 <HAL_RCC_ClockConfig+0x1f0>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	2207      	movs	r2, #7
 8001eec:	4013      	ands	r3, r2
 8001eee:	683a      	ldr	r2, [r7, #0]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d1ee      	bne.n	8001ed2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2204      	movs	r2, #4
 8001efa:	4013      	ands	r3, r2
 8001efc:	d009      	beq.n	8001f12 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001efe:	4b14      	ldr	r3, [pc, #80]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	4a15      	ldr	r2, [pc, #84]	; (8001f58 <HAL_RCC_ClockConfig+0x200>)
 8001f04:	4013      	ands	r3, r2
 8001f06:	0019      	movs	r1, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	68da      	ldr	r2, [r3, #12]
 8001f0c:	4b10      	ldr	r3, [pc, #64]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001f12:	f000 f829 	bl	8001f68 <HAL_RCC_GetSysClockFreq>
 8001f16:	0001      	movs	r1, r0
 8001f18:	4b0d      	ldr	r3, [pc, #52]	; (8001f50 <HAL_RCC_ClockConfig+0x1f8>)
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	0a1b      	lsrs	r3, r3, #8
 8001f1e:	220f      	movs	r2, #15
 8001f20:	401a      	ands	r2, r3
 8001f22:	4b0e      	ldr	r3, [pc, #56]	; (8001f5c <HAL_RCC_ClockConfig+0x204>)
 8001f24:	0092      	lsls	r2, r2, #2
 8001f26:	58d3      	ldr	r3, [r2, r3]
 8001f28:	221f      	movs	r2, #31
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	000a      	movs	r2, r1
 8001f2e:	40da      	lsrs	r2, r3
 8001f30:	4b0b      	ldr	r3, [pc, #44]	; (8001f60 <HAL_RCC_ClockConfig+0x208>)
 8001f32:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001f34:	4b0b      	ldr	r3, [pc, #44]	; (8001f64 <HAL_RCC_ClockConfig+0x20c>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	0018      	movs	r0, r3
 8001f3a:	f7fe fc7d 	bl	8000838 <HAL_InitTick>
 8001f3e:	0003      	movs	r3, r0
}
 8001f40:	0018      	movs	r0, r3
 8001f42:	46bd      	mov	sp, r7
 8001f44:	b004      	add	sp, #16
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	40022000 	.word	0x40022000
 8001f4c:	00001388 	.word	0x00001388
 8001f50:	40021000 	.word	0x40021000
 8001f54:	fffff0ff 	.word	0xfffff0ff
 8001f58:	ffff8fff 	.word	0xffff8fff
 8001f5c:	080026fc 	.word	0x080026fc
 8001f60:	20000000 	.word	0x20000000
 8001f64:	20000004 	.word	0x20000004

08001f68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f6e:	4b3c      	ldr	r3, [pc, #240]	; (8002060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	2238      	movs	r2, #56	; 0x38
 8001f74:	4013      	ands	r3, r2
 8001f76:	d10f      	bne.n	8001f98 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001f78:	4b39      	ldr	r3, [pc, #228]	; (8002060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	0adb      	lsrs	r3, r3, #11
 8001f7e:	2207      	movs	r2, #7
 8001f80:	4013      	ands	r3, r2
 8001f82:	2201      	movs	r2, #1
 8001f84:	409a      	lsls	r2, r3
 8001f86:	0013      	movs	r3, r2
 8001f88:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001f8a:	6839      	ldr	r1, [r7, #0]
 8001f8c:	4835      	ldr	r0, [pc, #212]	; (8002064 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001f8e:	f7fe f8b9 	bl	8000104 <__udivsi3>
 8001f92:	0003      	movs	r3, r0
 8001f94:	613b      	str	r3, [r7, #16]
 8001f96:	e05d      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f98:	4b31      	ldr	r3, [pc, #196]	; (8002060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	2238      	movs	r2, #56	; 0x38
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	2b08      	cmp	r3, #8
 8001fa2:	d102      	bne.n	8001faa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001fa4:	4b30      	ldr	r3, [pc, #192]	; (8002068 <HAL_RCC_GetSysClockFreq+0x100>)
 8001fa6:	613b      	str	r3, [r7, #16]
 8001fa8:	e054      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001faa:	4b2d      	ldr	r3, [pc, #180]	; (8002060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	2238      	movs	r2, #56	; 0x38
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	2b10      	cmp	r3, #16
 8001fb4:	d138      	bne.n	8002028 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001fb6:	4b2a      	ldr	r3, [pc, #168]	; (8002060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	2203      	movs	r2, #3
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fc0:	4b27      	ldr	r3, [pc, #156]	; (8002060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	091b      	lsrs	r3, r3, #4
 8001fc6:	2207      	movs	r2, #7
 8001fc8:	4013      	ands	r3, r2
 8001fca:	3301      	adds	r3, #1
 8001fcc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2b03      	cmp	r3, #3
 8001fd2:	d10d      	bne.n	8001ff0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001fd4:	68b9      	ldr	r1, [r7, #8]
 8001fd6:	4824      	ldr	r0, [pc, #144]	; (8002068 <HAL_RCC_GetSysClockFreq+0x100>)
 8001fd8:	f7fe f894 	bl	8000104 <__udivsi3>
 8001fdc:	0003      	movs	r3, r0
 8001fde:	0019      	movs	r1, r3
 8001fe0:	4b1f      	ldr	r3, [pc, #124]	; (8002060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	0a1b      	lsrs	r3, r3, #8
 8001fe6:	227f      	movs	r2, #127	; 0x7f
 8001fe8:	4013      	ands	r3, r2
 8001fea:	434b      	muls	r3, r1
 8001fec:	617b      	str	r3, [r7, #20]
        break;
 8001fee:	e00d      	b.n	800200c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001ff0:	68b9      	ldr	r1, [r7, #8]
 8001ff2:	481c      	ldr	r0, [pc, #112]	; (8002064 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ff4:	f7fe f886 	bl	8000104 <__udivsi3>
 8001ff8:	0003      	movs	r3, r0
 8001ffa:	0019      	movs	r1, r3
 8001ffc:	4b18      	ldr	r3, [pc, #96]	; (8002060 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	0a1b      	lsrs	r3, r3, #8
 8002002:	227f      	movs	r2, #127	; 0x7f
 8002004:	4013      	ands	r3, r2
 8002006:	434b      	muls	r3, r1
 8002008:	617b      	str	r3, [r7, #20]
        break;
 800200a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800200c:	4b14      	ldr	r3, [pc, #80]	; (8002060 <HAL_RCC_GetSysClockFreq+0xf8>)
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	0f5b      	lsrs	r3, r3, #29
 8002012:	2207      	movs	r2, #7
 8002014:	4013      	ands	r3, r2
 8002016:	3301      	adds	r3, #1
 8002018:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800201a:	6879      	ldr	r1, [r7, #4]
 800201c:	6978      	ldr	r0, [r7, #20]
 800201e:	f7fe f871 	bl	8000104 <__udivsi3>
 8002022:	0003      	movs	r3, r0
 8002024:	613b      	str	r3, [r7, #16]
 8002026:	e015      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002028:	4b0d      	ldr	r3, [pc, #52]	; (8002060 <HAL_RCC_GetSysClockFreq+0xf8>)
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	2238      	movs	r2, #56	; 0x38
 800202e:	4013      	ands	r3, r2
 8002030:	2b20      	cmp	r3, #32
 8002032:	d103      	bne.n	800203c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002034:	2380      	movs	r3, #128	; 0x80
 8002036:	021b      	lsls	r3, r3, #8
 8002038:	613b      	str	r3, [r7, #16]
 800203a:	e00b      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800203c:	4b08      	ldr	r3, [pc, #32]	; (8002060 <HAL_RCC_GetSysClockFreq+0xf8>)
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	2238      	movs	r2, #56	; 0x38
 8002042:	4013      	ands	r3, r2
 8002044:	2b18      	cmp	r3, #24
 8002046:	d103      	bne.n	8002050 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002048:	23fa      	movs	r3, #250	; 0xfa
 800204a:	01db      	lsls	r3, r3, #7
 800204c:	613b      	str	r3, [r7, #16]
 800204e:	e001      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002050:	2300      	movs	r3, #0
 8002052:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002054:	693b      	ldr	r3, [r7, #16]
}
 8002056:	0018      	movs	r0, r3
 8002058:	46bd      	mov	sp, r7
 800205a:	b006      	add	sp, #24
 800205c:	bd80      	pop	{r7, pc}
 800205e:	46c0      	nop			; (mov r8, r8)
 8002060:	40021000 	.word	0x40021000
 8002064:	00f42400 	.word	0x00f42400
 8002068:	007a1200 	.word	0x007a1200

0800206c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002074:	2313      	movs	r3, #19
 8002076:	18fb      	adds	r3, r7, r3
 8002078:	2200      	movs	r2, #0
 800207a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800207c:	2312      	movs	r3, #18
 800207e:	18fb      	adds	r3, r7, r3
 8002080:	2200      	movs	r2, #0
 8002082:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	2380      	movs	r3, #128	; 0x80
 800208a:	029b      	lsls	r3, r3, #10
 800208c:	4013      	ands	r3, r2
 800208e:	d100      	bne.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002090:	e0a3      	b.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002092:	2011      	movs	r0, #17
 8002094:	183b      	adds	r3, r7, r0
 8002096:	2200      	movs	r2, #0
 8002098:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800209a:	4ba5      	ldr	r3, [pc, #660]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800209c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800209e:	2380      	movs	r3, #128	; 0x80
 80020a0:	055b      	lsls	r3, r3, #21
 80020a2:	4013      	ands	r3, r2
 80020a4:	d110      	bne.n	80020c8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020a6:	4ba2      	ldr	r3, [pc, #648]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80020aa:	4ba1      	ldr	r3, [pc, #644]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020ac:	2180      	movs	r1, #128	; 0x80
 80020ae:	0549      	lsls	r1, r1, #21
 80020b0:	430a      	orrs	r2, r1
 80020b2:	63da      	str	r2, [r3, #60]	; 0x3c
 80020b4:	4b9e      	ldr	r3, [pc, #632]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80020b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80020b8:	2380      	movs	r3, #128	; 0x80
 80020ba:	055b      	lsls	r3, r3, #21
 80020bc:	4013      	ands	r3, r2
 80020be:	60bb      	str	r3, [r7, #8]
 80020c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020c2:	183b      	adds	r3, r7, r0
 80020c4:	2201      	movs	r2, #1
 80020c6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020c8:	4b9a      	ldr	r3, [pc, #616]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4b99      	ldr	r3, [pc, #612]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80020ce:	2180      	movs	r1, #128	; 0x80
 80020d0:	0049      	lsls	r1, r1, #1
 80020d2:	430a      	orrs	r2, r1
 80020d4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80020d6:	f7fe fc0b 	bl	80008f0 <HAL_GetTick>
 80020da:	0003      	movs	r3, r0
 80020dc:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80020de:	e00b      	b.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020e0:	f7fe fc06 	bl	80008f0 <HAL_GetTick>
 80020e4:	0002      	movs	r2, r0
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d904      	bls.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80020ee:	2313      	movs	r3, #19
 80020f0:	18fb      	adds	r3, r7, r3
 80020f2:	2203      	movs	r2, #3
 80020f4:	701a      	strb	r2, [r3, #0]
        break;
 80020f6:	e005      	b.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80020f8:	4b8e      	ldr	r3, [pc, #568]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	2380      	movs	r3, #128	; 0x80
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	4013      	ands	r3, r2
 8002102:	d0ed      	beq.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002104:	2313      	movs	r3, #19
 8002106:	18fb      	adds	r3, r7, r3
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d154      	bne.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800210e:	4b88      	ldr	r3, [pc, #544]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002110:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002112:	23c0      	movs	r3, #192	; 0xc0
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4013      	ands	r3, r2
 8002118:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d019      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002124:	697a      	ldr	r2, [r7, #20]
 8002126:	429a      	cmp	r2, r3
 8002128:	d014      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800212a:	4b81      	ldr	r3, [pc, #516]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800212c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800212e:	4a82      	ldr	r2, [pc, #520]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8002130:	4013      	ands	r3, r2
 8002132:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002134:	4b7e      	ldr	r3, [pc, #504]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002136:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002138:	4b7d      	ldr	r3, [pc, #500]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800213a:	2180      	movs	r1, #128	; 0x80
 800213c:	0249      	lsls	r1, r1, #9
 800213e:	430a      	orrs	r2, r1
 8002140:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002142:	4b7b      	ldr	r3, [pc, #492]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002144:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002146:	4b7a      	ldr	r3, [pc, #488]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002148:	497c      	ldr	r1, [pc, #496]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800214a:	400a      	ands	r2, r1
 800214c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800214e:	4b78      	ldr	r3, [pc, #480]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002150:	697a      	ldr	r2, [r7, #20]
 8002152:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	2201      	movs	r2, #1
 8002158:	4013      	ands	r3, r2
 800215a:	d016      	beq.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800215c:	f7fe fbc8 	bl	80008f0 <HAL_GetTick>
 8002160:	0003      	movs	r3, r0
 8002162:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002164:	e00c      	b.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002166:	f7fe fbc3 	bl	80008f0 <HAL_GetTick>
 800216a:	0002      	movs	r2, r0
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	4a73      	ldr	r2, [pc, #460]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d904      	bls.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002176:	2313      	movs	r3, #19
 8002178:	18fb      	adds	r3, r7, r3
 800217a:	2203      	movs	r2, #3
 800217c:	701a      	strb	r2, [r3, #0]
            break;
 800217e:	e004      	b.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002180:	4b6b      	ldr	r3, [pc, #428]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002182:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002184:	2202      	movs	r2, #2
 8002186:	4013      	ands	r3, r2
 8002188:	d0ed      	beq.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800218a:	2313      	movs	r3, #19
 800218c:	18fb      	adds	r3, r7, r3
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d10a      	bne.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002194:	4b66      	ldr	r3, [pc, #408]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002196:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002198:	4a67      	ldr	r2, [pc, #412]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800219a:	4013      	ands	r3, r2
 800219c:	0019      	movs	r1, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021a2:	4b63      	ldr	r3, [pc, #396]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021a4:	430a      	orrs	r2, r1
 80021a6:	65da      	str	r2, [r3, #92]	; 0x5c
 80021a8:	e00c      	b.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80021aa:	2312      	movs	r3, #18
 80021ac:	18fb      	adds	r3, r7, r3
 80021ae:	2213      	movs	r2, #19
 80021b0:	18ba      	adds	r2, r7, r2
 80021b2:	7812      	ldrb	r2, [r2, #0]
 80021b4:	701a      	strb	r2, [r3, #0]
 80021b6:	e005      	b.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021b8:	2312      	movs	r3, #18
 80021ba:	18fb      	adds	r3, r7, r3
 80021bc:	2213      	movs	r2, #19
 80021be:	18ba      	adds	r2, r7, r2
 80021c0:	7812      	ldrb	r2, [r2, #0]
 80021c2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021c4:	2311      	movs	r3, #17
 80021c6:	18fb      	adds	r3, r7, r3
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d105      	bne.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ce:	4b58      	ldr	r3, [pc, #352]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021d2:	4b57      	ldr	r3, [pc, #348]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021d4:	495b      	ldr	r1, [pc, #364]	; (8002344 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80021d6:	400a      	ands	r2, r1
 80021d8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2201      	movs	r2, #1
 80021e0:	4013      	ands	r3, r2
 80021e2:	d009      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021e4:	4b52      	ldr	r3, [pc, #328]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021e8:	2203      	movs	r2, #3
 80021ea:	4393      	bics	r3, r2
 80021ec:	0019      	movs	r1, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	4b4f      	ldr	r3, [pc, #316]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80021f4:	430a      	orrs	r2, r1
 80021f6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2210      	movs	r2, #16
 80021fe:	4013      	ands	r3, r2
 8002200:	d009      	beq.n	8002216 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002202:	4b4b      	ldr	r3, [pc, #300]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002206:	4a50      	ldr	r2, [pc, #320]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8002208:	4013      	ands	r3, r2
 800220a:	0019      	movs	r1, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	4b47      	ldr	r3, [pc, #284]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002212:	430a      	orrs	r2, r1
 8002214:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	2380      	movs	r3, #128	; 0x80
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	4013      	ands	r3, r2
 8002220:	d009      	beq.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002222:	4b43      	ldr	r3, [pc, #268]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002226:	4a49      	ldr	r2, [pc, #292]	; (800234c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002228:	4013      	ands	r3, r2
 800222a:	0019      	movs	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	695a      	ldr	r2, [r3, #20]
 8002230:	4b3f      	ldr	r3, [pc, #252]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002232:	430a      	orrs	r2, r1
 8002234:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	2380      	movs	r3, #128	; 0x80
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	4013      	ands	r3, r2
 8002240:	d009      	beq.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002242:	4b3b      	ldr	r3, [pc, #236]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002246:	4a42      	ldr	r2, [pc, #264]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8002248:	4013      	ands	r3, r2
 800224a:	0019      	movs	r1, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	699a      	ldr	r2, [r3, #24]
 8002250:	4b37      	ldr	r3, [pc, #220]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002252:	430a      	orrs	r2, r1
 8002254:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2220      	movs	r2, #32
 800225c:	4013      	ands	r3, r2
 800225e:	d009      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002260:	4b33      	ldr	r3, [pc, #204]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002264:	4a3b      	ldr	r2, [pc, #236]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002266:	4013      	ands	r3, r2
 8002268:	0019      	movs	r1, r3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	68da      	ldr	r2, [r3, #12]
 800226e:	4b30      	ldr	r3, [pc, #192]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002270:	430a      	orrs	r2, r1
 8002272:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	2380      	movs	r3, #128	; 0x80
 800227a:	01db      	lsls	r3, r3, #7
 800227c:	4013      	ands	r3, r2
 800227e:	d015      	beq.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002280:	4b2b      	ldr	r3, [pc, #172]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002282:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	0899      	lsrs	r1, r3, #2
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	69da      	ldr	r2, [r3, #28]
 800228c:	4b28      	ldr	r3, [pc, #160]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800228e:	430a      	orrs	r2, r1
 8002290:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	69da      	ldr	r2, [r3, #28]
 8002296:	2380      	movs	r3, #128	; 0x80
 8002298:	05db      	lsls	r3, r3, #23
 800229a:	429a      	cmp	r2, r3
 800229c:	d106      	bne.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800229e:	4b24      	ldr	r3, [pc, #144]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80022a0:	68da      	ldr	r2, [r3, #12]
 80022a2:	4b23      	ldr	r3, [pc, #140]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80022a4:	2180      	movs	r1, #128	; 0x80
 80022a6:	0249      	lsls	r1, r1, #9
 80022a8:	430a      	orrs	r2, r1
 80022aa:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	2380      	movs	r3, #128	; 0x80
 80022b2:	039b      	lsls	r3, r3, #14
 80022b4:	4013      	ands	r3, r2
 80022b6:	d016      	beq.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80022b8:	4b1d      	ldr	r3, [pc, #116]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80022ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022bc:	4a26      	ldr	r2, [pc, #152]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80022be:	4013      	ands	r3, r2
 80022c0:	0019      	movs	r1, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a1a      	ldr	r2, [r3, #32]
 80022c6:	4b1a      	ldr	r3, [pc, #104]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80022c8:	430a      	orrs	r2, r1
 80022ca:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a1a      	ldr	r2, [r3, #32]
 80022d0:	2380      	movs	r3, #128	; 0x80
 80022d2:	03db      	lsls	r3, r3, #15
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d106      	bne.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80022d8:	4b15      	ldr	r3, [pc, #84]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80022da:	68da      	ldr	r2, [r3, #12]
 80022dc:	4b14      	ldr	r3, [pc, #80]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80022de:	2180      	movs	r1, #128	; 0x80
 80022e0:	0449      	lsls	r1, r1, #17
 80022e2:	430a      	orrs	r2, r1
 80022e4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	2380      	movs	r3, #128	; 0x80
 80022ec:	011b      	lsls	r3, r3, #4
 80022ee:	4013      	ands	r3, r2
 80022f0:	d016      	beq.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80022f2:	4b0f      	ldr	r3, [pc, #60]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80022f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022f6:	4a19      	ldr	r2, [pc, #100]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022f8:	4013      	ands	r3, r2
 80022fa:	0019      	movs	r1, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	691a      	ldr	r2, [r3, #16]
 8002300:	4b0b      	ldr	r3, [pc, #44]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002302:	430a      	orrs	r2, r1
 8002304:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	691a      	ldr	r2, [r3, #16]
 800230a:	2380      	movs	r3, #128	; 0x80
 800230c:	01db      	lsls	r3, r3, #7
 800230e:	429a      	cmp	r2, r3
 8002310:	d106      	bne.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002312:	4b07      	ldr	r3, [pc, #28]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002314:	68da      	ldr	r2, [r3, #12]
 8002316:	4b06      	ldr	r3, [pc, #24]	; (8002330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002318:	2180      	movs	r1, #128	; 0x80
 800231a:	0249      	lsls	r1, r1, #9
 800231c:	430a      	orrs	r2, r1
 800231e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002320:	2312      	movs	r3, #18
 8002322:	18fb      	adds	r3, r7, r3
 8002324:	781b      	ldrb	r3, [r3, #0]
}
 8002326:	0018      	movs	r0, r3
 8002328:	46bd      	mov	sp, r7
 800232a:	b006      	add	sp, #24
 800232c:	bd80      	pop	{r7, pc}
 800232e:	46c0      	nop			; (mov r8, r8)
 8002330:	40021000 	.word	0x40021000
 8002334:	40007000 	.word	0x40007000
 8002338:	fffffcff 	.word	0xfffffcff
 800233c:	fffeffff 	.word	0xfffeffff
 8002340:	00001388 	.word	0x00001388
 8002344:	efffffff 	.word	0xefffffff
 8002348:	fffff3ff 	.word	0xfffff3ff
 800234c:	fff3ffff 	.word	0xfff3ffff
 8002350:	ffcfffff 	.word	0xffcfffff
 8002354:	ffffcfff 	.word	0xffffcfff
 8002358:	ffbfffff 	.word	0xffbfffff
 800235c:	ffff3fff 	.word	0xffff3fff

08002360 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002360:	b5b0      	push	{r4, r5, r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002368:	230f      	movs	r3, #15
 800236a:	18fb      	adds	r3, r7, r3
 800236c:	2201      	movs	r2, #1
 800236e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d100      	bne.n	8002378 <HAL_RTC_Init+0x18>
 8002376:	e08c      	b.n	8002492 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2229      	movs	r2, #41	; 0x29
 800237c:	5c9b      	ldrb	r3, [r3, r2]
 800237e:	b2db      	uxtb	r3, r3
 8002380:	2b00      	cmp	r3, #0
 8002382:	d10b      	bne.n	800239c <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2228      	movs	r2, #40	; 0x28
 8002388:	2100      	movs	r1, #0
 800238a:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2288      	movs	r2, #136	; 0x88
 8002390:	0212      	lsls	r2, r2, #8
 8002392:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	0018      	movs	r0, r3
 8002398:	f7fe f9aa 	bl	80006f0 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2229      	movs	r2, #41	; 0x29
 80023a0:	2102      	movs	r1, #2
 80023a2:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	68db      	ldr	r3, [r3, #12]
 80023aa:	2210      	movs	r2, #16
 80023ac:	4013      	ands	r3, r2
 80023ae:	2b10      	cmp	r3, #16
 80023b0:	d062      	beq.n	8002478 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	22ca      	movs	r2, #202	; 0xca
 80023b8:	625a      	str	r2, [r3, #36]	; 0x24
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2253      	movs	r2, #83	; 0x53
 80023c0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80023c2:	250f      	movs	r5, #15
 80023c4:	197c      	adds	r4, r7, r5
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	0018      	movs	r0, r3
 80023ca:	f000 f891 	bl	80024f0 <RTC_EnterInitMode>
 80023ce:	0003      	movs	r3, r0
 80023d0:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80023d2:	0028      	movs	r0, r5
 80023d4:	183b      	adds	r3, r7, r0
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d12c      	bne.n	8002436 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	699a      	ldr	r2, [r3, #24]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	492e      	ldr	r1, [pc, #184]	; (80024a0 <HAL_RTC_Init+0x140>)
 80023e8:	400a      	ands	r2, r1
 80023ea:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	6999      	ldr	r1, [r3, #24]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	689a      	ldr	r2, [r3, #8]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	431a      	orrs	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	69db      	ldr	r3, [r3, #28]
 8002400:	431a      	orrs	r2, r3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	430a      	orrs	r2, r1
 8002408:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	6912      	ldr	r2, [r2, #16]
 8002412:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6919      	ldr	r1, [r3, #16]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	041a      	lsls	r2, r3, #16
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	430a      	orrs	r2, r1
 8002426:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8002428:	183c      	adds	r4, r7, r0
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	0018      	movs	r0, r3
 800242e:	f000 f8a1 	bl	8002574 <RTC_ExitInitMode>
 8002432:	0003      	movs	r3, r0
 8002434:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8002436:	230f      	movs	r3, #15
 8002438:	18fb      	adds	r3, r7, r3
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d116      	bne.n	800246e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	699a      	ldr	r2, [r3, #24]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	00d2      	lsls	r2, r2, #3
 800244c:	08d2      	lsrs	r2, r2, #3
 800244e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	6999      	ldr	r1, [r3, #24]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a1b      	ldr	r3, [r3, #32]
 800245e:	431a      	orrs	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	699b      	ldr	r3, [r3, #24]
 8002464:	431a      	orrs	r2, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	430a      	orrs	r2, r1
 800246c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	22ff      	movs	r2, #255	; 0xff
 8002474:	625a      	str	r2, [r3, #36]	; 0x24
 8002476:	e003      	b.n	8002480 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8002478:	230f      	movs	r3, #15
 800247a:	18fb      	adds	r3, r7, r3
 800247c:	2200      	movs	r2, #0
 800247e:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8002480:	230f      	movs	r3, #15
 8002482:	18fb      	adds	r3, r7, r3
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d103      	bne.n	8002492 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2229      	movs	r2, #41	; 0x29
 800248e:	2101      	movs	r1, #1
 8002490:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8002492:	230f      	movs	r3, #15
 8002494:	18fb      	adds	r3, r7, r3
 8002496:	781b      	ldrb	r3, [r3, #0]
}
 8002498:	0018      	movs	r0, r3
 800249a:	46bd      	mov	sp, r7
 800249c:	b004      	add	sp, #16
 800249e:	bdb0      	pop	{r4, r5, r7, pc}
 80024a0:	fb8fffbf 	.word	0xfb8fffbf

080024a4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a0e      	ldr	r2, [pc, #56]	; (80024ec <HAL_RTC_WaitForSynchro+0x48>)
 80024b2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80024b4:	f7fe fa1c 	bl	80008f0 <HAL_GetTick>
 80024b8:	0003      	movs	r3, r0
 80024ba:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80024bc:	e00a      	b.n	80024d4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80024be:	f7fe fa17 	bl	80008f0 <HAL_GetTick>
 80024c2:	0002      	movs	r2, r0
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	1ad2      	subs	r2, r2, r3
 80024c8:	23fa      	movs	r3, #250	; 0xfa
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d901      	bls.n	80024d4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80024d0:	2303      	movs	r3, #3
 80024d2:	e006      	b.n	80024e2 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	2220      	movs	r2, #32
 80024dc:	4013      	ands	r3, r2
 80024de:	d0ee      	beq.n	80024be <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	0018      	movs	r0, r3
 80024e4:	46bd      	mov	sp, r7
 80024e6:	b004      	add	sp, #16
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	46c0      	nop			; (mov r8, r8)
 80024ec:	0001005f 	.word	0x0001005f

080024f0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80024f8:	230f      	movs	r3, #15
 80024fa:	18fb      	adds	r3, r7, r3
 80024fc:	2200      	movs	r2, #0
 80024fe:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	2240      	movs	r2, #64	; 0x40
 8002508:	4013      	ands	r3, r2
 800250a:	d12c      	bne.n	8002566 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68da      	ldr	r2, [r3, #12]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2180      	movs	r1, #128	; 0x80
 8002518:	430a      	orrs	r2, r1
 800251a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800251c:	f7fe f9e8 	bl	80008f0 <HAL_GetTick>
 8002520:	0003      	movs	r3, r0
 8002522:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002524:	e014      	b.n	8002550 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8002526:	f7fe f9e3 	bl	80008f0 <HAL_GetTick>
 800252a:	0002      	movs	r2, r0
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	1ad2      	subs	r2, r2, r3
 8002530:	200f      	movs	r0, #15
 8002532:	183b      	adds	r3, r7, r0
 8002534:	1839      	adds	r1, r7, r0
 8002536:	7809      	ldrb	r1, [r1, #0]
 8002538:	7019      	strb	r1, [r3, #0]
 800253a:	23fa      	movs	r3, #250	; 0xfa
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	429a      	cmp	r2, r3
 8002540:	d906      	bls.n	8002550 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8002542:	183b      	adds	r3, r7, r0
 8002544:	2203      	movs	r2, #3
 8002546:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2229      	movs	r2, #41	; 0x29
 800254c:	2103      	movs	r1, #3
 800254e:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	2240      	movs	r2, #64	; 0x40
 8002558:	4013      	ands	r3, r2
 800255a:	d104      	bne.n	8002566 <RTC_EnterInitMode+0x76>
 800255c:	230f      	movs	r3, #15
 800255e:	18fb      	adds	r3, r7, r3
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	2b03      	cmp	r3, #3
 8002564:	d1df      	bne.n	8002526 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002566:	230f      	movs	r3, #15
 8002568:	18fb      	adds	r3, r7, r3
 800256a:	781b      	ldrb	r3, [r3, #0]
}
 800256c:	0018      	movs	r0, r3
 800256e:	46bd      	mov	sp, r7
 8002570:	b004      	add	sp, #16
 8002572:	bd80      	pop	{r7, pc}

08002574 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002574:	b590      	push	{r4, r7, lr}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800257c:	240f      	movs	r4, #15
 800257e:	193b      	adds	r3, r7, r4
 8002580:	2200      	movs	r2, #0
 8002582:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8002584:	4b1c      	ldr	r3, [pc, #112]	; (80025f8 <RTC_ExitInitMode+0x84>)
 8002586:	68da      	ldr	r2, [r3, #12]
 8002588:	4b1b      	ldr	r3, [pc, #108]	; (80025f8 <RTC_ExitInitMode+0x84>)
 800258a:	2180      	movs	r1, #128	; 0x80
 800258c:	438a      	bics	r2, r1
 800258e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8002590:	4b19      	ldr	r3, [pc, #100]	; (80025f8 <RTC_ExitInitMode+0x84>)
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	2220      	movs	r2, #32
 8002596:	4013      	ands	r3, r2
 8002598:	d10d      	bne.n	80025b6 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	0018      	movs	r0, r3
 800259e:	f7ff ff81 	bl	80024a4 <HAL_RTC_WaitForSynchro>
 80025a2:	1e03      	subs	r3, r0, #0
 80025a4:	d021      	beq.n	80025ea <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2229      	movs	r2, #41	; 0x29
 80025aa:	2103      	movs	r1, #3
 80025ac:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80025ae:	193b      	adds	r3, r7, r4
 80025b0:	2203      	movs	r2, #3
 80025b2:	701a      	strb	r2, [r3, #0]
 80025b4:	e019      	b.n	80025ea <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80025b6:	4b10      	ldr	r3, [pc, #64]	; (80025f8 <RTC_ExitInitMode+0x84>)
 80025b8:	699a      	ldr	r2, [r3, #24]
 80025ba:	4b0f      	ldr	r3, [pc, #60]	; (80025f8 <RTC_ExitInitMode+0x84>)
 80025bc:	2120      	movs	r1, #32
 80025be:	438a      	bics	r2, r1
 80025c0:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	0018      	movs	r0, r3
 80025c6:	f7ff ff6d 	bl	80024a4 <HAL_RTC_WaitForSynchro>
 80025ca:	1e03      	subs	r3, r0, #0
 80025cc:	d007      	beq.n	80025de <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2229      	movs	r2, #41	; 0x29
 80025d2:	2103      	movs	r1, #3
 80025d4:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80025d6:	230f      	movs	r3, #15
 80025d8:	18fb      	adds	r3, r7, r3
 80025da:	2203      	movs	r2, #3
 80025dc:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80025de:	4b06      	ldr	r3, [pc, #24]	; (80025f8 <RTC_ExitInitMode+0x84>)
 80025e0:	699a      	ldr	r2, [r3, #24]
 80025e2:	4b05      	ldr	r3, [pc, #20]	; (80025f8 <RTC_ExitInitMode+0x84>)
 80025e4:	2120      	movs	r1, #32
 80025e6:	430a      	orrs	r2, r1
 80025e8:	619a      	str	r2, [r3, #24]
  }

  return status;
 80025ea:	230f      	movs	r3, #15
 80025ec:	18fb      	adds	r3, r7, r3
 80025ee:	781b      	ldrb	r3, [r3, #0]
}
 80025f0:	0018      	movs	r0, r3
 80025f2:	46bd      	mov	sp, r7
 80025f4:	b005      	add	sp, #20
 80025f6:	bd90      	pop	{r4, r7, pc}
 80025f8:	40002800 	.word	0x40002800

080025fc <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2228      	movs	r2, #40	; 0x28
 800260a:	5c9b      	ldrb	r3, [r3, r2]
 800260c:	2b01      	cmp	r3, #1
 800260e:	d101      	bne.n	8002614 <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8002610:	2302      	movs	r3, #2
 8002612:	e035      	b.n	8002680 <HAL_RTCEx_SetCalibrationOutPut+0x84>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2228      	movs	r2, #40	; 0x28
 8002618:	2101      	movs	r1, #1
 800261a:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2229      	movs	r2, #41	; 0x29
 8002620:	2102      	movs	r1, #2
 8002622:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	22ca      	movs	r2, #202	; 0xca
 800262a:	625a      	str	r2, [r3, #36]	; 0x24
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2253      	movs	r2, #83	; 0x53
 8002632:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	699a      	ldr	r2, [r3, #24]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4912      	ldr	r1, [pc, #72]	; (8002688 <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 8002640:	400a      	ands	r2, r1
 8002642:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	6999      	ldr	r1, [r3, #24]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	683a      	ldr	r2, [r7, #0]
 8002650:	430a      	orrs	r2, r1
 8002652:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	699a      	ldr	r2, [r3, #24]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2180      	movs	r1, #128	; 0x80
 8002660:	0409      	lsls	r1, r1, #16
 8002662:	430a      	orrs	r2, r1
 8002664:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	22ff      	movs	r2, #255	; 0xff
 800266c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2229      	movs	r2, #41	; 0x29
 8002672:	2101      	movs	r1, #1
 8002674:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2228      	movs	r2, #40	; 0x28
 800267a:	2100      	movs	r1, #0
 800267c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800267e:	2300      	movs	r3, #0
}
 8002680:	0018      	movs	r0, r3
 8002682:	46bd      	mov	sp, r7
 8002684:	b002      	add	sp, #8
 8002686:	bd80      	pop	{r7, pc}
 8002688:	fff7ffff 	.word	0xfff7ffff

0800268c <__libc_init_array>:
 800268c:	b570      	push	{r4, r5, r6, lr}
 800268e:	2600      	movs	r6, #0
 8002690:	4d0c      	ldr	r5, [pc, #48]	; (80026c4 <__libc_init_array+0x38>)
 8002692:	4c0d      	ldr	r4, [pc, #52]	; (80026c8 <__libc_init_array+0x3c>)
 8002694:	1b64      	subs	r4, r4, r5
 8002696:	10a4      	asrs	r4, r4, #2
 8002698:	42a6      	cmp	r6, r4
 800269a:	d109      	bne.n	80026b0 <__libc_init_array+0x24>
 800269c:	2600      	movs	r6, #0
 800269e:	f000 f821 	bl	80026e4 <_init>
 80026a2:	4d0a      	ldr	r5, [pc, #40]	; (80026cc <__libc_init_array+0x40>)
 80026a4:	4c0a      	ldr	r4, [pc, #40]	; (80026d0 <__libc_init_array+0x44>)
 80026a6:	1b64      	subs	r4, r4, r5
 80026a8:	10a4      	asrs	r4, r4, #2
 80026aa:	42a6      	cmp	r6, r4
 80026ac:	d105      	bne.n	80026ba <__libc_init_array+0x2e>
 80026ae:	bd70      	pop	{r4, r5, r6, pc}
 80026b0:	00b3      	lsls	r3, r6, #2
 80026b2:	58eb      	ldr	r3, [r5, r3]
 80026b4:	4798      	blx	r3
 80026b6:	3601      	adds	r6, #1
 80026b8:	e7ee      	b.n	8002698 <__libc_init_array+0xc>
 80026ba:	00b3      	lsls	r3, r6, #2
 80026bc:	58eb      	ldr	r3, [r5, r3]
 80026be:	4798      	blx	r3
 80026c0:	3601      	adds	r6, #1
 80026c2:	e7f2      	b.n	80026aa <__libc_init_array+0x1e>
 80026c4:	0800273c 	.word	0x0800273c
 80026c8:	0800273c 	.word	0x0800273c
 80026cc:	0800273c 	.word	0x0800273c
 80026d0:	08002740 	.word	0x08002740

080026d4 <memset>:
 80026d4:	0003      	movs	r3, r0
 80026d6:	1882      	adds	r2, r0, r2
 80026d8:	4293      	cmp	r3, r2
 80026da:	d100      	bne.n	80026de <memset+0xa>
 80026dc:	4770      	bx	lr
 80026de:	7019      	strb	r1, [r3, #0]
 80026e0:	3301      	adds	r3, #1
 80026e2:	e7f9      	b.n	80026d8 <memset+0x4>

080026e4 <_init>:
 80026e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026e6:	46c0      	nop			; (mov r8, r8)
 80026e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ea:	bc08      	pop	{r3}
 80026ec:	469e      	mov	lr, r3
 80026ee:	4770      	bx	lr

080026f0 <_fini>:
 80026f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026f2:	46c0      	nop			; (mov r8, r8)
 80026f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026f6:	bc08      	pop	{r3}
 80026f8:	469e      	mov	lr, r3
 80026fa:	4770      	bx	lr
