{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572668661755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572668661761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 01:24:21 2019 " "Processing started: Sat Nov 02 01:24:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572668661761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668661761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Instrucao_I -c Instrucao_I " "Command: quartus_map --read_settings_files=on --write_settings_files=off Instrucao_I -c Instrucao_I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668661761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572668662462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572668662462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/ula_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/ula_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_MIPS-comportamento " "Found design unit 1: ULA_MIPS-comportamento" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674844 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_MIPS " "Found entity 1: ULA_MIPS" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "../Componentes/somadorGenerico.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674849 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "../Componentes/somadorGenerico.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/rom_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/rom_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_MIPS-assincrona " "Found design unit 1: ROM_MIPS-assincrona" {  } { { "../Componentes/ROM_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ROM_MIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674851 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_MIPS " "Found entity 1: ROM_MIPS" {  } { { "../Componentes/ROM_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ROM_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "../Componentes/registrador.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/registrador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674859 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "../Componentes/registrador.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/pc_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/pc_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_MIPS-assincrona " "Found design unit 1: PC_MIPS-assincrona" {  } { { "../Componentes/PC_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/PC_MIPS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674864 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_MIPS " "Found entity 1: PC_MIPS" {  } { { "../Componentes/PC_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/PC_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/bancoregistradores_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/bancoregistradores_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores_MIPS-comportamento " "Found design unit 1: bancoRegistradores_MIPS-comportamento" {  } { { "../Componentes/bancoRegistradores_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674869 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores_MIPS " "Found entity 1: bancoRegistradores_MIPS" {  } { { "../Componentes/bancoRegistradores_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1-Arch " "Found design unit 1: MUX2_1-Arch" {  } { { "../Componentes/MUX.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/MUX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674874 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "../Componentes/MUX.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/top_level_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/top_level_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_LEVEL_I-assincrona " "Found design unit 1: TOP_LEVEL_I-assincrona" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674880 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL_I " "Found entity 1: TOP_LEVEL_I" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/extensor_de_sinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/extensor_de_sinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_de_sinal-comportamento " "Found design unit 1: extensor_de_sinal-comportamento" {  } { { "../Componentes/extensor_de_sinal.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/extensor_de_sinal.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674883 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_sinal " "Found entity 1: extensor_de_sinal" {  } { { "../Componentes/extensor_de_sinal.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/extensor_de_sinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/ram_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/ram_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_MIPS-rtl " "Found design unit 1: RAM_MIPS-rtl" {  } { { "../Componentes/RAM_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/RAM_MIPS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674889 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_MIPS " "Found entity 1: RAM_MIPS" {  } { { "../Componentes/RAM_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/RAM_MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guilherme-blade/documents/insper/design de computadores/mips/componentes/left_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guilherme-blade/documents/insper/design de computadores/mips/componentes/left_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shifter-comportamento " "Found design unit 1: left_shifter-comportamento" {  } { { "../Componentes/left_shifter.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/left_shifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674898 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_shifter " "Found entity 1: left_shifter" {  } { { "../Componentes/left_shifter.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/left_shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572668674898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668674898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_LEVEL_I " "Elaborating entity \"TOP_LEVEL_I\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572668674998 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outMUX_ULARAM TOP_LEVEL_I.vhd(53) " "Verilog HDL or VHDL warning at TOP_LEVEL_I.vhd(53): object \"outMUX_ULARAM\" assigned a value but never read" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572668675007 "|TOP_LEVEL_I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MIPS PC_MIPS:PC " "Elaborating entity \"PC_MIPS\" for hierarchy \"PC_MIPS:PC\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "PC" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico PC_MIPS:PC\|somadorGenerico:Somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"PC_MIPS:PC\|somadorGenerico:Somador\"" {  } { { "../Componentes/PC_MIPS.vhd" "Somador" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/PC_MIPS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador PC_MIPS:PC\|registrador:PC " "Elaborating entity \"registrador\" for hierarchy \"PC_MIPS:PC\|registrador:PC\"" {  } { { "../Componentes/PC_MIPS.vhd" "PC" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/PC_MIPS.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675066 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset registrador.vhd(36) " "VHDL Process Statement warning at registrador.vhd(36): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Componentes/registrador.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/registrador.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572668675073 "|TOP_LEVEL_I|PC_MIPS:PC|registrador:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_MIPS ROM_MIPS:ROM " "Elaborating entity \"ROM_MIPS\" for hierarchy \"ROM_MIPS:ROM\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "ROM" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675087 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROM_MIPS.vhd(18) " "VHDL Signal Declaration warning at ROM_MIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Componentes/ROM_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ROM_MIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572668675089 "|TOP_LEVEL_I|ROM_MIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 MUX2_1:MUX_END3 " "Elaborating entity \"MUX2_1\" for hierarchy \"MUX2_1:MUX_END3\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "MUX_END3" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores_MIPS bancoRegistradores_MIPS:BANCO " "Elaborating entity \"bancoRegistradores_MIPS\" for hierarchy \"bancoRegistradores_MIPS:BANCO\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "BANCO" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_sinal extensor_de_sinal:Extensor " "Elaborating entity \"extensor_de_sinal\" for hierarchy \"extensor_de_sinal:Extensor\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "Extensor" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shifter left_shifter:LShift " "Elaborating entity \"left_shifter\" for hierarchy \"left_shifter:LShift\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "LShift" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 MUX2_1:MUX_PCIM " "Elaborating entity \"MUX2_1\" for hierarchy \"MUX2_1:MUX_PCIM\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "MUX_PCIM" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_MIPS ULA_MIPS:ULA " "Elaborating entity \"ULA_MIPS\" for hierarchy \"ULA_MIPS:ULA\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "ULA" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675128 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultado ULA_MIPS.vhd(51) " "VHDL Process Statement warning at ULA_MIPS.vhd(51): inferring latch(es) for signal or variable \"resultado\", which holds its previous value in one or more paths through the process" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572668675133 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ULA_MIPS.vhd(51) " "VHDL Process Statement warning at ULA_MIPS.vhd(51): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572668675133 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero\[0\] ULA_MIPS.vhd(51) " "Inferred latch for \"zero\[0\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675133 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[0\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675133 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[1\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675133 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[2\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675133 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[3\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675133 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[4\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[5\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[6\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[7\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[8\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[9\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[10\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[11\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[12\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[13\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[14\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[15\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[16\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[16\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[17\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[17\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[18\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[18\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[19\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[19\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[20\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[20\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[21\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[21\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[22\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[22\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[23\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[23\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[24\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[24\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[25\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[25\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675134 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[26\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[26\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675135 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[27\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[27\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675135 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[28\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[28\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675135 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[29\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[29\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675135 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[30\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[30\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675135 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[31\] ULA_MIPS.vhd(51) " "Inferred latch for \"resultado\[31\]\" at ULA_MIPS.vhd(51)" {  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668675135 "|TOP_LEVEL_I|ULA_MIPS:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_MIPS RAM_MIPS:RAM " "Elaborating entity \"RAM_MIPS\" for hierarchy \"RAM_MIPS:RAM\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "RAM" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668675137 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores_MIPS:BANCO\|registrador " "RAM logic \"bancoRegistradores_MIPS:BANCO\|registrador\" is uninferred due to asynchronous read logic" {  } { { "../Componentes/bancoRegistradores_MIPS.vhd" "registrador" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/bancoRegistradores_MIPS.vhd" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1572668675647 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM_MIPS:RAM\|ram_s " "RAM logic \"RAM_MIPS:RAM\|ram_s\" is uninferred due to asynchronous read logic" {  } { { "../Componentes/RAM_MIPS.vhd" "ram_s" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/RAM_MIPS.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1572668675647 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1572668675647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[0\] " "Latch ULA_MIPS:ULA\|resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[5\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[5\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676728 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[1\] " "Latch ULA_MIPS:ULA\|resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676728 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[2\] " "Latch ULA_MIPS:ULA\|resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676728 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[3\] " "Latch ULA_MIPS:ULA\|resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676728 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[4\] " "Latch ULA_MIPS:ULA\|resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[5\] " "Latch ULA_MIPS:ULA\|resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[6\] " "Latch ULA_MIPS:ULA\|resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[7\] " "Latch ULA_MIPS:ULA\|resultado\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[8\] " "Latch ULA_MIPS:ULA\|resultado\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[9\] " "Latch ULA_MIPS:ULA\|resultado\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[10\] " "Latch ULA_MIPS:ULA\|resultado\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[11\] " "Latch ULA_MIPS:ULA\|resultado\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[12\] " "Latch ULA_MIPS:ULA\|resultado\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676729 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[13\] " "Latch ULA_MIPS:ULA\|resultado\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[14\] " "Latch ULA_MIPS:ULA\|resultado\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[15\] " "Latch ULA_MIPS:ULA\|resultado\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[16\] " "Latch ULA_MIPS:ULA\|resultado\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[17\] " "Latch ULA_MIPS:ULA\|resultado\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[18\] " "Latch ULA_MIPS:ULA\|resultado\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[19\] " "Latch ULA_MIPS:ULA\|resultado\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[20\] " "Latch ULA_MIPS:ULA\|resultado\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676730 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[21\] " "Latch ULA_MIPS:ULA\|resultado\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676731 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[22\] " "Latch ULA_MIPS:ULA\|resultado\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676731 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[23\] " "Latch ULA_MIPS:ULA\|resultado\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676731 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[24\] " "Latch ULA_MIPS:ULA\|resultado\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676731 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[25\] " "Latch ULA_MIPS:ULA\|resultado\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676731 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[26\] " "Latch ULA_MIPS:ULA\|resultado\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676731 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[27\] " "Latch ULA_MIPS:ULA\|resultado\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676732 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[28\] " "Latch ULA_MIPS:ULA\|resultado\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676732 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[29\] " "Latch ULA_MIPS:ULA\|resultado\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676732 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[30\] " "Latch ULA_MIPS:ULA\|resultado\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[2\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[2\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676732 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA_MIPS:ULA\|resultado\[31\] " "Latch ULA_MIPS:ULA\|resultado\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaFunct\[0\] " "Ports D and ENA on the latch are fed by the same signal EntradaFunct\[0\]" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572668676732 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572668676732 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[0\] GND " "Pin \"SaidaROM\[0\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[1\] GND " "Pin \"SaidaROM\[1\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[2\] GND " "Pin \"SaidaROM\[2\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[3\] GND " "Pin \"SaidaROM\[3\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[4\] GND " "Pin \"SaidaROM\[4\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[5\] GND " "Pin \"SaidaROM\[5\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[6\] GND " "Pin \"SaidaROM\[6\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[7\] GND " "Pin \"SaidaROM\[7\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[8\] GND " "Pin \"SaidaROM\[8\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[9\] GND " "Pin \"SaidaROM\[9\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[10\] GND " "Pin \"SaidaROM\[10\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[11\] GND " "Pin \"SaidaROM\[11\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[12\] GND " "Pin \"SaidaROM\[12\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[13\] GND " "Pin \"SaidaROM\[13\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[14\] GND " "Pin \"SaidaROM\[14\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[15\] GND " "Pin \"SaidaROM\[15\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[18\] GND " "Pin \"SaidaROM\[18\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[19\] GND " "Pin \"SaidaROM\[19\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[20\] GND " "Pin \"SaidaROM\[20\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[23\] GND " "Pin \"SaidaROM\[23\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[24\] GND " "Pin \"SaidaROM\[24\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[25\] GND " "Pin \"SaidaROM\[25\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[28\] GND " "Pin \"SaidaROM\[28\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SaidaROM\[30\] GND " "Pin \"SaidaROM\[30\]\" is stuck at GND" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572668677258 "|TOP_LEVEL_I|SaidaROM[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572668677258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572668677438 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "920 " "920 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572668678803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572668679451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572668679451 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "muxULA_RAM " "No output dependent on input pin \"muxULA_RAM\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572668679836 "|TOP_LEVEL_I|muxULA_RAM"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beq " "No output dependent on input pin \"beq\"" {  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572668679836 "|TOP_LEVEL_I|beq"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572668679836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4164 " "Implemented 4164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572668679837 ""} { "Info" "ICUT_CUT_TM_OPINS" "192 " "Implemented 192 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572668679837 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3957 " "Implemented 3957 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572668679837 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572668679837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572668679959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 01:24:39 2019 " "Processing ended: Sat Nov 02 01:24:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572668679959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572668679959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572668679959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572668679959 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572668681456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572668681462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 01:24:41 2019 " "Processing started: Sat Nov 02 01:24:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572668681462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572668681462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Instrucao_I -c Instrucao_I " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Instrucao_I -c Instrucao_I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572668681462 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572668681645 ""}
{ "Info" "0" "" "Project  = Instrucao_I" {  } {  } 0 0 "Project  = Instrucao_I" 0 0 "Fitter" 0 0 1572668681646 ""}
{ "Info" "0" "" "Revision = Instrucao_I" {  } {  } 0 0 "Revision = Instrucao_I" 0 0 "Fitter" 0 0 1572668681646 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572668681773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572668681773 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Instrucao_I EP4CE15F23C6 " "Automatically selected device EP4CE15F23C6 for design Instrucao_I" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1572668682146 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1572668682146 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572668682212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572668682212 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572668682376 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572668682396 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C6 " "Device EP4CE40F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572668682808 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C6 " "Device EP4CE30F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572668682808 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C6 " "Device EP4CE55F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572668682808 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C6 " "Device EP4CE75F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572668682808 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572668682808 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/I/" { { 0 { 0 ""} 0 4589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572668682821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/I/" { { 0 { 0 ""} 0 4591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572668682821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/I/" { { 0 { 0 ""} 0 4593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572668682821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/I/" { { 0 { 0 ""} 0 4595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572668682821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/I/" { { 0 { 0 ""} 0 4597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572668682821 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572668682821 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572668682828 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "207 207 " "No exact pin location assignment(s) for 207 pins of 207 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572668683461 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1572668684147 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Instrucao_I.sdc " "Synopsys Design Constraints File file not found: 'Instrucao_I.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572668684149 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572668684149 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572668684196 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572668684196 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572668684197 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572668684603 ""}  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/I/" { { 0 { 0 ""} 0 4573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572668684603 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULA_MIPS:ULA\|Mux34~1  " "Automatically promoted node ULA_MIPS:ULA\|Mux34~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572668684603 ""}  } { { "../Componentes/ULA_MIPS.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/ULA_MIPS.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/I/" { { 0 { 0 ""} 0 4114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572668684603 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_pc~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset_pc~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572668684603 ""}  } { { "../Componentes/TOP_LEVEL_I.vhd" "" { Text "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/Componentes/TOP_LEVEL_I.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/I/" { { 0 { 0 ""} 0 4574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572668684603 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572668685201 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572668685207 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572668685209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572668685218 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572668685230 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572668685246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572668685246 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572668685252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572668685257 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572668685264 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572668685264 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "205 unused 2.5V 13 192 0 " "Number of I/O pins in group: 205 (unused VREF, 2.5V VCCIO, 13 input, 192 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1572668685271 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1572668685271 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1572668685271 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572668685273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572668685273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572668685273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572668685273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572668685273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572668685273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572668685273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572668685273 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1572668685273 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1572668685273 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572668685598 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572668685609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572668686604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572668687504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572668687567 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572668714930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572668714930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572668715989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/I/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572668720136 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572668720136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572668736332 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572668736332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572668736337 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.35 " "Total time spent on timing analysis during the Fitter is 3.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572668736718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572668736788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572668737422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572668737425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572668737962 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572668739844 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/I/output_files/Instrucao_I.fit.smsg " "Generated suppressed messages file C:/Users/Guilherme-Blade/Documents/Insper/Design de Computadores/MIPS/I/output_files/Instrucao_I.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572668740777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5622 " "Peak virtual memory: 5622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572668741806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 01:25:41 2019 " "Processing ended: Sat Nov 02 01:25:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572668741806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572668741806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572668741806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572668741806 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572668743078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572668743086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 01:25:42 2019 " "Processing started: Sat Nov 02 01:25:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572668743086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572668743086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Instrucao_I -c Instrucao_I " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Instrucao_I -c Instrucao_I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572668743086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572668743590 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1572668744425 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572668744459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572668744697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 01:25:44 2019 " "Processing ended: Sat Nov 02 01:25:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572668744697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572668744697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572668744697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572668744697 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572668745429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572668746239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572668746246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 01:25:45 2019 " "Processing started: Sat Nov 02 01:25:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572668746246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572668746246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Instrucao_I -c Instrucao_I " "Command: quartus_sta Instrucao_I -c Instrucao_I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572668746246 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572668746441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572668746927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572668746927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572668747013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572668747013 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1572668747307 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Instrucao_I.sdc " "Synopsys Design Constraints File file not found: 'Instrucao_I.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572668747417 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572668747417 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572668747427 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EntradaFunct\[0\] EntradaFunct\[0\] " "create_clock -period 1.000 -name EntradaFunct\[0\] EntradaFunct\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572668747427 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572668747427 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572668747457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572668747457 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572668747458 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572668747475 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572668747846 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572668747846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.569 " "Worst-case setup slack is -7.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668747862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668747862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.569            -205.522 EntradaFunct\[0\]  " "   -7.569            -205.522 EntradaFunct\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668747862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.265          -11702.138 Clk  " "   -6.265          -11702.138 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668747862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572668747862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.585 " "Worst-case hold slack is 0.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668747913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668747913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 Clk  " "    0.585               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668747913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 EntradaFunct\[0\]  " "    0.930               0.000 EntradaFunct\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668747913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572668747913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572668747927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572668747935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668747953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668747953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2185.000 Clk  " "   -3.000           -2185.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668747953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 EntradaFunct\[0\]  " "   -3.000              -3.000 EntradaFunct\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668747953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572668747953 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572668748138 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572668748166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572668748991 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572668749191 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572668749232 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572668749232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.732 " "Worst-case setup slack is -6.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.732            -182.718 EntradaFunct\[0\]  " "   -6.732            -182.718 EntradaFunct\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.704          -10555.056 Clk  " "   -5.704          -10555.056 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572668749240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.524 " "Worst-case hold slack is 0.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 Clk  " "    0.524               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 EntradaFunct\[0\]  " "    0.835               0.000 EntradaFunct\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572668749263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572668749273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572668749284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2185.000 Clk  " "   -3.000           -2185.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 EntradaFunct\[0\]  " "   -3.000              -3.000 EntradaFunct\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572668749296 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572668749497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572668749712 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572668749726 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572668749726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.041 " "Worst-case setup slack is -4.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.041            -107.422 EntradaFunct\[0\]  " "   -4.041            -107.422 EntradaFunct\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.737           -6914.676 Clk  " "   -3.737           -6914.676 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572668749740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.315 " "Worst-case hold slack is 0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 Clk  " "    0.315               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 EntradaFunct\[0\]  " "    0.473               0.000 EntradaFunct\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572668749764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572668749785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572668749808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2359.815 Clk  " "   -3.000           -2359.815 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 EntradaFunct\[0\]  " "   -3.000              -3.000 EntradaFunct\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572668749831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572668749831 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572668750938 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572668750969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572668751167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 01:25:51 2019 " "Processing ended: Sat Nov 02 01:25:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572668751167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572668751167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572668751167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572668751167 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 111 s " "Quartus Prime Full Compilation was successful. 0 errors, 111 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572668751969 ""}
