# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
# Date created = 14:38:50  November 28, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY test1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:38:50  NOVEMBER 28, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name BDF_FILE test1.bdf
set_location_assignment PIN_E21 -to 1
set_location_assignment PIN_E22 -to 2
set_location_assignment PIN_E25 -to 3
set_location_assignment PIN_E24 -to 4
set_location_assignment PIN_H21 -to 5
set_location_assignment PIN_G20 -to 6
set_location_assignment PIN_AD19 -to input
set_location_assignment PIN_Y2 -to Clk
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_G22 -to 7
set_location_assignment PIN_G21 -to 8
set_location_assignment PIN_F17 -to 9
set_location_assignment PIN_G19 -to 10
set_location_assignment PIN_F19 -to 11
set_location_assignment PIN_E19 -to 12
set_location_assignment PIN_F21 -to 13
set_location_assignment PIN_F18 -to 14
set_location_assignment PIN_E18 -to 15
set_location_assignment PIN_J19 -to 16
set_location_assignment PIN_H19 -to 17
set_location_assignment PIN_J17 -to 18
set_location_assignment PIN_G17 -to 19
set_location_assignment PIN_J15 -to 20
set_location_assignment PIN_H16 -to 21
set_location_assignment PIN_J16 -to 22
set_location_assignment PIN_H17 -to 23
set_location_assignment PIN_F15 -to 24
set_location_assignment PIN_G15 -to 25
set_location_assignment PIN_G16 -to 26
set_location_assignment PIN_H15 -to 27
set_location_assignment PIN_AC19 -to reset
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top