#Build: Fabric Compiler 2022.2-SP4.2, Build 132111, Aug 13 06:22 2023
#Install: E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.23620
#Hostname: 1917Redbanner
Generated by Fabric Compiler (version 2022.2-SP4.2 build 132111) at Tue Jul 23 10:29:00 2024
License checkout: fabric_ads from E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/led/led_pango} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/led/led_pango/led.v
I: Verilog-0001: Analyzing file E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/led/led_pango/led.v
I: Verilog-0002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/led/led_pango/led.v(line number: 1)] Analyzing module led (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/led/led_pango} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/led/led_pango/led.v successfully.
I: Module "led" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.834s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/led/led_pango/led.v(line number: 1)] Elaborating module led
Executing : rtl-elaborate successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Jul 23 10:29:02 2024
Action compile: Peak memory pool usage is 136 MB
