# Note: This file is produced automatically, and will be overwritten the next
# time you press "Generate" in System Generator. 
#


namespace eval ::xilinx::dsp::planaheaddriver {
	proc additional_tcl_commands {} { 
		set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
		set_property USED_IN {out_of_context synthesis implementation} [get_files example_clock.xdc]
		set CpuNumber [expr [exec cat /proc/cpuinfo | grep processor | wc -l]/4]
		launch_runs synth_1 -jobs ${CpuNumber}
		wait_on_run synth_1
		open_run synth_1 -name netlist_1
		write_checkpoint example.dcp -force
	}

	set Compilation {Synthesized Checkpoint}
	set CompilationFlow {Project}
	set CustomProjectDir {Synthesized Checkpoint}
	set DSPDevice {xcku040}
	set DSPFamily {kintexu}
	set DSPPackage {ffva1156}
	set DSPSpeed {-2-e}
	set FPGAClockPeriod -10
	set GenerateTestBench 0
	set HDLLanguage {vhdl}
	set IPOOCCacheRootPath {/u/cd/charliex/.Xilinx/Sysgen/SysgenVivado/lnx64.o/ip}
	set ImplStrategyName {Vivado Implementation Defaults}
	set PostProjectCreationProc {additional_tcl_commands}
	set Project {example}
	set ProjectFiles {
		{{conv_pkg.vhd} -lib {work}}
		{{synth_reg.vhd} -lib {work}}
		{{synth_reg_w_init.vhd} -lib {work}}
		{{srl17e.vhd} -lib {work}}
		{{srl33e.vhd} -lib {work}}
		{{synth_reg_reg.vhd} -lib {work}}
		{{single_reg_w_init.vhd} -lib {work}}
		{{xlclockdriver_rd.vhd} -lib {work}}
		{{vivado_ip.tcl}}
		{{axi_lite_axi_lite_interface_verilog.v}}
		{{conv_pkg.v}}
		{{synth_reg.v}}
		{{synth_reg_w_init.v}}
		{{convert_type.v}}
		{{example.mdd}}
		{{example_hw.h}}
		{{example.h}}
		{{example_sinit.c}}
		{{example.c}}
		{{example_linux.c}}
		{{example.mtcl}}
		{{Makefile.mak}}
		{{index.html}}
		{{example_entity_declarations.vhd} -lib {work}}
		{{example.vhd} -lib {work}}
		{{example_clock.xdc}}
		{{example.xdc}}
		{{/u1/charliex/lcls-pcav/firmware/common/PhaseCavity/netlist/sysgen/example_false_paths.xdc}}
		{{example.htm}}
	}
	set SimPeriod -1
	set SimTime 5e-05
	set SimulationTime {50206.40000000 ns}
	set SynthStrategyName {Flow_PerfOptimized_high}
	set SynthesisTool {Vivado}
	set TargetDir {/u1/charliex/lcls-pcav/firmware/common/PhaseCavity/netlist}
	set TopLevelModule {example}
	set TopLevelSimulinkHandle 5.00012
	set VHDLLib {work}
	set TopLevelPortInterface {}
	dict set TopLevelPortInterface phaseampsync Name {phaseampsync}
	dict set TopLevelPortInterface phaseampsync Type UFix_1_0
	dict set TopLevelPortInterface phaseampsync ArithmeticType xlUnsigned
	dict set TopLevelPortInterface phaseampsync BinaryPoint 0
	dict set TopLevelPortInterface phaseampsync Width 1
	dict set TopLevelPortInterface phaseampsync DatFile {examplemodel_bus_axi_example_dsp_rflib_input_phaseampsync.dat}
	dict set TopLevelPortInterface phaseampsync IconText {phaseAmpSync}
	dict set TopLevelPortInterface phaseampsync Direction in
	dict set TopLevelPortInterface phaseampsync Period 1
	dict set TopLevelPortInterface phaseampsync Interface 0
	dict set TopLevelPortInterface phaseampsync InterfaceName {}
	dict set TopLevelPortInterface phaseampsync InterfaceString {DATA}
	dict set TopLevelPortInterface phaseampsync ClockDomain {dsp}
	dict set TopLevelPortInterface phaseampsync Locs {}
	dict set TopLevelPortInterface phaseampsync IOStandard {}
	dict set TopLevelPortInterface phaseampchannel Name {phaseampchannel}
	dict set TopLevelPortInterface phaseampchannel Type UFix_4_0
	dict set TopLevelPortInterface phaseampchannel ArithmeticType xlUnsigned
	dict set TopLevelPortInterface phaseampchannel BinaryPoint 0
	dict set TopLevelPortInterface phaseampchannel Width 4
	dict set TopLevelPortInterface phaseampchannel DatFile {examplemodel_bus_axi_example_dsp_rflib_input_phaseampchannel.dat}
	dict set TopLevelPortInterface phaseampchannel IconText {phaseAmpChannel}
	dict set TopLevelPortInterface phaseampchannel Direction in
	dict set TopLevelPortInterface phaseampchannel Period 1
	dict set TopLevelPortInterface phaseampchannel Interface 0
	dict set TopLevelPortInterface phaseampchannel InterfaceName {}
	dict set TopLevelPortInterface phaseampchannel InterfaceString {DATA}
	dict set TopLevelPortInterface phaseampchannel ClockDomain {dsp}
	dict set TopLevelPortInterface phaseampchannel Locs {}
	dict set TopLevelPortInterface phaseampchannel IOStandard {}
	dict set TopLevelPortInterface phase Name {phase}
	dict set TopLevelPortInterface phase Type Fix_18_17
	dict set TopLevelPortInterface phase ArithmeticType xlSigned
	dict set TopLevelPortInterface phase BinaryPoint 17
	dict set TopLevelPortInterface phase Width 18
	dict set TopLevelPortInterface phase DatFile {examplemodel_bus_axi_example_dsp_rflib_input_phase.dat}
	dict set TopLevelPortInterface phase IconText {phase}
	dict set TopLevelPortInterface phase Direction in
	dict set TopLevelPortInterface phase Period 1
	dict set TopLevelPortInterface phase Interface 0
	dict set TopLevelPortInterface phase InterfaceName {}
	dict set TopLevelPortInterface phase InterfaceString {DATA}
	dict set TopLevelPortInterface phase ClockDomain {dsp}
	dict set TopLevelPortInterface phase Locs {}
	dict set TopLevelPortInterface phase IOStandard {}
	dict set TopLevelPortInterface ddcsync Name {ddcsync}
	dict set TopLevelPortInterface ddcsync Type UFix_1_0
	dict set TopLevelPortInterface ddcsync ArithmeticType xlUnsigned
	dict set TopLevelPortInterface ddcsync BinaryPoint 0
	dict set TopLevelPortInterface ddcsync Width 1
	dict set TopLevelPortInterface ddcsync DatFile {examplemodel_bus_axi_example_dsp_rflib_input_ddcsync.dat}
	dict set TopLevelPortInterface ddcsync IconText {ddcSync}
	dict set TopLevelPortInterface ddcsync Direction in
	dict set TopLevelPortInterface ddcsync Period 1
	dict set TopLevelPortInterface ddcsync Interface 0
	dict set TopLevelPortInterface ddcsync InterfaceName {}
	dict set TopLevelPortInterface ddcsync InterfaceString {DATA}
	dict set TopLevelPortInterface ddcsync ClockDomain {dsp}
	dict set TopLevelPortInterface ddcsync Locs {}
	dict set TopLevelPortInterface ddcsync IOStandard {}
	dict set TopLevelPortInterface ddcq Name {ddcq}
	dict set TopLevelPortInterface ddcq Type Fix_18_17
	dict set TopLevelPortInterface ddcq ArithmeticType xlSigned
	dict set TopLevelPortInterface ddcq BinaryPoint 17
	dict set TopLevelPortInterface ddcq Width 18
	dict set TopLevelPortInterface ddcq DatFile {examplemodel_bus_axi_example_dsp_rflib_input_ddcq.dat}
	dict set TopLevelPortInterface ddcq IconText {ddcQ}
	dict set TopLevelPortInterface ddcq Direction in
	dict set TopLevelPortInterface ddcq Period 1
	dict set TopLevelPortInterface ddcq Interface 0
	dict set TopLevelPortInterface ddcq InterfaceName {}
	dict set TopLevelPortInterface ddcq InterfaceString {DATA}
	dict set TopLevelPortInterface ddcq ClockDomain {dsp}
	dict set TopLevelPortInterface ddcq Locs {}
	dict set TopLevelPortInterface ddcq IOStandard {}
	dict set TopLevelPortInterface ddci Name {ddci}
	dict set TopLevelPortInterface ddci Type Fix_18_17
	dict set TopLevelPortInterface ddci ArithmeticType xlSigned
	dict set TopLevelPortInterface ddci BinaryPoint 17
	dict set TopLevelPortInterface ddci Width 18
	dict set TopLevelPortInterface ddci DatFile {examplemodel_bus_axi_example_dsp_rflib_input_ddci.dat}
	dict set TopLevelPortInterface ddci IconText {ddcI}
	dict set TopLevelPortInterface ddci Direction in
	dict set TopLevelPortInterface ddci Period 1
	dict set TopLevelPortInterface ddci Interface 0
	dict set TopLevelPortInterface ddci InterfaceName {}
	dict set TopLevelPortInterface ddci InterfaceString {DATA}
	dict set TopLevelPortInterface ddci ClockDomain {dsp}
	dict set TopLevelPortInterface ddci Locs {}
	dict set TopLevelPortInterface ddci IOStandard {}
	dict set TopLevelPortInterface ddcchannel Name {ddcchannel}
	dict set TopLevelPortInterface ddcchannel Type UFix_4_0
	dict set TopLevelPortInterface ddcchannel ArithmeticType xlUnsigned
	dict set TopLevelPortInterface ddcchannel BinaryPoint 0
	dict set TopLevelPortInterface ddcchannel Width 4
	dict set TopLevelPortInterface ddcchannel DatFile {examplemodel_bus_axi_example_dsp_rflib_input_ddcchannel.dat}
	dict set TopLevelPortInterface ddcchannel IconText {ddcChannel}
	dict set TopLevelPortInterface ddcchannel Direction in
	dict set TopLevelPortInterface ddcchannel Period 1
	dict set TopLevelPortInterface ddcchannel Interface 0
	dict set TopLevelPortInterface ddcchannel InterfaceName {}
	dict set TopLevelPortInterface ddcchannel InterfaceString {DATA}
	dict set TopLevelPortInterface ddcchannel ClockDomain {dsp}
	dict set TopLevelPortInterface ddcchannel Locs {}
	dict set TopLevelPortInterface ddcchannel IOStandard {}
	dict set TopLevelPortInterface amp Name {amp}
	dict set TopLevelPortInterface amp Type Fix_18_17
	dict set TopLevelPortInterface amp ArithmeticType xlSigned
	dict set TopLevelPortInterface amp BinaryPoint 17
	dict set TopLevelPortInterface amp Width 18
	dict set TopLevelPortInterface amp DatFile {examplemodel_bus_axi_example_dsp_rflib_input_amp.dat}
	dict set TopLevelPortInterface amp IconText {amp}
	dict set TopLevelPortInterface amp Direction in
	dict set TopLevelPortInterface amp Period 1
	dict set TopLevelPortInterface amp Interface 0
	dict set TopLevelPortInterface amp InterfaceName {}
	dict set TopLevelPortInterface amp InterfaceString {DATA}
	dict set TopLevelPortInterface amp ClockDomain {dsp}
	dict set TopLevelPortInterface amp Locs {}
	dict set TopLevelPortInterface amp IOStandard {}
	dict set TopLevelPortInterface diagnsync_ctl Name {diagnsync_ctl}
	dict set TopLevelPortInterface diagnsync_ctl Type UFix_1_0
	dict set TopLevelPortInterface diagnsync_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diagnsync_ctl BinaryPoint 0
	dict set TopLevelPortInterface diagnsync_ctl Width 1
	dict set TopLevelPortInterface diagnsync_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diagnsync_ctl.dat}
	dict set TopLevelPortInterface diagnsync_ctl IconText {diagnsync_ctl}
	dict set TopLevelPortInterface diagnsync_ctl Direction in
	dict set TopLevelPortInterface diagnsync_ctl Period 8
	dict set TopLevelPortInterface diagnsync_ctl Interface 0
	dict set TopLevelPortInterface diagnsync_ctl InterfaceName {}
	dict set TopLevelPortInterface diagnsync_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diagnsync_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diagnsync_ctl Locs {}
	dict set TopLevelPortInterface diagnsync_ctl IOStandard {}
	dict set TopLevelPortInterface diagnrst_ctl Name {diagnrst_ctl}
	dict set TopLevelPortInterface diagnrst_ctl Type UFix_1_0
	dict set TopLevelPortInterface diagnrst_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diagnrst_ctl BinaryPoint 0
	dict set TopLevelPortInterface diagnrst_ctl Width 1
	dict set TopLevelPortInterface diagnrst_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diagnrst_ctl.dat}
	dict set TopLevelPortInterface diagnrst_ctl IconText {diagnrst_ctl}
	dict set TopLevelPortInterface diagnrst_ctl Direction in
	dict set TopLevelPortInterface diagnrst_ctl Period 8
	dict set TopLevelPortInterface diagnrst_ctl Interface 0
	dict set TopLevelPortInterface diagnrst_ctl InterfaceName {}
	dict set TopLevelPortInterface diagnrst_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diagnrst_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diagnrst_ctl Locs {}
	dict set TopLevelPortInterface diagnrst_ctl IOStandard {}
	dict set TopLevelPortInterface diag8sevr_ctl Name {diag8sevr_ctl}
	dict set TopLevelPortInterface diag8sevr_ctl Type UFix_2_0
	dict set TopLevelPortInterface diag8sevr_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag8sevr_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag8sevr_ctl Width 2
	dict set TopLevelPortInterface diag8sevr_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag8sevr_ctl.dat}
	dict set TopLevelPortInterface diag8sevr_ctl IconText {diag8sevr_ctl}
	dict set TopLevelPortInterface diag8sevr_ctl Direction in
	dict set TopLevelPortInterface diag8sevr_ctl Period 8
	dict set TopLevelPortInterface diag8sevr_ctl Interface 0
	dict set TopLevelPortInterface diag8sevr_ctl InterfaceName {}
	dict set TopLevelPortInterface diag8sevr_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag8sevr_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag8sevr_ctl Locs {}
	dict set TopLevelPortInterface diag8sevr_ctl IOStandard {}
	dict set TopLevelPortInterface diag8fixed_ctl Name {diag8fixed_ctl}
	dict set TopLevelPortInterface diag8fixed_ctl Type UFix_1_0
	dict set TopLevelPortInterface diag8fixed_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag8fixed_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag8fixed_ctl Width 1
	dict set TopLevelPortInterface diag8fixed_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag8fixed_ctl.dat}
	dict set TopLevelPortInterface diag8fixed_ctl IconText {diag8fixed_ctl}
	dict set TopLevelPortInterface diag8fixed_ctl Direction in
	dict set TopLevelPortInterface diag8fixed_ctl Period 8
	dict set TopLevelPortInterface diag8fixed_ctl Interface 0
	dict set TopLevelPortInterface diag8fixed_ctl InterfaceName {}
	dict set TopLevelPortInterface diag8fixed_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag8fixed_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag8fixed_ctl Locs {}
	dict set TopLevelPortInterface diag8fixed_ctl IOStandard {}
	dict set TopLevelPortInterface diag7sevr_ctl Name {diag7sevr_ctl}
	dict set TopLevelPortInterface diag7sevr_ctl Type UFix_2_0
	dict set TopLevelPortInterface diag7sevr_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag7sevr_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag7sevr_ctl Width 2
	dict set TopLevelPortInterface diag7sevr_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag7sevr_ctl.dat}
	dict set TopLevelPortInterface diag7sevr_ctl IconText {diag7sevr_ctl}
	dict set TopLevelPortInterface diag7sevr_ctl Direction in
	dict set TopLevelPortInterface diag7sevr_ctl Period 8
	dict set TopLevelPortInterface diag7sevr_ctl Interface 0
	dict set TopLevelPortInterface diag7sevr_ctl InterfaceName {}
	dict set TopLevelPortInterface diag7sevr_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag7sevr_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag7sevr_ctl Locs {}
	dict set TopLevelPortInterface diag7sevr_ctl IOStandard {}
	dict set TopLevelPortInterface diag7fixed_ctl Name {diag7fixed_ctl}
	dict set TopLevelPortInterface diag7fixed_ctl Type UFix_1_0
	dict set TopLevelPortInterface diag7fixed_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag7fixed_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag7fixed_ctl Width 1
	dict set TopLevelPortInterface diag7fixed_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag7fixed_ctl.dat}
	dict set TopLevelPortInterface diag7fixed_ctl IconText {diag7fixed_ctl}
	dict set TopLevelPortInterface diag7fixed_ctl Direction in
	dict set TopLevelPortInterface diag7fixed_ctl Period 8
	dict set TopLevelPortInterface diag7fixed_ctl Interface 0
	dict set TopLevelPortInterface diag7fixed_ctl InterfaceName {}
	dict set TopLevelPortInterface diag7fixed_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag7fixed_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag7fixed_ctl Locs {}
	dict set TopLevelPortInterface diag7fixed_ctl IOStandard {}
	dict set TopLevelPortInterface diag6sevr_ctl Name {diag6sevr_ctl}
	dict set TopLevelPortInterface diag6sevr_ctl Type UFix_2_0
	dict set TopLevelPortInterface diag6sevr_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag6sevr_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag6sevr_ctl Width 2
	dict set TopLevelPortInterface diag6sevr_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag6sevr_ctl.dat}
	dict set TopLevelPortInterface diag6sevr_ctl IconText {diag6sevr_ctl}
	dict set TopLevelPortInterface diag6sevr_ctl Direction in
	dict set TopLevelPortInterface diag6sevr_ctl Period 8
	dict set TopLevelPortInterface diag6sevr_ctl Interface 0
	dict set TopLevelPortInterface diag6sevr_ctl InterfaceName {}
	dict set TopLevelPortInterface diag6sevr_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag6sevr_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag6sevr_ctl Locs {}
	dict set TopLevelPortInterface diag6sevr_ctl IOStandard {}
	dict set TopLevelPortInterface diag6fixed_ctl Name {diag6fixed_ctl}
	dict set TopLevelPortInterface diag6fixed_ctl Type UFix_1_0
	dict set TopLevelPortInterface diag6fixed_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag6fixed_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag6fixed_ctl Width 1
	dict set TopLevelPortInterface diag6fixed_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag6fixed_ctl.dat}
	dict set TopLevelPortInterface diag6fixed_ctl IconText {diag6fixed_ctl}
	dict set TopLevelPortInterface diag6fixed_ctl Direction in
	dict set TopLevelPortInterface diag6fixed_ctl Period 8
	dict set TopLevelPortInterface diag6fixed_ctl Interface 0
	dict set TopLevelPortInterface diag6fixed_ctl InterfaceName {}
	dict set TopLevelPortInterface diag6fixed_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag6fixed_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag6fixed_ctl Locs {}
	dict set TopLevelPortInterface diag6fixed_ctl IOStandard {}
	dict set TopLevelPortInterface diag5sevr_ctl Name {diag5sevr_ctl}
	dict set TopLevelPortInterface diag5sevr_ctl Type UFix_2_0
	dict set TopLevelPortInterface diag5sevr_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag5sevr_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag5sevr_ctl Width 2
	dict set TopLevelPortInterface diag5sevr_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag5sevr_ctl.dat}
	dict set TopLevelPortInterface diag5sevr_ctl IconText {diag5sevr_ctl}
	dict set TopLevelPortInterface diag5sevr_ctl Direction in
	dict set TopLevelPortInterface diag5sevr_ctl Period 8
	dict set TopLevelPortInterface diag5sevr_ctl Interface 0
	dict set TopLevelPortInterface diag5sevr_ctl InterfaceName {}
	dict set TopLevelPortInterface diag5sevr_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag5sevr_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag5sevr_ctl Locs {}
	dict set TopLevelPortInterface diag5sevr_ctl IOStandard {}
	dict set TopLevelPortInterface diag5fixed_ctl Name {diag5fixed_ctl}
	dict set TopLevelPortInterface diag5fixed_ctl Type UFix_1_0
	dict set TopLevelPortInterface diag5fixed_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag5fixed_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag5fixed_ctl Width 1
	dict set TopLevelPortInterface diag5fixed_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag5fixed_ctl.dat}
	dict set TopLevelPortInterface diag5fixed_ctl IconText {diag5fixed_ctl}
	dict set TopLevelPortInterface diag5fixed_ctl Direction in
	dict set TopLevelPortInterface diag5fixed_ctl Period 8
	dict set TopLevelPortInterface diag5fixed_ctl Interface 0
	dict set TopLevelPortInterface diag5fixed_ctl InterfaceName {}
	dict set TopLevelPortInterface diag5fixed_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag5fixed_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag5fixed_ctl Locs {}
	dict set TopLevelPortInterface diag5fixed_ctl IOStandard {}
	dict set TopLevelPortInterface diag4sevr_ctl Name {diag4sevr_ctl}
	dict set TopLevelPortInterface diag4sevr_ctl Type UFix_2_0
	dict set TopLevelPortInterface diag4sevr_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag4sevr_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag4sevr_ctl Width 2
	dict set TopLevelPortInterface diag4sevr_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag4sevr_ctl.dat}
	dict set TopLevelPortInterface diag4sevr_ctl IconText {diag4sevr_ctl}
	dict set TopLevelPortInterface diag4sevr_ctl Direction in
	dict set TopLevelPortInterface diag4sevr_ctl Period 8
	dict set TopLevelPortInterface diag4sevr_ctl Interface 0
	dict set TopLevelPortInterface diag4sevr_ctl InterfaceName {}
	dict set TopLevelPortInterface diag4sevr_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag4sevr_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag4sevr_ctl Locs {}
	dict set TopLevelPortInterface diag4sevr_ctl IOStandard {}
	dict set TopLevelPortInterface diag4fixed_ctl Name {diag4fixed_ctl}
	dict set TopLevelPortInterface diag4fixed_ctl Type UFix_1_0
	dict set TopLevelPortInterface diag4fixed_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag4fixed_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag4fixed_ctl Width 1
	dict set TopLevelPortInterface diag4fixed_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag4fixed_ctl.dat}
	dict set TopLevelPortInterface diag4fixed_ctl IconText {diag4fixed_ctl}
	dict set TopLevelPortInterface diag4fixed_ctl Direction in
	dict set TopLevelPortInterface diag4fixed_ctl Period 8
	dict set TopLevelPortInterface diag4fixed_ctl Interface 0
	dict set TopLevelPortInterface diag4fixed_ctl InterfaceName {}
	dict set TopLevelPortInterface diag4fixed_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag4fixed_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag4fixed_ctl Locs {}
	dict set TopLevelPortInterface diag4fixed_ctl IOStandard {}
	dict set TopLevelPortInterface diag3sevr_ctl Name {diag3sevr_ctl}
	dict set TopLevelPortInterface diag3sevr_ctl Type UFix_2_0
	dict set TopLevelPortInterface diag3sevr_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag3sevr_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag3sevr_ctl Width 2
	dict set TopLevelPortInterface diag3sevr_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag3sevr_ctl.dat}
	dict set TopLevelPortInterface diag3sevr_ctl IconText {diag3sevr_ctl}
	dict set TopLevelPortInterface diag3sevr_ctl Direction in
	dict set TopLevelPortInterface diag3sevr_ctl Period 8
	dict set TopLevelPortInterface diag3sevr_ctl Interface 0
	dict set TopLevelPortInterface diag3sevr_ctl InterfaceName {}
	dict set TopLevelPortInterface diag3sevr_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag3sevr_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag3sevr_ctl Locs {}
	dict set TopLevelPortInterface diag3sevr_ctl IOStandard {}
	dict set TopLevelPortInterface diag3fixed_ctl Name {diag3fixed_ctl}
	dict set TopLevelPortInterface diag3fixed_ctl Type UFix_1_0
	dict set TopLevelPortInterface diag3fixed_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag3fixed_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag3fixed_ctl Width 1
	dict set TopLevelPortInterface diag3fixed_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag3fixed_ctl.dat}
	dict set TopLevelPortInterface diag3fixed_ctl IconText {diag3fixed_ctl}
	dict set TopLevelPortInterface diag3fixed_ctl Direction in
	dict set TopLevelPortInterface diag3fixed_ctl Period 8
	dict set TopLevelPortInterface diag3fixed_ctl Interface 0
	dict set TopLevelPortInterface diag3fixed_ctl InterfaceName {}
	dict set TopLevelPortInterface diag3fixed_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag3fixed_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag3fixed_ctl Locs {}
	dict set TopLevelPortInterface diag3fixed_ctl IOStandard {}
	dict set TopLevelPortInterface diag2sevr_ctl Name {diag2sevr_ctl}
	dict set TopLevelPortInterface diag2sevr_ctl Type UFix_2_0
	dict set TopLevelPortInterface diag2sevr_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag2sevr_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag2sevr_ctl Width 2
	dict set TopLevelPortInterface diag2sevr_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag2sevr_ctl.dat}
	dict set TopLevelPortInterface diag2sevr_ctl IconText {diag2sevr_ctl}
	dict set TopLevelPortInterface diag2sevr_ctl Direction in
	dict set TopLevelPortInterface diag2sevr_ctl Period 8
	dict set TopLevelPortInterface diag2sevr_ctl Interface 0
	dict set TopLevelPortInterface diag2sevr_ctl InterfaceName {}
	dict set TopLevelPortInterface diag2sevr_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag2sevr_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag2sevr_ctl Locs {}
	dict set TopLevelPortInterface diag2sevr_ctl IOStandard {}
	dict set TopLevelPortInterface diag2fixed_ctl Name {diag2fixed_ctl}
	dict set TopLevelPortInterface diag2fixed_ctl Type UFix_1_0
	dict set TopLevelPortInterface diag2fixed_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag2fixed_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag2fixed_ctl Width 1
	dict set TopLevelPortInterface diag2fixed_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag2fixed_ctl.dat}
	dict set TopLevelPortInterface diag2fixed_ctl IconText {diag2fixed_ctl}
	dict set TopLevelPortInterface diag2fixed_ctl Direction in
	dict set TopLevelPortInterface diag2fixed_ctl Period 8
	dict set TopLevelPortInterface diag2fixed_ctl Interface 0
	dict set TopLevelPortInterface diag2fixed_ctl InterfaceName {}
	dict set TopLevelPortInterface diag2fixed_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag2fixed_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag2fixed_ctl Locs {}
	dict set TopLevelPortInterface diag2fixed_ctl IOStandard {}
	dict set TopLevelPortInterface diag1sevr_ctl Name {diag1sevr_ctl}
	dict set TopLevelPortInterface diag1sevr_ctl Type UFix_2_0
	dict set TopLevelPortInterface diag1sevr_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag1sevr_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag1sevr_ctl Width 2
	dict set TopLevelPortInterface diag1sevr_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag1sevr_ctl.dat}
	dict set TopLevelPortInterface diag1sevr_ctl IconText {diag1sevr_ctl}
	dict set TopLevelPortInterface diag1sevr_ctl Direction in
	dict set TopLevelPortInterface diag1sevr_ctl Period 8
	dict set TopLevelPortInterface diag1sevr_ctl Interface 0
	dict set TopLevelPortInterface diag1sevr_ctl InterfaceName {}
	dict set TopLevelPortInterface diag1sevr_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag1sevr_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag1sevr_ctl Locs {}
	dict set TopLevelPortInterface diag1sevr_ctl IOStandard {}
	dict set TopLevelPortInterface diag1fixed_ctl Name {diag1fixed_ctl}
	dict set TopLevelPortInterface diag1fixed_ctl Type UFix_1_0
	dict set TopLevelPortInterface diag1fixed_ctl ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag1fixed_ctl BinaryPoint 0
	dict set TopLevelPortInterface diag1fixed_ctl Width 1
	dict set TopLevelPortInterface diag1fixed_ctl DatFile {examplemodel_bus_axi_example_axi_lite_diag1fixed_ctl.dat}
	dict set TopLevelPortInterface diag1fixed_ctl IconText {diag1fixed_ctl}
	dict set TopLevelPortInterface diag1fixed_ctl Direction in
	dict set TopLevelPortInterface diag1fixed_ctl Period 8
	dict set TopLevelPortInterface diag1fixed_ctl Interface 0
	dict set TopLevelPortInterface diag1fixed_ctl InterfaceName {}
	dict set TopLevelPortInterface diag1fixed_ctl InterfaceString {DATA}
	dict set TopLevelPortInterface diag1fixed_ctl ClockDomain {axi_lite}
	dict set TopLevelPortInterface diag1fixed_ctl Locs {}
	dict set TopLevelPortInterface diag1fixed_ctl IOStandard {}
	dict set TopLevelPortInterface diag8sevr Name {diag8sevr}
	dict set TopLevelPortInterface diag8sevr Type UFix_2_0
	dict set TopLevelPortInterface diag8sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag8sevr BinaryPoint 0
	dict set TopLevelPortInterface diag8sevr Width 2
	dict set TopLevelPortInterface diag8sevr DatFile {examplemodel_bus_axi_example_dsp_diag8sevr.dat}
	dict set TopLevelPortInterface diag8sevr IconText {diag8sevr}
	dict set TopLevelPortInterface diag8sevr Direction out
	dict set TopLevelPortInterface diag8sevr Period 1
	dict set TopLevelPortInterface diag8sevr Interface 0
	dict set TopLevelPortInterface diag8sevr InterfaceName {}
	dict set TopLevelPortInterface diag8sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag8sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag8sevr Locs {}
	dict set TopLevelPortInterface diag8sevr IOStandard {}
	dict set TopLevelPortInterface diag1data Name {diag1data}
	dict set TopLevelPortInterface diag1data Type Fix_32_0
	dict set TopLevelPortInterface diag1data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag1data BinaryPoint 0
	dict set TopLevelPortInterface diag1data Width 32
	dict set TopLevelPortInterface diag1data DatFile {examplemodel_bus_axi_example_dsp_diag1data.dat}
	dict set TopLevelPortInterface diag1data IconText {diag1data}
	dict set TopLevelPortInterface diag1data Direction out
	dict set TopLevelPortInterface diag1data Period 1
	dict set TopLevelPortInterface diag1data Interface 0
	dict set TopLevelPortInterface diag1data InterfaceName {}
	dict set TopLevelPortInterface diag1data InterfaceString {DATA}
	dict set TopLevelPortInterface diag1data ClockDomain {dsp}
	dict set TopLevelPortInterface diag1data Locs {}
	dict set TopLevelPortInterface diag1data IOStandard {}
	dict set TopLevelPortInterface diag1fixed Name {diag1fixed}
	dict set TopLevelPortInterface diag1fixed Type Bool
	dict set TopLevelPortInterface diag1fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag1fixed BinaryPoint 0
	dict set TopLevelPortInterface diag1fixed Width 1
	dict set TopLevelPortInterface diag1fixed DatFile {examplemodel_bus_axi_example_dsp_diag1fixed.dat}
	dict set TopLevelPortInterface diag1fixed IconText {diag1fixed}
	dict set TopLevelPortInterface diag1fixed Direction out
	dict set TopLevelPortInterface diag1fixed Period 1
	dict set TopLevelPortInterface diag1fixed Interface 0
	dict set TopLevelPortInterface diag1fixed InterfaceName {}
	dict set TopLevelPortInterface diag1fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag1fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag1fixed Locs {}
	dict set TopLevelPortInterface diag1fixed IOStandard {}
	dict set TopLevelPortInterface diag1sevr Name {diag1sevr}
	dict set TopLevelPortInterface diag1sevr Type UFix_2_0
	dict set TopLevelPortInterface diag1sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag1sevr BinaryPoint 0
	dict set TopLevelPortInterface diag1sevr Width 2
	dict set TopLevelPortInterface diag1sevr DatFile {examplemodel_bus_axi_example_dsp_diag1sevr.dat}
	dict set TopLevelPortInterface diag1sevr IconText {diag1sevr}
	dict set TopLevelPortInterface diag1sevr Direction out
	dict set TopLevelPortInterface diag1sevr Period 1
	dict set TopLevelPortInterface diag1sevr Interface 0
	dict set TopLevelPortInterface diag1sevr InterfaceName {}
	dict set TopLevelPortInterface diag1sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag1sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag1sevr Locs {}
	dict set TopLevelPortInterface diag1sevr IOStandard {}
	dict set TopLevelPortInterface diagnclk Name {diagnclk}
	dict set TopLevelPortInterface diagnclk Type UFix_1_0
	dict set TopLevelPortInterface diagnclk ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diagnclk BinaryPoint 0
	dict set TopLevelPortInterface diagnclk Width 1
	dict set TopLevelPortInterface diagnclk DatFile {examplemodel_bus_axi_example_dsp_diagnclk.dat}
	dict set TopLevelPortInterface diagnclk IconText {diagnclk}
	dict set TopLevelPortInterface diagnclk Direction out
	dict set TopLevelPortInterface diagnclk Period 1
	dict set TopLevelPortInterface diagnclk Interface 0
	dict set TopLevelPortInterface diagnclk InterfaceName {}
	dict set TopLevelPortInterface diagnclk InterfaceString {DATA}
	dict set TopLevelPortInterface diagnclk ClockDomain {dsp}
	dict set TopLevelPortInterface diagnclk Locs {}
	dict set TopLevelPortInterface diagnclk IOStandard {}
	dict set TopLevelPortInterface diagnrst Name {diagnrst}
	dict set TopLevelPortInterface diagnrst Type Bool
	dict set TopLevelPortInterface diagnrst ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diagnrst BinaryPoint 0
	dict set TopLevelPortInterface diagnrst Width 1
	dict set TopLevelPortInterface diagnrst DatFile {examplemodel_bus_axi_example_dsp_diagnrst.dat}
	dict set TopLevelPortInterface diagnrst IconText {diagnrst}
	dict set TopLevelPortInterface diagnrst Direction out
	dict set TopLevelPortInterface diagnrst Period 1
	dict set TopLevelPortInterface diagnrst Interface 0
	dict set TopLevelPortInterface diagnrst InterfaceName {}
	dict set TopLevelPortInterface diagnrst InterfaceString {DATA}
	dict set TopLevelPortInterface diagnrst ClockDomain {dsp}
	dict set TopLevelPortInterface diagnrst Locs {}
	dict set TopLevelPortInterface diagnrst IOStandard {}
	dict set TopLevelPortInterface diagnsync Name {diagnsync}
	dict set TopLevelPortInterface diagnsync Type Bool
	dict set TopLevelPortInterface diagnsync ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diagnsync BinaryPoint 0
	dict set TopLevelPortInterface diagnsync Width 1
	dict set TopLevelPortInterface diagnsync DatFile {examplemodel_bus_axi_example_dsp_diagnsync.dat}
	dict set TopLevelPortInterface diagnsync IconText {diagnsync}
	dict set TopLevelPortInterface diagnsync Direction out
	dict set TopLevelPortInterface diagnsync Period 1
	dict set TopLevelPortInterface diagnsync Interface 0
	dict set TopLevelPortInterface diagnsync InterfaceName {}
	dict set TopLevelPortInterface diagnsync InterfaceString {DATA}
	dict set TopLevelPortInterface diagnsync ClockDomain {dsp}
	dict set TopLevelPortInterface diagnsync Locs {}
	dict set TopLevelPortInterface diagnsync IOStandard {}
	dict set TopLevelPortInterface diag7data Name {diag7data}
	dict set TopLevelPortInterface diag7data Type Fix_32_0
	dict set TopLevelPortInterface diag7data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag7data BinaryPoint 0
	dict set TopLevelPortInterface diag7data Width 32
	dict set TopLevelPortInterface diag7data DatFile {examplemodel_bus_axi_example_dsp_diag7data.dat}
	dict set TopLevelPortInterface diag7data IconText {diag7data}
	dict set TopLevelPortInterface diag7data Direction out
	dict set TopLevelPortInterface diag7data Period 1
	dict set TopLevelPortInterface diag7data Interface 0
	dict set TopLevelPortInterface diag7data InterfaceName {}
	dict set TopLevelPortInterface diag7data InterfaceString {DATA}
	dict set TopLevelPortInterface diag7data ClockDomain {dsp}
	dict set TopLevelPortInterface diag7data Locs {}
	dict set TopLevelPortInterface diag7data IOStandard {}
	dict set TopLevelPortInterface diag6data Name {diag6data}
	dict set TopLevelPortInterface diag6data Type Fix_32_0
	dict set TopLevelPortInterface diag6data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag6data BinaryPoint 0
	dict set TopLevelPortInterface diag6data Width 32
	dict set TopLevelPortInterface diag6data DatFile {examplemodel_bus_axi_example_dsp_diag6data.dat}
	dict set TopLevelPortInterface diag6data IconText {diag6data}
	dict set TopLevelPortInterface diag6data Direction out
	dict set TopLevelPortInterface diag6data Period 1
	dict set TopLevelPortInterface diag6data Interface 0
	dict set TopLevelPortInterface diag6data InterfaceName {}
	dict set TopLevelPortInterface diag6data InterfaceString {DATA}
	dict set TopLevelPortInterface diag6data ClockDomain {dsp}
	dict set TopLevelPortInterface diag6data Locs {}
	dict set TopLevelPortInterface diag6data IOStandard {}
	dict set TopLevelPortInterface diag5data Name {diag5data}
	dict set TopLevelPortInterface diag5data Type Fix_32_0
	dict set TopLevelPortInterface diag5data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag5data BinaryPoint 0
	dict set TopLevelPortInterface diag5data Width 32
	dict set TopLevelPortInterface diag5data DatFile {examplemodel_bus_axi_example_dsp_diag5data.dat}
	dict set TopLevelPortInterface diag5data IconText {diag5data}
	dict set TopLevelPortInterface diag5data Direction out
	dict set TopLevelPortInterface diag5data Period 1
	dict set TopLevelPortInterface diag5data Interface 0
	dict set TopLevelPortInterface diag5data InterfaceName {}
	dict set TopLevelPortInterface diag5data InterfaceString {DATA}
	dict set TopLevelPortInterface diag5data ClockDomain {dsp}
	dict set TopLevelPortInterface diag5data Locs {}
	dict set TopLevelPortInterface diag5data IOStandard {}
	dict set TopLevelPortInterface diag3data Name {diag3data}
	dict set TopLevelPortInterface diag3data Type Fix_32_0
	dict set TopLevelPortInterface diag3data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag3data BinaryPoint 0
	dict set TopLevelPortInterface diag3data Width 32
	dict set TopLevelPortInterface diag3data DatFile {examplemodel_bus_axi_example_dsp_diag3data.dat}
	dict set TopLevelPortInterface diag3data IconText {diag3data}
	dict set TopLevelPortInterface diag3data Direction out
	dict set TopLevelPortInterface diag3data Period 1
	dict set TopLevelPortInterface diag3data Interface 0
	dict set TopLevelPortInterface diag3data InterfaceName {}
	dict set TopLevelPortInterface diag3data InterfaceString {DATA}
	dict set TopLevelPortInterface diag3data ClockDomain {dsp}
	dict set TopLevelPortInterface diag3data Locs {}
	dict set TopLevelPortInterface diag3data IOStandard {}
	dict set TopLevelPortInterface diag2data Name {diag2data}
	dict set TopLevelPortInterface diag2data Type Fix_32_0
	dict set TopLevelPortInterface diag2data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag2data BinaryPoint 0
	dict set TopLevelPortInterface diag2data Width 32
	dict set TopLevelPortInterface diag2data DatFile {examplemodel_bus_axi_example_dsp_diag2data.dat}
	dict set TopLevelPortInterface diag2data IconText {diag2data}
	dict set TopLevelPortInterface diag2data Direction out
	dict set TopLevelPortInterface diag2data Period 1
	dict set TopLevelPortInterface diag2data Interface 0
	dict set TopLevelPortInterface diag2data InterfaceName {}
	dict set TopLevelPortInterface diag2data InterfaceString {DATA}
	dict set TopLevelPortInterface diag2data ClockDomain {dsp}
	dict set TopLevelPortInterface diag2data Locs {}
	dict set TopLevelPortInterface diag2data IOStandard {}
	dict set TopLevelPortInterface wfdata_0 Name {wfdata_0}
	dict set TopLevelPortInterface wfdata_0 Type Fix_32_0
	dict set TopLevelPortInterface wfdata_0 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_0 BinaryPoint 0
	dict set TopLevelPortInterface wfdata_0 Width 32
	dict set TopLevelPortInterface wfdata_0 DatFile {examplemodel_bus_axi_example_dsp_wfdata_0.dat}
	dict set TopLevelPortInterface wfdata_0 IconText {wfdata_0}
	dict set TopLevelPortInterface wfdata_0 Direction out
	dict set TopLevelPortInterface wfdata_0 Period 1
	dict set TopLevelPortInterface wfdata_0 Interface 0
	dict set TopLevelPortInterface wfdata_0 InterfaceName {}
	dict set TopLevelPortInterface wfdata_0 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_0 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_0 Locs {}
	dict set TopLevelPortInterface wfdata_0 IOStandard {}
	dict set TopLevelPortInterface diag4data Name {diag4data}
	dict set TopLevelPortInterface diag4data Type Fix_32_0
	dict set TopLevelPortInterface diag4data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag4data BinaryPoint 0
	dict set TopLevelPortInterface diag4data Width 32
	dict set TopLevelPortInterface diag4data DatFile {examplemodel_bus_axi_example_dsp_diag4data.dat}
	dict set TopLevelPortInterface diag4data IconText {diag4data}
	dict set TopLevelPortInterface diag4data Direction out
	dict set TopLevelPortInterface diag4data Period 1
	dict set TopLevelPortInterface diag4data Interface 0
	dict set TopLevelPortInterface diag4data InterfaceName {}
	dict set TopLevelPortInterface diag4data InterfaceString {DATA}
	dict set TopLevelPortInterface diag4data ClockDomain {dsp}
	dict set TopLevelPortInterface diag4data Locs {}
	dict set TopLevelPortInterface diag4data IOStandard {}
	dict set TopLevelPortInterface diag2fixed Name {diag2fixed}
	dict set TopLevelPortInterface diag2fixed Type Bool
	dict set TopLevelPortInterface diag2fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag2fixed BinaryPoint 0
	dict set TopLevelPortInterface diag2fixed Width 1
	dict set TopLevelPortInterface diag2fixed DatFile {examplemodel_bus_axi_example_dsp_diag2fixed.dat}
	dict set TopLevelPortInterface diag2fixed IconText {diag2fixed}
	dict set TopLevelPortInterface diag2fixed Direction out
	dict set TopLevelPortInterface diag2fixed Period 1
	dict set TopLevelPortInterface diag2fixed Interface 0
	dict set TopLevelPortInterface diag2fixed InterfaceName {}
	dict set TopLevelPortInterface diag2fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag2fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag2fixed Locs {}
	dict set TopLevelPortInterface diag2fixed IOStandard {}
	dict set TopLevelPortInterface diag3fixed Name {diag3fixed}
	dict set TopLevelPortInterface diag3fixed Type Bool
	dict set TopLevelPortInterface diag3fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag3fixed BinaryPoint 0
	dict set TopLevelPortInterface diag3fixed Width 1
	dict set TopLevelPortInterface diag3fixed DatFile {examplemodel_bus_axi_example_dsp_diag3fixed.dat}
	dict set TopLevelPortInterface diag3fixed IconText {diag3fixed}
	dict set TopLevelPortInterface diag3fixed Direction out
	dict set TopLevelPortInterface diag3fixed Period 1
	dict set TopLevelPortInterface diag3fixed Interface 0
	dict set TopLevelPortInterface diag3fixed InterfaceName {}
	dict set TopLevelPortInterface diag3fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag3fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag3fixed Locs {}
	dict set TopLevelPortInterface diag3fixed IOStandard {}
	dict set TopLevelPortInterface diag4fixed Name {diag4fixed}
	dict set TopLevelPortInterface diag4fixed Type Bool
	dict set TopLevelPortInterface diag4fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag4fixed BinaryPoint 0
	dict set TopLevelPortInterface diag4fixed Width 1
	dict set TopLevelPortInterface diag4fixed DatFile {examplemodel_bus_axi_example_dsp_diag4fixed.dat}
	dict set TopLevelPortInterface diag4fixed IconText {diag4fixed}
	dict set TopLevelPortInterface diag4fixed Direction out
	dict set TopLevelPortInterface diag4fixed Period 1
	dict set TopLevelPortInterface diag4fixed Interface 0
	dict set TopLevelPortInterface diag4fixed InterfaceName {}
	dict set TopLevelPortInterface diag4fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag4fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag4fixed Locs {}
	dict set TopLevelPortInterface diag4fixed IOStandard {}
	dict set TopLevelPortInterface diag8data Name {diag8data}
	dict set TopLevelPortInterface diag8data Type Fix_32_0
	dict set TopLevelPortInterface diag8data ArithmeticType xlSigned
	dict set TopLevelPortInterface diag8data BinaryPoint 0
	dict set TopLevelPortInterface diag8data Width 32
	dict set TopLevelPortInterface diag8data DatFile {examplemodel_bus_axi_example_dsp_diag8data.dat}
	dict set TopLevelPortInterface diag8data IconText {diag8data}
	dict set TopLevelPortInterface diag8data Direction out
	dict set TopLevelPortInterface diag8data Period 1
	dict set TopLevelPortInterface diag8data Interface 0
	dict set TopLevelPortInterface diag8data InterfaceName {}
	dict set TopLevelPortInterface diag8data InterfaceString {DATA}
	dict set TopLevelPortInterface diag8data ClockDomain {dsp}
	dict set TopLevelPortInterface diag8data Locs {}
	dict set TopLevelPortInterface diag8data IOStandard {}
	dict set TopLevelPortInterface diag5fixed Name {diag5fixed}
	dict set TopLevelPortInterface diag5fixed Type Bool
	dict set TopLevelPortInterface diag5fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag5fixed BinaryPoint 0
	dict set TopLevelPortInterface diag5fixed Width 1
	dict set TopLevelPortInterface diag5fixed DatFile {examplemodel_bus_axi_example_dsp_diag5fixed.dat}
	dict set TopLevelPortInterface diag5fixed IconText {diag5fixed}
	dict set TopLevelPortInterface diag5fixed Direction out
	dict set TopLevelPortInterface diag5fixed Period 1
	dict set TopLevelPortInterface diag5fixed Interface 0
	dict set TopLevelPortInterface diag5fixed InterfaceName {}
	dict set TopLevelPortInterface diag5fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag5fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag5fixed Locs {}
	dict set TopLevelPortInterface diag5fixed IOStandard {}
	dict set TopLevelPortInterface diag6fixed Name {diag6fixed}
	dict set TopLevelPortInterface diag6fixed Type Bool
	dict set TopLevelPortInterface diag6fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag6fixed BinaryPoint 0
	dict set TopLevelPortInterface diag6fixed Width 1
	dict set TopLevelPortInterface diag6fixed DatFile {examplemodel_bus_axi_example_dsp_diag6fixed.dat}
	dict set TopLevelPortInterface diag6fixed IconText {diag6fixed}
	dict set TopLevelPortInterface diag6fixed Direction out
	dict set TopLevelPortInterface diag6fixed Period 1
	dict set TopLevelPortInterface diag6fixed Interface 0
	dict set TopLevelPortInterface diag6fixed InterfaceName {}
	dict set TopLevelPortInterface diag6fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag6fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag6fixed Locs {}
	dict set TopLevelPortInterface diag6fixed IOStandard {}
	dict set TopLevelPortInterface diag7fixed Name {diag7fixed}
	dict set TopLevelPortInterface diag7fixed Type Bool
	dict set TopLevelPortInterface diag7fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag7fixed BinaryPoint 0
	dict set TopLevelPortInterface diag7fixed Width 1
	dict set TopLevelPortInterface diag7fixed DatFile {examplemodel_bus_axi_example_dsp_diag7fixed.dat}
	dict set TopLevelPortInterface diag7fixed IconText {diag7fixed}
	dict set TopLevelPortInterface diag7fixed Direction out
	dict set TopLevelPortInterface diag7fixed Period 1
	dict set TopLevelPortInterface diag7fixed Interface 0
	dict set TopLevelPortInterface diag7fixed InterfaceName {}
	dict set TopLevelPortInterface diag7fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag7fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag7fixed Locs {}
	dict set TopLevelPortInterface diag7fixed IOStandard {}
	dict set TopLevelPortInterface diag8fixed Name {diag8fixed}
	dict set TopLevelPortInterface diag8fixed Type Bool
	dict set TopLevelPortInterface diag8fixed ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag8fixed BinaryPoint 0
	dict set TopLevelPortInterface diag8fixed Width 1
	dict set TopLevelPortInterface diag8fixed DatFile {examplemodel_bus_axi_example_dsp_diag8fixed.dat}
	dict set TopLevelPortInterface diag8fixed IconText {diag8fixed}
	dict set TopLevelPortInterface diag8fixed Direction out
	dict set TopLevelPortInterface diag8fixed Period 1
	dict set TopLevelPortInterface diag8fixed Interface 0
	dict set TopLevelPortInterface diag8fixed InterfaceName {}
	dict set TopLevelPortInterface diag8fixed InterfaceString {DATA}
	dict set TopLevelPortInterface diag8fixed ClockDomain {dsp}
	dict set TopLevelPortInterface diag8fixed Locs {}
	dict set TopLevelPortInterface diag8fixed IOStandard {}
	dict set TopLevelPortInterface diag2sevr Name {diag2sevr}
	dict set TopLevelPortInterface diag2sevr Type UFix_2_0
	dict set TopLevelPortInterface diag2sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag2sevr BinaryPoint 0
	dict set TopLevelPortInterface diag2sevr Width 2
	dict set TopLevelPortInterface diag2sevr DatFile {examplemodel_bus_axi_example_dsp_diag2sevr.dat}
	dict set TopLevelPortInterface diag2sevr IconText {diag2sevr}
	dict set TopLevelPortInterface diag2sevr Direction out
	dict set TopLevelPortInterface diag2sevr Period 1
	dict set TopLevelPortInterface diag2sevr Interface 0
	dict set TopLevelPortInterface diag2sevr InterfaceName {}
	dict set TopLevelPortInterface diag2sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag2sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag2sevr Locs {}
	dict set TopLevelPortInterface diag2sevr IOStandard {}
	dict set TopLevelPortInterface diag3sevr Name {diag3sevr}
	dict set TopLevelPortInterface diag3sevr Type UFix_2_0
	dict set TopLevelPortInterface diag3sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag3sevr BinaryPoint 0
	dict set TopLevelPortInterface diag3sevr Width 2
	dict set TopLevelPortInterface diag3sevr DatFile {examplemodel_bus_axi_example_dsp_diag3sevr.dat}
	dict set TopLevelPortInterface diag3sevr IconText {diag3sevr}
	dict set TopLevelPortInterface diag3sevr Direction out
	dict set TopLevelPortInterface diag3sevr Period 1
	dict set TopLevelPortInterface diag3sevr Interface 0
	dict set TopLevelPortInterface diag3sevr InterfaceName {}
	dict set TopLevelPortInterface diag3sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag3sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag3sevr Locs {}
	dict set TopLevelPortInterface diag3sevr IOStandard {}
	dict set TopLevelPortInterface diag4sevr Name {diag4sevr}
	dict set TopLevelPortInterface diag4sevr Type UFix_2_0
	dict set TopLevelPortInterface diag4sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag4sevr BinaryPoint 0
	dict set TopLevelPortInterface diag4sevr Width 2
	dict set TopLevelPortInterface diag4sevr DatFile {examplemodel_bus_axi_example_dsp_diag4sevr.dat}
	dict set TopLevelPortInterface diag4sevr IconText {diag4sevr}
	dict set TopLevelPortInterface diag4sevr Direction out
	dict set TopLevelPortInterface diag4sevr Period 1
	dict set TopLevelPortInterface diag4sevr Interface 0
	dict set TopLevelPortInterface diag4sevr InterfaceName {}
	dict set TopLevelPortInterface diag4sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag4sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag4sevr Locs {}
	dict set TopLevelPortInterface diag4sevr IOStandard {}
	dict set TopLevelPortInterface diag5sevr Name {diag5sevr}
	dict set TopLevelPortInterface diag5sevr Type UFix_2_0
	dict set TopLevelPortInterface diag5sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag5sevr BinaryPoint 0
	dict set TopLevelPortInterface diag5sevr Width 2
	dict set TopLevelPortInterface diag5sevr DatFile {examplemodel_bus_axi_example_dsp_diag5sevr.dat}
	dict set TopLevelPortInterface diag5sevr IconText {diag5sevr}
	dict set TopLevelPortInterface diag5sevr Direction out
	dict set TopLevelPortInterface diag5sevr Period 1
	dict set TopLevelPortInterface diag5sevr Interface 0
	dict set TopLevelPortInterface diag5sevr InterfaceName {}
	dict set TopLevelPortInterface diag5sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag5sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag5sevr Locs {}
	dict set TopLevelPortInterface diag5sevr IOStandard {}
	dict set TopLevelPortInterface diag6sevr Name {diag6sevr}
	dict set TopLevelPortInterface diag6sevr Type UFix_2_0
	dict set TopLevelPortInterface diag6sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag6sevr BinaryPoint 0
	dict set TopLevelPortInterface diag6sevr Width 2
	dict set TopLevelPortInterface diag6sevr DatFile {examplemodel_bus_axi_example_dsp_diag6sevr.dat}
	dict set TopLevelPortInterface diag6sevr IconText {diag6sevr}
	dict set TopLevelPortInterface diag6sevr Direction out
	dict set TopLevelPortInterface diag6sevr Period 1
	dict set TopLevelPortInterface diag6sevr Interface 0
	dict set TopLevelPortInterface diag6sevr InterfaceName {}
	dict set TopLevelPortInterface diag6sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag6sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag6sevr Locs {}
	dict set TopLevelPortInterface diag6sevr IOStandard {}
	dict set TopLevelPortInterface diag7sevr Name {diag7sevr}
	dict set TopLevelPortInterface diag7sevr Type UFix_2_0
	dict set TopLevelPortInterface diag7sevr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface diag7sevr BinaryPoint 0
	dict set TopLevelPortInterface diag7sevr Width 2
	dict set TopLevelPortInterface diag7sevr DatFile {examplemodel_bus_axi_example_dsp_diag7sevr.dat}
	dict set TopLevelPortInterface diag7sevr IconText {diag7sevr}
	dict set TopLevelPortInterface diag7sevr Direction out
	dict set TopLevelPortInterface diag7sevr Period 1
	dict set TopLevelPortInterface diag7sevr Interface 0
	dict set TopLevelPortInterface diag7sevr InterfaceName {}
	dict set TopLevelPortInterface diag7sevr InterfaceString {DATA}
	dict set TopLevelPortInterface diag7sevr ClockDomain {dsp}
	dict set TopLevelPortInterface diag7sevr Locs {}
	dict set TopLevelPortInterface diag7sevr IOStandard {}
	dict set TopLevelPortInterface wfvalid_0 Name {wfvalid_0}
	dict set TopLevelPortInterface wfvalid_0 Type Bool
	dict set TopLevelPortInterface wfvalid_0 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_0 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_0 Width 1
	dict set TopLevelPortInterface wfvalid_0 DatFile {examplemodel_bus_axi_example_dsp_wfvalid_0.dat}
	dict set TopLevelPortInterface wfvalid_0 IconText {wfvalid_0}
	dict set TopLevelPortInterface wfvalid_0 Direction out
	dict set TopLevelPortInterface wfvalid_0 Period 1
	dict set TopLevelPortInterface wfvalid_0 Interface 0
	dict set TopLevelPortInterface wfvalid_0 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_0 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_0 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_0 Locs {}
	dict set TopLevelPortInterface wfvalid_0 IOStandard {}
	dict set TopLevelPortInterface wfdata_1 Name {wfdata_1}
	dict set TopLevelPortInterface wfdata_1 Type Fix_32_0
	dict set TopLevelPortInterface wfdata_1 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_1 BinaryPoint 0
	dict set TopLevelPortInterface wfdata_1 Width 32
	dict set TopLevelPortInterface wfdata_1 DatFile {examplemodel_bus_axi_example_dsp_wfdata_1.dat}
	dict set TopLevelPortInterface wfdata_1 IconText {wfdata_1}
	dict set TopLevelPortInterface wfdata_1 Direction out
	dict set TopLevelPortInterface wfdata_1 Period 1
	dict set TopLevelPortInterface wfdata_1 Interface 0
	dict set TopLevelPortInterface wfdata_1 InterfaceName {}
	dict set TopLevelPortInterface wfdata_1 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_1 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_1 Locs {}
	dict set TopLevelPortInterface wfdata_1 IOStandard {}
	dict set TopLevelPortInterface wfdata_2 Name {wfdata_2}
	dict set TopLevelPortInterface wfdata_2 Type Fix_32_0
	dict set TopLevelPortInterface wfdata_2 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_2 BinaryPoint 0
	dict set TopLevelPortInterface wfdata_2 Width 32
	dict set TopLevelPortInterface wfdata_2 DatFile {examplemodel_bus_axi_example_dsp_wfdata_2.dat}
	dict set TopLevelPortInterface wfdata_2 IconText {wfdata_2}
	dict set TopLevelPortInterface wfdata_2 Direction out
	dict set TopLevelPortInterface wfdata_2 Period 1
	dict set TopLevelPortInterface wfdata_2 Interface 0
	dict set TopLevelPortInterface wfdata_2 InterfaceName {}
	dict set TopLevelPortInterface wfdata_2 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_2 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_2 Locs {}
	dict set TopLevelPortInterface wfdata_2 IOStandard {}
	dict set TopLevelPortInterface wfdata_3 Name {wfdata_3}
	dict set TopLevelPortInterface wfdata_3 Type Fix_32_0
	dict set TopLevelPortInterface wfdata_3 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_3 BinaryPoint 0
	dict set TopLevelPortInterface wfdata_3 Width 32
	dict set TopLevelPortInterface wfdata_3 DatFile {examplemodel_bus_axi_example_dsp_wfdata_3.dat}
	dict set TopLevelPortInterface wfdata_3 IconText {wfdata_3}
	dict set TopLevelPortInterface wfdata_3 Direction out
	dict set TopLevelPortInterface wfdata_3 Period 1
	dict set TopLevelPortInterface wfdata_3 Interface 0
	dict set TopLevelPortInterface wfdata_3 InterfaceName {}
	dict set TopLevelPortInterface wfdata_3 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_3 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_3 Locs {}
	dict set TopLevelPortInterface wfdata_3 IOStandard {}
	dict set TopLevelPortInterface wfdata_4 Name {wfdata_4}
	dict set TopLevelPortInterface wfdata_4 Type Fix_32_0
	dict set TopLevelPortInterface wfdata_4 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_4 BinaryPoint 0
	dict set TopLevelPortInterface wfdata_4 Width 32
	dict set TopLevelPortInterface wfdata_4 DatFile {examplemodel_bus_axi_example_dsp_wfdata_4.dat}
	dict set TopLevelPortInterface wfdata_4 IconText {wfdata_4}
	dict set TopLevelPortInterface wfdata_4 Direction out
	dict set TopLevelPortInterface wfdata_4 Period 1
	dict set TopLevelPortInterface wfdata_4 Interface 0
	dict set TopLevelPortInterface wfdata_4 InterfaceName {}
	dict set TopLevelPortInterface wfdata_4 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_4 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_4 Locs {}
	dict set TopLevelPortInterface wfdata_4 IOStandard {}
	dict set TopLevelPortInterface wfdata_5 Name {wfdata_5}
	dict set TopLevelPortInterface wfdata_5 Type Fix_32_0
	dict set TopLevelPortInterface wfdata_5 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_5 BinaryPoint 0
	dict set TopLevelPortInterface wfdata_5 Width 32
	dict set TopLevelPortInterface wfdata_5 DatFile {examplemodel_bus_axi_example_dsp_wfdata_5.dat}
	dict set TopLevelPortInterface wfdata_5 IconText {wfdata_5}
	dict set TopLevelPortInterface wfdata_5 Direction out
	dict set TopLevelPortInterface wfdata_5 Period 1
	dict set TopLevelPortInterface wfdata_5 Interface 0
	dict set TopLevelPortInterface wfdata_5 InterfaceName {}
	dict set TopLevelPortInterface wfdata_5 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_5 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_5 Locs {}
	dict set TopLevelPortInterface wfdata_5 IOStandard {}
	dict set TopLevelPortInterface wfdata_6 Name {wfdata_6}
	dict set TopLevelPortInterface wfdata_6 Type Fix_32_0
	dict set TopLevelPortInterface wfdata_6 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_6 BinaryPoint 0
	dict set TopLevelPortInterface wfdata_6 Width 32
	dict set TopLevelPortInterface wfdata_6 DatFile {examplemodel_bus_axi_example_dsp_wfdata_6.dat}
	dict set TopLevelPortInterface wfdata_6 IconText {wfdata_6}
	dict set TopLevelPortInterface wfdata_6 Direction out
	dict set TopLevelPortInterface wfdata_6 Period 1
	dict set TopLevelPortInterface wfdata_6 Interface 0
	dict set TopLevelPortInterface wfdata_6 InterfaceName {}
	dict set TopLevelPortInterface wfdata_6 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_6 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_6 Locs {}
	dict set TopLevelPortInterface wfdata_6 IOStandard {}
	dict set TopLevelPortInterface wfdata_7 Name {wfdata_7}
	dict set TopLevelPortInterface wfdata_7 Type Fix_32_0
	dict set TopLevelPortInterface wfdata_7 ArithmeticType xlSigned
	dict set TopLevelPortInterface wfdata_7 BinaryPoint 0
	dict set TopLevelPortInterface wfdata_7 Width 32
	dict set TopLevelPortInterface wfdata_7 DatFile {examplemodel_bus_axi_example_dsp_wfdata_7.dat}
	dict set TopLevelPortInterface wfdata_7 IconText {wfdata_7}
	dict set TopLevelPortInterface wfdata_7 Direction out
	dict set TopLevelPortInterface wfdata_7 Period 1
	dict set TopLevelPortInterface wfdata_7 Interface 0
	dict set TopLevelPortInterface wfdata_7 InterfaceName {}
	dict set TopLevelPortInterface wfdata_7 InterfaceString {DATA}
	dict set TopLevelPortInterface wfdata_7 ClockDomain {dsp}
	dict set TopLevelPortInterface wfdata_7 Locs {}
	dict set TopLevelPortInterface wfdata_7 IOStandard {}
	dict set TopLevelPortInterface wfvalid_5 Name {wfvalid_5}
	dict set TopLevelPortInterface wfvalid_5 Type Bool
	dict set TopLevelPortInterface wfvalid_5 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_5 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_5 Width 1
	dict set TopLevelPortInterface wfvalid_5 DatFile {examplemodel_bus_axi_example_dsp_wfvalid_5.dat}
	dict set TopLevelPortInterface wfvalid_5 IconText {wfvalid_5}
	dict set TopLevelPortInterface wfvalid_5 Direction out
	dict set TopLevelPortInterface wfvalid_5 Period 1
	dict set TopLevelPortInterface wfvalid_5 Interface 0
	dict set TopLevelPortInterface wfvalid_5 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_5 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_5 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_5 Locs {}
	dict set TopLevelPortInterface wfvalid_5 IOStandard {}
	dict set TopLevelPortInterface wfvalid_1 Name {wfvalid_1}
	dict set TopLevelPortInterface wfvalid_1 Type Bool
	dict set TopLevelPortInterface wfvalid_1 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_1 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_1 Width 1
	dict set TopLevelPortInterface wfvalid_1 DatFile {examplemodel_bus_axi_example_dsp_wfvalid_1.dat}
	dict set TopLevelPortInterface wfvalid_1 IconText {wfvalid_1}
	dict set TopLevelPortInterface wfvalid_1 Direction out
	dict set TopLevelPortInterface wfvalid_1 Period 1
	dict set TopLevelPortInterface wfvalid_1 Interface 0
	dict set TopLevelPortInterface wfvalid_1 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_1 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_1 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_1 Locs {}
	dict set TopLevelPortInterface wfvalid_1 IOStandard {}
	dict set TopLevelPortInterface wfvalid_2 Name {wfvalid_2}
	dict set TopLevelPortInterface wfvalid_2 Type Bool
	dict set TopLevelPortInterface wfvalid_2 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_2 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_2 Width 1
	dict set TopLevelPortInterface wfvalid_2 DatFile {examplemodel_bus_axi_example_dsp_wfvalid_2.dat}
	dict set TopLevelPortInterface wfvalid_2 IconText {wfvalid_2}
	dict set TopLevelPortInterface wfvalid_2 Direction out
	dict set TopLevelPortInterface wfvalid_2 Period 1
	dict set TopLevelPortInterface wfvalid_2 Interface 0
	dict set TopLevelPortInterface wfvalid_2 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_2 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_2 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_2 Locs {}
	dict set TopLevelPortInterface wfvalid_2 IOStandard {}
	dict set TopLevelPortInterface wfvalid_3 Name {wfvalid_3}
	dict set TopLevelPortInterface wfvalid_3 Type Bool
	dict set TopLevelPortInterface wfvalid_3 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_3 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_3 Width 1
	dict set TopLevelPortInterface wfvalid_3 DatFile {examplemodel_bus_axi_example_dsp_wfvalid_3.dat}
	dict set TopLevelPortInterface wfvalid_3 IconText {wfvalid_3}
	dict set TopLevelPortInterface wfvalid_3 Direction out
	dict set TopLevelPortInterface wfvalid_3 Period 1
	dict set TopLevelPortInterface wfvalid_3 Interface 0
	dict set TopLevelPortInterface wfvalid_3 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_3 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_3 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_3 Locs {}
	dict set TopLevelPortInterface wfvalid_3 IOStandard {}
	dict set TopLevelPortInterface wfvalid_4 Name {wfvalid_4}
	dict set TopLevelPortInterface wfvalid_4 Type Bool
	dict set TopLevelPortInterface wfvalid_4 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_4 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_4 Width 1
	dict set TopLevelPortInterface wfvalid_4 DatFile {examplemodel_bus_axi_example_dsp_wfvalid_4.dat}
	dict set TopLevelPortInterface wfvalid_4 IconText {wfvalid_4}
	dict set TopLevelPortInterface wfvalid_4 Direction out
	dict set TopLevelPortInterface wfvalid_4 Period 1
	dict set TopLevelPortInterface wfvalid_4 Interface 0
	dict set TopLevelPortInterface wfvalid_4 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_4 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_4 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_4 Locs {}
	dict set TopLevelPortInterface wfvalid_4 IOStandard {}
	dict set TopLevelPortInterface wfvalid_6 Name {wfvalid_6}
	dict set TopLevelPortInterface wfvalid_6 Type Bool
	dict set TopLevelPortInterface wfvalid_6 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_6 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_6 Width 1
	dict set TopLevelPortInterface wfvalid_6 DatFile {examplemodel_bus_axi_example_dsp_wfvalid_6.dat}
	dict set TopLevelPortInterface wfvalid_6 IconText {wfvalid_6}
	dict set TopLevelPortInterface wfvalid_6 Direction out
	dict set TopLevelPortInterface wfvalid_6 Period 1
	dict set TopLevelPortInterface wfvalid_6 Interface 0
	dict set TopLevelPortInterface wfvalid_6 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_6 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_6 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_6 Locs {}
	dict set TopLevelPortInterface wfvalid_6 IOStandard {}
	dict set TopLevelPortInterface wfvalid_7 Name {wfvalid_7}
	dict set TopLevelPortInterface wfvalid_7 Type Bool
	dict set TopLevelPortInterface wfvalid_7 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface wfvalid_7 BinaryPoint 0
	dict set TopLevelPortInterface wfvalid_7 Width 1
	dict set TopLevelPortInterface wfvalid_7 DatFile {examplemodel_bus_axi_example_dsp_wfvalid_7.dat}
	dict set TopLevelPortInterface wfvalid_7 IconText {wfvalid_7}
	dict set TopLevelPortInterface wfvalid_7 Direction out
	dict set TopLevelPortInterface wfvalid_7 Period 1
	dict set TopLevelPortInterface wfvalid_7 Interface 0
	dict set TopLevelPortInterface wfvalid_7 InterfaceName {}
	dict set TopLevelPortInterface wfvalid_7 InterfaceString {DATA}
	dict set TopLevelPortInterface wfvalid_7 ClockDomain {dsp}
	dict set TopLevelPortInterface wfvalid_7 Locs {}
	dict set TopLevelPortInterface wfvalid_7 IOStandard {}
	dict set TopLevelPortInterface gateway_out4 Name {gateway_out4}
	dict set TopLevelPortInterface gateway_out4 Type UFix_29_29
	dict set TopLevelPortInterface gateway_out4 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface gateway_out4 BinaryPoint 29
	dict set TopLevelPortInterface gateway_out4 Width 29
	dict set TopLevelPortInterface gateway_out4 DatFile {examplemodel_bus_axi_example_dsp_cav1_gateway_out4.dat}
	dict set TopLevelPortInterface gateway_out4 IconText {Gateway Out4}
	dict set TopLevelPortInterface gateway_out4 Direction out
	dict set TopLevelPortInterface gateway_out4 Period 1
	dict set TopLevelPortInterface gateway_out4 Interface 0
	dict set TopLevelPortInterface gateway_out4 InterfaceName {}
	dict set TopLevelPortInterface gateway_out4 InterfaceString {DATA}
	dict set TopLevelPortInterface gateway_out4 ClockDomain {dsp}
	dict set TopLevelPortInterface gateway_out4 Locs {}
	dict set TopLevelPortInterface gateway_out4 IOStandard {}
	dict set TopLevelPortInterface axi_lite_aresetn Name {axi_lite_aresetn}
	dict set TopLevelPortInterface axi_lite_aresetn Type -
	dict set TopLevelPortInterface axi_lite_aresetn ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_aresetn BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_aresetn Width 1
	dict set TopLevelPortInterface axi_lite_aresetn DatFile {}
	dict set TopLevelPortInterface axi_lite_aresetn IconText {axi_lite_aresetn}
	dict set TopLevelPortInterface axi_lite_aresetn Direction in
	dict set TopLevelPortInterface axi_lite_aresetn Period 1
	dict set TopLevelPortInterface axi_lite_aresetn Interface 8
	dict set TopLevelPortInterface axi_lite_aresetn InterfaceName {}
	dict set TopLevelPortInterface axi_lite_aresetn InterfaceString {ARESETN}
	dict set TopLevelPortInterface axi_lite_aresetn ClockDomain {}
	dict set TopLevelPortInterface axi_lite_aresetn Locs {}
	dict set TopLevelPortInterface axi_lite_aresetn IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr Name {axi_lite_s_axi_awaddr}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr Type -
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr Width 12
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr IconText {axi_lite_s_axi_awaddr}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_awaddr IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid Name {axi_lite_s_axi_awvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid Type -
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid IconText {axi_lite_s_axi_awvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_awvalid IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_awready Name {axi_lite_s_axi_awready}
	dict set TopLevelPortInterface axi_lite_s_axi_awready Type -
	dict set TopLevelPortInterface axi_lite_s_axi_awready ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_awready BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_awready Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_awready DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_awready IconText {axi_lite_s_axi_awready}
	dict set TopLevelPortInterface axi_lite_s_axi_awready Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_awready Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_awready Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_awready InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_awready InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_awready ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_awready Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_awready IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata Name {axi_lite_s_axi_wdata}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata Type -
	dict set TopLevelPortInterface axi_lite_s_axi_wdata ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_wdata BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_wdata Width 32
	dict set TopLevelPortInterface axi_lite_s_axi_wdata DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata IconText {axi_lite_s_axi_wdata}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_wdata Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_wdata Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_wdata InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_wdata IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb Name {axi_lite_s_axi_wstrb}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb Type -
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb Width 4
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb IconText {axi_lite_s_axi_wstrb}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_wstrb IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid Name {axi_lite_s_axi_wvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid Type -
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid IconText {axi_lite_s_axi_wvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_wvalid IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_wready Name {axi_lite_s_axi_wready}
	dict set TopLevelPortInterface axi_lite_s_axi_wready Type -
	dict set TopLevelPortInterface axi_lite_s_axi_wready ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_wready BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_wready Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_wready DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_wready IconText {axi_lite_s_axi_wready}
	dict set TopLevelPortInterface axi_lite_s_axi_wready Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_wready Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_wready Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_wready InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_wready InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_wready ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_wready Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_wready IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp Name {axi_lite_s_axi_bresp}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp Type -
	dict set TopLevelPortInterface axi_lite_s_axi_bresp ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_bresp BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_bresp Width 2
	dict set TopLevelPortInterface axi_lite_s_axi_bresp DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp IconText {axi_lite_s_axi_bresp}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_bresp Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_bresp Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_bresp InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_bresp IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid Name {axi_lite_s_axi_bvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid Type -
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid IconText {axi_lite_s_axi_bvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_bvalid IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_bready Name {axi_lite_s_axi_bready}
	dict set TopLevelPortInterface axi_lite_s_axi_bready Type -
	dict set TopLevelPortInterface axi_lite_s_axi_bready ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_bready BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_bready Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_bready DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_bready IconText {axi_lite_s_axi_bready}
	dict set TopLevelPortInterface axi_lite_s_axi_bready Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_bready Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_bready Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_bready InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_bready InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_bready ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_bready Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_bready IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr Name {axi_lite_s_axi_araddr}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr Type -
	dict set TopLevelPortInterface axi_lite_s_axi_araddr ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_araddr BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_araddr Width 12
	dict set TopLevelPortInterface axi_lite_s_axi_araddr DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr IconText {axi_lite_s_axi_araddr}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_araddr Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_araddr Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_araddr InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_araddr IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid Name {axi_lite_s_axi_arvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid Type -
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid IconText {axi_lite_s_axi_arvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_arvalid IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_arready Name {axi_lite_s_axi_arready}
	dict set TopLevelPortInterface axi_lite_s_axi_arready Type -
	dict set TopLevelPortInterface axi_lite_s_axi_arready ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_arready BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_arready Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_arready DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_arready IconText {axi_lite_s_axi_arready}
	dict set TopLevelPortInterface axi_lite_s_axi_arready Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_arready Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_arready Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_arready InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_arready InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_arready ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_arready Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_arready IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata Name {axi_lite_s_axi_rdata}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata Type -
	dict set TopLevelPortInterface axi_lite_s_axi_rdata ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_rdata BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_rdata Width 32
	dict set TopLevelPortInterface axi_lite_s_axi_rdata DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata IconText {axi_lite_s_axi_rdata}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_rdata Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_rdata Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_rdata InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_rdata IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp Name {axi_lite_s_axi_rresp}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp Type -
	dict set TopLevelPortInterface axi_lite_s_axi_rresp ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_rresp BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_rresp Width 2
	dict set TopLevelPortInterface axi_lite_s_axi_rresp DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp IconText {axi_lite_s_axi_rresp}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_rresp Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_rresp Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_rresp InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_rresp IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid Name {axi_lite_s_axi_rvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid Type -
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid IconText {axi_lite_s_axi_rvalid}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid Direction out
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_rvalid IOStandard {}
	dict set TopLevelPortInterface axi_lite_s_axi_rready Name {axi_lite_s_axi_rready}
	dict set TopLevelPortInterface axi_lite_s_axi_rready Type -
	dict set TopLevelPortInterface axi_lite_s_axi_rready ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_s_axi_rready BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_s_axi_rready Width 1
	dict set TopLevelPortInterface axi_lite_s_axi_rready DatFile {}
	dict set TopLevelPortInterface axi_lite_s_axi_rready IconText {axi_lite_s_axi_rready}
	dict set TopLevelPortInterface axi_lite_s_axi_rready Direction in
	dict set TopLevelPortInterface axi_lite_s_axi_rready Period 1
	dict set TopLevelPortInterface axi_lite_s_axi_rready Interface 5
	dict set TopLevelPortInterface axi_lite_s_axi_rready InterfaceName {}
	dict set TopLevelPortInterface axi_lite_s_axi_rready InterfaceString {WIRE_AXI_LITE}
	dict set TopLevelPortInterface axi_lite_s_axi_rready ClockDomain {}
	dict set TopLevelPortInterface axi_lite_s_axi_rready Locs {}
	dict set TopLevelPortInterface axi_lite_s_axi_rready IOStandard {}
	dict set TopLevelPortInterface dsp_clk Name {dsp_clk}
	dict set TopLevelPortInterface dsp_clk Type -
	dict set TopLevelPortInterface dsp_clk ArithmeticType xlUnsigned
	dict set TopLevelPortInterface dsp_clk BinaryPoint 0
	dict set TopLevelPortInterface dsp_clk Width 1
	dict set TopLevelPortInterface dsp_clk DatFile {}
	dict set TopLevelPortInterface dsp_clk Direction in
	dict set TopLevelPortInterface dsp_clk Period 1
	dict set TopLevelPortInterface dsp_clk Interface 6
	dict set TopLevelPortInterface dsp_clk InterfaceName {}
	dict set TopLevelPortInterface dsp_clk InterfaceString {CLOCK}
	dict set TopLevelPortInterface dsp_clk ClockDomain {dsp}
	dict set TopLevelPortInterface dsp_clk Locs {}
	dict set TopLevelPortInterface dsp_clk IOStandard {}
	dict set TopLevelPortInterface dsp_clk AssociatedInterfaces {}
	dict set TopLevelPortInterface dsp_clk AssociatedResets {}
	dict set TopLevelPortInterface axi_lite_clk Name {axi_lite_clk}
	dict set TopLevelPortInterface axi_lite_clk Type -
	dict set TopLevelPortInterface axi_lite_clk ArithmeticType xlUnsigned
	dict set TopLevelPortInterface axi_lite_clk BinaryPoint 0
	dict set TopLevelPortInterface axi_lite_clk Width 1
	dict set TopLevelPortInterface axi_lite_clk DatFile {}
	dict set TopLevelPortInterface axi_lite_clk Direction in
	dict set TopLevelPortInterface axi_lite_clk Period 1
	dict set TopLevelPortInterface axi_lite_clk Interface 6
	dict set TopLevelPortInterface axi_lite_clk InterfaceName {}
	dict set TopLevelPortInterface axi_lite_clk InterfaceString {CLOCK}
	dict set TopLevelPortInterface axi_lite_clk ClockDomain {axi_lite}
	dict set TopLevelPortInterface axi_lite_clk Locs {}
	dict set TopLevelPortInterface axi_lite_clk IOStandard {}
	dict set TopLevelPortInterface axi_lite_clk AssociatedInterfaces {axi_lite_s_axi }
	dict set TopLevelPortInterface axi_lite_clk AssociatedResets {axi_lite_aresetn }
	set MemoryMappedPort {}
	dict set MemoryMappedPort scratchpad Name {scratchpad}
	dict set MemoryMappedPort scratchpad Type UFix_32_0
	dict set MemoryMappedPort scratchpad ArithmeticType xlUnsigned
	dict set MemoryMappedPort scratchpad BinaryPoint 0
	dict set MemoryMappedPort scratchpad Width 32
	dict set MemoryMappedPort scratchpad DatFile {examplemodel_bus_axi_example_axi_lite_scratchpad.dat}
	dict set MemoryMappedPort scratchpad AddressOffset 4092
	dict set MemoryMappedPort scratchpad IconText {scratchPad}
	dict set MemoryMappedPort scratchpad Direction in
	dict set MemoryMappedPort scratchpad Period 8
	dict set MemoryMappedPort scratchpad Interface 2
	dict set MemoryMappedPort scratchpad InterfaceName {}
	dict set MemoryMappedPort scratchpad InterfaceString {CONTROL}
	dict set MemoryMappedPort scratchpad ClockDomain {axi_lite}
	dict set MemoryMappedPort scratchpad Locs {}
	dict set MemoryMappedPort scratchpad IOStandard {}
	dict set MemoryMappedPort rf_ref_chan_sel Name {rf_ref_chan_sel}
	dict set MemoryMappedPort rf_ref_chan_sel Type UFix_4_0
	dict set MemoryMappedPort rf_ref_chan_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort rf_ref_chan_sel BinaryPoint 0
	dict set MemoryMappedPort rf_ref_chan_sel Width 4
	dict set MemoryMappedPort rf_ref_chan_sel DatFile {examplemodel_bus_axi_example_axi_lite_rf_ref_chan_sel.dat}
	dict set MemoryMappedPort rf_ref_chan_sel AddressOffset 16
	dict set MemoryMappedPort rf_ref_chan_sel IconText {rf_ref_chan_sel}
	dict set MemoryMappedPort rf_ref_chan_sel Direction in
	dict set MemoryMappedPort rf_ref_chan_sel Period 8
	dict set MemoryMappedPort rf_ref_chan_sel Interface 2
	dict set MemoryMappedPort rf_ref_chan_sel InterfaceName {}
	dict set MemoryMappedPort rf_ref_chan_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort rf_ref_chan_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort rf_ref_chan_sel Locs {}
	dict set MemoryMappedPort rf_ref_chan_sel IOStandard {}
	dict set MemoryMappedPort ref_window_stop Name {ref_window_stop}
	dict set MemoryMappedPort ref_window_stop Type UFix_16_0
	dict set MemoryMappedPort ref_window_stop ArithmeticType xlUnsigned
	dict set MemoryMappedPort ref_window_stop BinaryPoint 0
	dict set MemoryMappedPort ref_window_stop Width 16
	dict set MemoryMappedPort ref_window_stop DatFile {examplemodel_bus_axi_example_axi_lite_ref_window_stop.dat}
	dict set MemoryMappedPort ref_window_stop AddressOffset 24
	dict set MemoryMappedPort ref_window_stop IconText {ref_window_stop}
	dict set MemoryMappedPort ref_window_stop Direction in
	dict set MemoryMappedPort ref_window_stop Period 8
	dict set MemoryMappedPort ref_window_stop Interface 2
	dict set MemoryMappedPort ref_window_stop InterfaceName {}
	dict set MemoryMappedPort ref_window_stop InterfaceString {CONTROL}
	dict set MemoryMappedPort ref_window_stop ClockDomain {axi_lite}
	dict set MemoryMappedPort ref_window_stop Locs {}
	dict set MemoryMappedPort ref_window_stop IOStandard {}
	dict set MemoryMappedPort ref_window_start Name {ref_window_start}
	dict set MemoryMappedPort ref_window_start Type UFix_16_0
	dict set MemoryMappedPort ref_window_start ArithmeticType xlUnsigned
	dict set MemoryMappedPort ref_window_start BinaryPoint 0
	dict set MemoryMappedPort ref_window_start Width 16
	dict set MemoryMappedPort ref_window_start DatFile {examplemodel_bus_axi_example_axi_lite_ref_window_start.dat}
	dict set MemoryMappedPort ref_window_start AddressOffset 20
	dict set MemoryMappedPort ref_window_start IconText {ref_window_start}
	dict set MemoryMappedPort ref_window_start Direction in
	dict set MemoryMappedPort ref_window_start Period 8
	dict set MemoryMappedPort ref_window_start Interface 2
	dict set MemoryMappedPort ref_window_start InterfaceName {}
	dict set MemoryMappedPort ref_window_start InterfaceString {CONTROL}
	dict set MemoryMappedPort ref_window_start ClockDomain {axi_lite}
	dict set MemoryMappedPort ref_window_start Locs {}
	dict set MemoryMappedPort ref_window_start IOStandard {}
	dict set MemoryMappedPort cav2_p2_window_stop Name {cav2_p2_window_stop}
	dict set MemoryMappedPort cav2_p2_window_stop Type UFix_16_0
	dict set MemoryMappedPort cav2_p2_window_stop ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_p2_window_stop BinaryPoint 0
	dict set MemoryMappedPort cav2_p2_window_stop Width 16
	dict set MemoryMappedPort cav2_p2_window_stop DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_window_stop.dat}
	dict set MemoryMappedPort cav2_p2_window_stop AddressOffset 848
	dict set MemoryMappedPort cav2_p2_window_stop IconText {cav2_p2_window_stop}
	dict set MemoryMappedPort cav2_p2_window_stop Direction in
	dict set MemoryMappedPort cav2_p2_window_stop Period 8
	dict set MemoryMappedPort cav2_p2_window_stop Interface 2
	dict set MemoryMappedPort cav2_p2_window_stop InterfaceName {}
	dict set MemoryMappedPort cav2_p2_window_stop InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_window_stop ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_window_stop Locs {}
	dict set MemoryMappedPort cav2_p2_window_stop IOStandard {}
	dict set MemoryMappedPort cav2_p2_window_start Name {cav2_p2_window_start}
	dict set MemoryMappedPort cav2_p2_window_start Type UFix_16_0
	dict set MemoryMappedPort cav2_p2_window_start ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_p2_window_start BinaryPoint 0
	dict set MemoryMappedPort cav2_p2_window_start Width 16
	dict set MemoryMappedPort cav2_p2_window_start DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_window_start.dat}
	dict set MemoryMappedPort cav2_p2_window_start AddressOffset 844
	dict set MemoryMappedPort cav2_p2_window_start IconText {cav2_p2_window_start}
	dict set MemoryMappedPort cav2_p2_window_start Direction in
	dict set MemoryMappedPort cav2_p2_window_start Period 8
	dict set MemoryMappedPort cav2_p2_window_start Interface 2
	dict set MemoryMappedPort cav2_p2_window_start InterfaceName {}
	dict set MemoryMappedPort cav2_p2_window_start InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_window_start ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_window_start Locs {}
	dict set MemoryMappedPort cav2_p2_window_start IOStandard {}
	dict set MemoryMappedPort cav2_p2_chan_sel Name {cav2_p2_chan_sel}
	dict set MemoryMappedPort cav2_p2_chan_sel Type UFix_4_0
	dict set MemoryMappedPort cav2_p2_chan_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_p2_chan_sel BinaryPoint 0
	dict set MemoryMappedPort cav2_p2_chan_sel Width 4
	dict set MemoryMappedPort cav2_p2_chan_sel DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_chan_sel.dat}
	dict set MemoryMappedPort cav2_p2_chan_sel AddressOffset 832
	dict set MemoryMappedPort cav2_p2_chan_sel IconText {cav2_p2_chan_sel}
	dict set MemoryMappedPort cav2_p2_chan_sel Direction in
	dict set MemoryMappedPort cav2_p2_chan_sel Period 8
	dict set MemoryMappedPort cav2_p2_chan_sel Interface 2
	dict set MemoryMappedPort cav2_p2_chan_sel InterfaceName {}
	dict set MemoryMappedPort cav2_p2_chan_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_chan_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_chan_sel Locs {}
	dict set MemoryMappedPort cav2_p2_chan_sel IOStandard {}
	dict set MemoryMappedPort cav2_p1_window_stop Name {cav2_p1_window_stop}
	dict set MemoryMappedPort cav2_p1_window_stop Type UFix_16_0
	dict set MemoryMappedPort cav2_p1_window_stop ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_p1_window_stop BinaryPoint 0
	dict set MemoryMappedPort cav2_p1_window_stop Width 16
	dict set MemoryMappedPort cav2_p1_window_stop DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_window_stop.dat}
	dict set MemoryMappedPort cav2_p1_window_stop AddressOffset 644
	dict set MemoryMappedPort cav2_p1_window_stop IconText {cav2_p1_window_stop}
	dict set MemoryMappedPort cav2_p1_window_stop Direction in
	dict set MemoryMappedPort cav2_p1_window_stop Period 8
	dict set MemoryMappedPort cav2_p1_window_stop Interface 2
	dict set MemoryMappedPort cav2_p1_window_stop InterfaceName {}
	dict set MemoryMappedPort cav2_p1_window_stop InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_window_stop ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_window_stop Locs {}
	dict set MemoryMappedPort cav2_p1_window_stop IOStandard {}
	dict set MemoryMappedPort cav2_p1_window_start Name {cav2_p1_window_start}
	dict set MemoryMappedPort cav2_p1_window_start Type UFix_16_0
	dict set MemoryMappedPort cav2_p1_window_start ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_p1_window_start BinaryPoint 0
	dict set MemoryMappedPort cav2_p1_window_start Width 16
	dict set MemoryMappedPort cav2_p1_window_start DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_window_start.dat}
	dict set MemoryMappedPort cav2_p1_window_start AddressOffset 640
	dict set MemoryMappedPort cav2_p1_window_start IconText {cav2_p1_window_start}
	dict set MemoryMappedPort cav2_p1_window_start Direction in
	dict set MemoryMappedPort cav2_p1_window_start Period 8
	dict set MemoryMappedPort cav2_p1_window_start Interface 2
	dict set MemoryMappedPort cav2_p1_window_start InterfaceName {}
	dict set MemoryMappedPort cav2_p1_window_start InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_window_start ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_window_start Locs {}
	dict set MemoryMappedPort cav2_p1_window_start IOStandard {}
	dict set MemoryMappedPort cav2_p1_chan_sel Name {cav2_p1_chan_sel}
	dict set MemoryMappedPort cav2_p1_chan_sel Type UFix_4_0
	dict set MemoryMappedPort cav2_p1_chan_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_p1_chan_sel BinaryPoint 0
	dict set MemoryMappedPort cav2_p1_chan_sel Width 4
	dict set MemoryMappedPort cav2_p1_chan_sel DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_chan_sel.dat}
	dict set MemoryMappedPort cav2_p1_chan_sel AddressOffset 628
	dict set MemoryMappedPort cav2_p1_chan_sel IconText {cav2_p1_chan_sel}
	dict set MemoryMappedPort cav2_p1_chan_sel Direction in
	dict set MemoryMappedPort cav2_p1_chan_sel Period 8
	dict set MemoryMappedPort cav2_p1_chan_sel Interface 2
	dict set MemoryMappedPort cav2_p1_chan_sel InterfaceName {}
	dict set MemoryMappedPort cav2_p1_chan_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_chan_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_chan_sel Locs {}
	dict set MemoryMappedPort cav2_p1_chan_sel IOStandard {}
	dict set MemoryMappedPort cav2_nco_phase_reset Name {cav2_nco_phase_reset}
	dict set MemoryMappedPort cav2_nco_phase_reset Type UFix_1_0
	dict set MemoryMappedPort cav2_nco_phase_reset ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_nco_phase_reset BinaryPoint 0
	dict set MemoryMappedPort cav2_nco_phase_reset Width 1
	dict set MemoryMappedPort cav2_nco_phase_reset DatFile {examplemodel_bus_axi_example_axi_lite_cav2_nco_phase_reset.dat}
	dict set MemoryMappedPort cav2_nco_phase_reset AddressOffset 692
	dict set MemoryMappedPort cav2_nco_phase_reset IconText {cav2_nco_phase_reset}
	dict set MemoryMappedPort cav2_nco_phase_reset Direction in
	dict set MemoryMappedPort cav2_nco_phase_reset Period 8
	dict set MemoryMappedPort cav2_nco_phase_reset Interface 2
	dict set MemoryMappedPort cav2_nco_phase_reset InterfaceName {}
	dict set MemoryMappedPort cav2_nco_phase_reset InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_nco_phase_reset ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_nco_phase_reset Locs {}
	dict set MemoryMappedPort cav2_nco_phase_reset IOStandard {}
	dict set MemoryMappedPort cav2_nco_phase_adj Name {cav2_nco_phase_adj}
	dict set MemoryMappedPort cav2_nco_phase_adj Type UFix_29_29
	dict set MemoryMappedPort cav2_nco_phase_adj ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav2_nco_phase_adj BinaryPoint 29
	dict set MemoryMappedPort cav2_nco_phase_adj Width 29
	dict set MemoryMappedPort cav2_nco_phase_adj DatFile {examplemodel_bus_axi_example_axi_lite_cav2_nco_phase_adj.dat}
	dict set MemoryMappedPort cav2_nco_phase_adj AddressOffset 688
	dict set MemoryMappedPort cav2_nco_phase_adj IconText {cav2_nco_phase_adj}
	dict set MemoryMappedPort cav2_nco_phase_adj Direction in
	dict set MemoryMappedPort cav2_nco_phase_adj Period 8
	dict set MemoryMappedPort cav2_nco_phase_adj Interface 2
	dict set MemoryMappedPort cav2_nco_phase_adj InterfaceName {}
	dict set MemoryMappedPort cav2_nco_phase_adj InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_nco_phase_adj ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_nco_phase_adj Locs {}
	dict set MemoryMappedPort cav2_nco_phase_adj IOStandard {}
	dict set MemoryMappedPort cav1_p2_window_stop Name {cav1_p2_window_stop}
	dict set MemoryMappedPort cav1_p2_window_stop Type UFix_16_0
	dict set MemoryMappedPort cav1_p2_window_stop ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_p2_window_stop BinaryPoint 0
	dict set MemoryMappedPort cav1_p2_window_stop Width 16
	dict set MemoryMappedPort cav1_p2_window_stop DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_window_stop.dat}
	dict set MemoryMappedPort cav1_p2_window_stop AddressOffset 440
	dict set MemoryMappedPort cav1_p2_window_stop IconText {cav1_p2_window_stop}
	dict set MemoryMappedPort cav1_p2_window_stop Direction in
	dict set MemoryMappedPort cav1_p2_window_stop Period 8
	dict set MemoryMappedPort cav1_p2_window_stop Interface 2
	dict set MemoryMappedPort cav1_p2_window_stop InterfaceName {}
	dict set MemoryMappedPort cav1_p2_window_stop InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_window_stop ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_window_stop Locs {}
	dict set MemoryMappedPort cav1_p2_window_stop IOStandard {}
	dict set MemoryMappedPort cav1_p2_window_start Name {cav1_p2_window_start}
	dict set MemoryMappedPort cav1_p2_window_start Type UFix_16_0
	dict set MemoryMappedPort cav1_p2_window_start ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_p2_window_start BinaryPoint 0
	dict set MemoryMappedPort cav1_p2_window_start Width 16
	dict set MemoryMappedPort cav1_p2_window_start DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_window_start.dat}
	dict set MemoryMappedPort cav1_p2_window_start AddressOffset 436
	dict set MemoryMappedPort cav1_p2_window_start IconText {cav1_p2_window_start}
	dict set MemoryMappedPort cav1_p2_window_start Direction in
	dict set MemoryMappedPort cav1_p2_window_start Period 8
	dict set MemoryMappedPort cav1_p2_window_start Interface 2
	dict set MemoryMappedPort cav1_p2_window_start InterfaceName {}
	dict set MemoryMappedPort cav1_p2_window_start InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_window_start ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_window_start Locs {}
	dict set MemoryMappedPort cav1_p2_window_start IOStandard {}
	dict set MemoryMappedPort cav1_p2_chan_sel Name {cav1_p2_chan_sel}
	dict set MemoryMappedPort cav1_p2_chan_sel Type UFix_4_0
	dict set MemoryMappedPort cav1_p2_chan_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_p2_chan_sel BinaryPoint 0
	dict set MemoryMappedPort cav1_p2_chan_sel Width 4
	dict set MemoryMappedPort cav1_p2_chan_sel DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_chan_sel.dat}
	dict set MemoryMappedPort cav1_p2_chan_sel AddressOffset 424
	dict set MemoryMappedPort cav1_p2_chan_sel IconText {cav1_p2_chan_sel}
	dict set MemoryMappedPort cav1_p2_chan_sel Direction in
	dict set MemoryMappedPort cav1_p2_chan_sel Period 8
	dict set MemoryMappedPort cav1_p2_chan_sel Interface 2
	dict set MemoryMappedPort cav1_p2_chan_sel InterfaceName {}
	dict set MemoryMappedPort cav1_p2_chan_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_chan_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_chan_sel Locs {}
	dict set MemoryMappedPort cav1_p2_chan_sel IOStandard {}
	dict set MemoryMappedPort cav1_p1_window_stop Name {cav1_p1_window_stop}
	dict set MemoryMappedPort cav1_p1_window_stop Type UFix_16_0
	dict set MemoryMappedPort cav1_p1_window_stop ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_p1_window_stop BinaryPoint 0
	dict set MemoryMappedPort cav1_p1_window_stop Width 16
	dict set MemoryMappedPort cav1_p1_window_stop DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_window_stop.dat}
	dict set MemoryMappedPort cav1_p1_window_stop AddressOffset 236
	dict set MemoryMappedPort cav1_p1_window_stop IconText {cav1_p1_window_stop}
	dict set MemoryMappedPort cav1_p1_window_stop Direction in
	dict set MemoryMappedPort cav1_p1_window_stop Period 8
	dict set MemoryMappedPort cav1_p1_window_stop Interface 2
	dict set MemoryMappedPort cav1_p1_window_stop InterfaceName {}
	dict set MemoryMappedPort cav1_p1_window_stop InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_window_stop ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_window_stop Locs {}
	dict set MemoryMappedPort cav1_p1_window_stop IOStandard {}
	dict set MemoryMappedPort cav1_p1_window_start Name {cav1_p1_window_start}
	dict set MemoryMappedPort cav1_p1_window_start Type UFix_16_0
	dict set MemoryMappedPort cav1_p1_window_start ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_p1_window_start BinaryPoint 0
	dict set MemoryMappedPort cav1_p1_window_start Width 16
	dict set MemoryMappedPort cav1_p1_window_start DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_window_start.dat}
	dict set MemoryMappedPort cav1_p1_window_start AddressOffset 232
	dict set MemoryMappedPort cav1_p1_window_start IconText {cav1_p1_window_start}
	dict set MemoryMappedPort cav1_p1_window_start Direction in
	dict set MemoryMappedPort cav1_p1_window_start Period 8
	dict set MemoryMappedPort cav1_p1_window_start Interface 2
	dict set MemoryMappedPort cav1_p1_window_start InterfaceName {}
	dict set MemoryMappedPort cav1_p1_window_start InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_window_start ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_window_start Locs {}
	dict set MemoryMappedPort cav1_p1_window_start IOStandard {}
	dict set MemoryMappedPort cav1_p1_chan_sel Name {cav1_p1_chan_sel}
	dict set MemoryMappedPort cav1_p1_chan_sel Type UFix_4_0
	dict set MemoryMappedPort cav1_p1_chan_sel ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_p1_chan_sel BinaryPoint 0
	dict set MemoryMappedPort cav1_p1_chan_sel Width 4
	dict set MemoryMappedPort cav1_p1_chan_sel DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_chan_sel.dat}
	dict set MemoryMappedPort cav1_p1_chan_sel AddressOffset 220
	dict set MemoryMappedPort cav1_p1_chan_sel IconText {cav1_p1_chan_sel}
	dict set MemoryMappedPort cav1_p1_chan_sel Direction in
	dict set MemoryMappedPort cav1_p1_chan_sel Period 8
	dict set MemoryMappedPort cav1_p1_chan_sel Interface 2
	dict set MemoryMappedPort cav1_p1_chan_sel InterfaceName {}
	dict set MemoryMappedPort cav1_p1_chan_sel InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_chan_sel ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_chan_sel Locs {}
	dict set MemoryMappedPort cav1_p1_chan_sel IOStandard {}
	dict set MemoryMappedPort cav1_nco_phase_reset Name {cav1_nco_phase_reset}
	dict set MemoryMappedPort cav1_nco_phase_reset Type UFix_1_0
	dict set MemoryMappedPort cav1_nco_phase_reset ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_nco_phase_reset BinaryPoint 0
	dict set MemoryMappedPort cav1_nco_phase_reset Width 1
	dict set MemoryMappedPort cav1_nco_phase_reset DatFile {examplemodel_bus_axi_example_axi_lite_cav1_nco_phase_reset.dat}
	dict set MemoryMappedPort cav1_nco_phase_reset AddressOffset 284
	dict set MemoryMappedPort cav1_nco_phase_reset IconText {cav1_nco_phase_reset}
	dict set MemoryMappedPort cav1_nco_phase_reset Direction in
	dict set MemoryMappedPort cav1_nco_phase_reset Period 8
	dict set MemoryMappedPort cav1_nco_phase_reset Interface 2
	dict set MemoryMappedPort cav1_nco_phase_reset InterfaceName {}
	dict set MemoryMappedPort cav1_nco_phase_reset InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_nco_phase_reset ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_nco_phase_reset Locs {}
	dict set MemoryMappedPort cav1_nco_phase_reset IOStandard {}
	dict set MemoryMappedPort cav1_nco_phase_adj Name {cav1_nco_phase_adj}
	dict set MemoryMappedPort cav1_nco_phase_adj Type UFix_29_29
	dict set MemoryMappedPort cav1_nco_phase_adj ArithmeticType xlUnsigned
	dict set MemoryMappedPort cav1_nco_phase_adj BinaryPoint 29
	dict set MemoryMappedPort cav1_nco_phase_adj Width 29
	dict set MemoryMappedPort cav1_nco_phase_adj DatFile {examplemodel_bus_axi_example_axi_lite_cav1_nco_phase_adj.dat}
	dict set MemoryMappedPort cav1_nco_phase_adj AddressOffset 280
	dict set MemoryMappedPort cav1_nco_phase_adj IconText {cav1_nco_phase_adj}
	dict set MemoryMappedPort cav1_nco_phase_adj Direction in
	dict set MemoryMappedPort cav1_nco_phase_adj Period 8
	dict set MemoryMappedPort cav1_nco_phase_adj Interface 2
	dict set MemoryMappedPort cav1_nco_phase_adj InterfaceName {}
	dict set MemoryMappedPort cav1_nco_phase_adj InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_nco_phase_adj ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_nco_phase_adj Locs {}
	dict set MemoryMappedPort cav1_nco_phase_adj IOStandard {}
	dict set MemoryMappedPort cav1_p1_amp_out Name {cav1_p1_amp_out}
	dict set MemoryMappedPort cav1_p1_amp_out Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_amp_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_amp_out BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_amp_out Width 18
	dict set MemoryMappedPort cav1_p1_amp_out DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_amp_out.dat}
	dict set MemoryMappedPort cav1_p1_amp_out AddressOffset 256
	dict set MemoryMappedPort cav1_p1_amp_out IconText {cav1_p1_amp_out}
	dict set MemoryMappedPort cav1_p1_amp_out Direction out
	dict set MemoryMappedPort cav1_p1_amp_out Period 8
	dict set MemoryMappedPort cav1_p1_amp_out Interface 2
	dict set MemoryMappedPort cav1_p1_amp_out InterfaceName {}
	dict set MemoryMappedPort cav1_p1_amp_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_amp_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_amp_out Locs {}
	dict set MemoryMappedPort cav1_p1_amp_out IOStandard {}
	dict set MemoryMappedPort cav1_p1_comparison_i Name {cav1_p1_comparison_i}
	dict set MemoryMappedPort cav1_p1_comparison_i Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_comparison_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_comparison_i BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_comparison_i Width 18
	dict set MemoryMappedPort cav1_p1_comparison_i DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_comparison_i.dat}
	dict set MemoryMappedPort cav1_p1_comparison_i AddressOffset 260
	dict set MemoryMappedPort cav1_p1_comparison_i IconText {cav1_p1_comparison_i}
	dict set MemoryMappedPort cav1_p1_comparison_i Direction out
	dict set MemoryMappedPort cav1_p1_comparison_i Period 8
	dict set MemoryMappedPort cav1_p1_comparison_i Interface 2
	dict set MemoryMappedPort cav1_p1_comparison_i InterfaceName {}
	dict set MemoryMappedPort cav1_p1_comparison_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_comparison_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_comparison_i Locs {}
	dict set MemoryMappedPort cav1_p1_comparison_i IOStandard {}
	dict set MemoryMappedPort cav1_p1_comparison_phase Name {cav1_p1_comparison_phase}
	dict set MemoryMappedPort cav1_p1_comparison_phase Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_comparison_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_comparison_phase BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_comparison_phase Width 18
	dict set MemoryMappedPort cav1_p1_comparison_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_comparison_phase.dat}
	dict set MemoryMappedPort cav1_p1_comparison_phase AddressOffset 268
	dict set MemoryMappedPort cav1_p1_comparison_phase IconText {cav1_p1_comparison_phase}
	dict set MemoryMappedPort cav1_p1_comparison_phase Direction out
	dict set MemoryMappedPort cav1_p1_comparison_phase Period 8
	dict set MemoryMappedPort cav1_p1_comparison_phase Interface 2
	dict set MemoryMappedPort cav1_p1_comparison_phase InterfaceName {}
	dict set MemoryMappedPort cav1_p1_comparison_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_comparison_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_comparison_phase Locs {}
	dict set MemoryMappedPort cav1_p1_comparison_phase IOStandard {}
	dict set MemoryMappedPort cav1_p1_comparison_q Name {cav1_p1_comparison_q}
	dict set MemoryMappedPort cav1_p1_comparison_q Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_comparison_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_comparison_q BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_comparison_q Width 18
	dict set MemoryMappedPort cav1_p1_comparison_q DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_comparison_q.dat}
	dict set MemoryMappedPort cav1_p1_comparison_q AddressOffset 264
	dict set MemoryMappedPort cav1_p1_comparison_q IconText {cav1_p1_comparison_q}
	dict set MemoryMappedPort cav1_p1_comparison_q Direction out
	dict set MemoryMappedPort cav1_p1_comparison_q Period 8
	dict set MemoryMappedPort cav1_p1_comparison_q Interface 2
	dict set MemoryMappedPort cav1_p1_comparison_q InterfaceName {}
	dict set MemoryMappedPort cav1_p1_comparison_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_comparison_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_comparison_q Locs {}
	dict set MemoryMappedPort cav1_p1_comparison_q IOStandard {}
	dict set MemoryMappedPort cav1_p1_dc_freq Name {cav1_p1_dc_freq}
	dict set MemoryMappedPort cav1_p1_dc_freq Type Fix_26_0
	dict set MemoryMappedPort cav1_p1_dc_freq ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_dc_freq BinaryPoint 0
	dict set MemoryMappedPort cav1_p1_dc_freq Width 26
	dict set MemoryMappedPort cav1_p1_dc_freq DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_dc_freq.dat}
	dict set MemoryMappedPort cav1_p1_dc_freq AddressOffset 240
	dict set MemoryMappedPort cav1_p1_dc_freq IconText {cav1_p1_dc_freq}
	dict set MemoryMappedPort cav1_p1_dc_freq Direction out
	dict set MemoryMappedPort cav1_p1_dc_freq Period 8
	dict set MemoryMappedPort cav1_p1_dc_freq Interface 2
	dict set MemoryMappedPort cav1_p1_dc_freq InterfaceName {}
	dict set MemoryMappedPort cav1_p1_dc_freq InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_dc_freq ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_dc_freq Locs {}
	dict set MemoryMappedPort cav1_p1_dc_freq IOStandard {}
	dict set MemoryMappedPort cav1_p1_dc_img Name {cav1_p1_dc_img}
	dict set MemoryMappedPort cav1_p1_dc_img Type Fix_29_25
	dict set MemoryMappedPort cav1_p1_dc_img ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_dc_img BinaryPoint 25
	dict set MemoryMappedPort cav1_p1_dc_img Width 29
	dict set MemoryMappedPort cav1_p1_dc_img DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_dc_img.dat}
	dict set MemoryMappedPort cav1_p1_dc_img AddressOffset 228
	dict set MemoryMappedPort cav1_p1_dc_img IconText {cav1_p1_dc_img}
	dict set MemoryMappedPort cav1_p1_dc_img Direction out
	dict set MemoryMappedPort cav1_p1_dc_img Period 8
	dict set MemoryMappedPort cav1_p1_dc_img Interface 2
	dict set MemoryMappedPort cav1_p1_dc_img InterfaceName {}
	dict set MemoryMappedPort cav1_p1_dc_img InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_dc_img ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_dc_img Locs {}
	dict set MemoryMappedPort cav1_p1_dc_img IOStandard {}
	dict set MemoryMappedPort cav1_p1_dc_real Name {cav1_p1_dc_real}
	dict set MemoryMappedPort cav1_p1_dc_real Type Fix_29_25
	dict set MemoryMappedPort cav1_p1_dc_real ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_dc_real BinaryPoint 25
	dict set MemoryMappedPort cav1_p1_dc_real Width 29
	dict set MemoryMappedPort cav1_p1_dc_real DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_dc_real.dat}
	dict set MemoryMappedPort cav1_p1_dc_real AddressOffset 224
	dict set MemoryMappedPort cav1_p1_dc_real IconText {cav1_p1_dc_real}
	dict set MemoryMappedPort cav1_p1_dc_real Direction out
	dict set MemoryMappedPort cav1_p1_dc_real Period 8
	dict set MemoryMappedPort cav1_p1_dc_real Interface 2
	dict set MemoryMappedPort cav1_p1_dc_real InterfaceName {}
	dict set MemoryMappedPort cav1_p1_dc_real InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_dc_real ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_dc_real Locs {}
	dict set MemoryMappedPort cav1_p1_dc_real IOStandard {}
	dict set MemoryMappedPort cav1_p1_if_amp Name {cav1_p1_if_amp}
	dict set MemoryMappedPort cav1_p1_if_amp Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_if_amp ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_if_amp BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_if_amp Width 18
	dict set MemoryMappedPort cav1_p1_if_amp DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_if_amp.dat}
	dict set MemoryMappedPort cav1_p1_if_amp AddressOffset 204
	dict set MemoryMappedPort cav1_p1_if_amp IconText {cav1_p1_if_amp}
	dict set MemoryMappedPort cav1_p1_if_amp Direction out
	dict set MemoryMappedPort cav1_p1_if_amp Period 8
	dict set MemoryMappedPort cav1_p1_if_amp Interface 2
	dict set MemoryMappedPort cav1_p1_if_amp InterfaceName {}
	dict set MemoryMappedPort cav1_p1_if_amp InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_if_amp ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_if_amp Locs {}
	dict set MemoryMappedPort cav1_p1_if_amp IOStandard {}
	dict set MemoryMappedPort cav1_p1_if_i Name {cav1_p1_if_i}
	dict set MemoryMappedPort cav1_p1_if_i Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_if_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_if_i BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_if_i Width 18
	dict set MemoryMappedPort cav1_p1_if_i DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_if_i.dat}
	dict set MemoryMappedPort cav1_p1_if_i AddressOffset 212
	dict set MemoryMappedPort cav1_p1_if_i IconText {cav1_p1_if_i}
	dict set MemoryMappedPort cav1_p1_if_i Direction out
	dict set MemoryMappedPort cav1_p1_if_i Period 8
	dict set MemoryMappedPort cav1_p1_if_i Interface 2
	dict set MemoryMappedPort cav1_p1_if_i InterfaceName {}
	dict set MemoryMappedPort cav1_p1_if_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_if_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_if_i Locs {}
	dict set MemoryMappedPort cav1_p1_if_i IOStandard {}
	dict set MemoryMappedPort cav1_p1_if_phase Name {cav1_p1_if_phase}
	dict set MemoryMappedPort cav1_p1_if_phase Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_if_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_if_phase BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_if_phase Width 18
	dict set MemoryMappedPort cav1_p1_if_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_if_phase.dat}
	dict set MemoryMappedPort cav1_p1_if_phase AddressOffset 208
	dict set MemoryMappedPort cav1_p1_if_phase IconText {cav1_p1_if_phase}
	dict set MemoryMappedPort cav1_p1_if_phase Direction out
	dict set MemoryMappedPort cav1_p1_if_phase Period 8
	dict set MemoryMappedPort cav1_p1_if_phase Interface 2
	dict set MemoryMappedPort cav1_p1_if_phase InterfaceName {}
	dict set MemoryMappedPort cav1_p1_if_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_if_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_if_phase Locs {}
	dict set MemoryMappedPort cav1_p1_if_phase IOStandard {}
	dict set MemoryMappedPort cav1_p1_if_q Name {cav1_p1_if_q}
	dict set MemoryMappedPort cav1_p1_if_q Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_if_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_if_q BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_if_q Width 18
	dict set MemoryMappedPort cav1_p1_if_q DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_if_q.dat}
	dict set MemoryMappedPort cav1_p1_if_q AddressOffset 216
	dict set MemoryMappedPort cav1_p1_if_q IconText {cav1_p1_if_q}
	dict set MemoryMappedPort cav1_p1_if_q Direction out
	dict set MemoryMappedPort cav1_p1_if_q Period 8
	dict set MemoryMappedPort cav1_p1_if_q Interface 2
	dict set MemoryMappedPort cav1_p1_if_q InterfaceName {}
	dict set MemoryMappedPort cav1_p1_if_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_if_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_if_q Locs {}
	dict set MemoryMappedPort cav1_p1_if_q IOStandard {}
	dict set MemoryMappedPort cav1_p1_integrated_i Name {cav1_p1_integrated_i}
	dict set MemoryMappedPort cav1_p1_integrated_i Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_integrated_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_integrated_i BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_integrated_i Width 18
	dict set MemoryMappedPort cav1_p1_integrated_i DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_integrated_i.dat}
	dict set MemoryMappedPort cav1_p1_integrated_i AddressOffset 244
	dict set MemoryMappedPort cav1_p1_integrated_i IconText {cav1_p1_integrated_i}
	dict set MemoryMappedPort cav1_p1_integrated_i Direction out
	dict set MemoryMappedPort cav1_p1_integrated_i Period 8
	dict set MemoryMappedPort cav1_p1_integrated_i Interface 2
	dict set MemoryMappedPort cav1_p1_integrated_i InterfaceName {}
	dict set MemoryMappedPort cav1_p1_integrated_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_integrated_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_integrated_i Locs {}
	dict set MemoryMappedPort cav1_p1_integrated_i IOStandard {}
	dict set MemoryMappedPort cav1_p1_integrated_q Name {cav1_p1_integrated_q}
	dict set MemoryMappedPort cav1_p1_integrated_q Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_integrated_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_integrated_q BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_integrated_q Width 18
	dict set MemoryMappedPort cav1_p1_integrated_q DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_integrated_q.dat}
	dict set MemoryMappedPort cav1_p1_integrated_q AddressOffset 248
	dict set MemoryMappedPort cav1_p1_integrated_q IconText {cav1_p1_integrated_q}
	dict set MemoryMappedPort cav1_p1_integrated_q Direction out
	dict set MemoryMappedPort cav1_p1_integrated_q Period 8
	dict set MemoryMappedPort cav1_p1_integrated_q Interface 2
	dict set MemoryMappedPort cav1_p1_integrated_q InterfaceName {}
	dict set MemoryMappedPort cav1_p1_integrated_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_integrated_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_integrated_q Locs {}
	dict set MemoryMappedPort cav1_p1_integrated_q IOStandard {}
	dict set MemoryMappedPort cav1_p1_phase_out Name {cav1_p1_phase_out}
	dict set MemoryMappedPort cav1_p1_phase_out Type Fix_18_17
	dict set MemoryMappedPort cav1_p1_phase_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p1_phase_out BinaryPoint 17
	dict set MemoryMappedPort cav1_p1_phase_out Width 18
	dict set MemoryMappedPort cav1_p1_phase_out DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p1_phase_out.dat}
	dict set MemoryMappedPort cav1_p1_phase_out AddressOffset 252
	dict set MemoryMappedPort cav1_p1_phase_out IconText {cav1_p1_phase_out}
	dict set MemoryMappedPort cav1_p1_phase_out Direction out
	dict set MemoryMappedPort cav1_p1_phase_out Period 8
	dict set MemoryMappedPort cav1_p1_phase_out Interface 2
	dict set MemoryMappedPort cav1_p1_phase_out InterfaceName {}
	dict set MemoryMappedPort cav1_p1_phase_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p1_phase_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p1_phase_out Locs {}
	dict set MemoryMappedPort cav1_p1_phase_out IOStandard {}
	dict set MemoryMappedPort cav1_p2_amp_out Name {cav1_p2_amp_out}
	dict set MemoryMappedPort cav1_p2_amp_out Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_amp_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_amp_out BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_amp_out Width 18
	dict set MemoryMappedPort cav1_p2_amp_out DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_amp_out.dat}
	dict set MemoryMappedPort cav1_p2_amp_out AddressOffset 460
	dict set MemoryMappedPort cav1_p2_amp_out IconText {cav1_p2_amp_out}
	dict set MemoryMappedPort cav1_p2_amp_out Direction out
	dict set MemoryMappedPort cav1_p2_amp_out Period 8
	dict set MemoryMappedPort cav1_p2_amp_out Interface 2
	dict set MemoryMappedPort cav1_p2_amp_out InterfaceName {}
	dict set MemoryMappedPort cav1_p2_amp_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_amp_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_amp_out Locs {}
	dict set MemoryMappedPort cav1_p2_amp_out IOStandard {}
	dict set MemoryMappedPort cav1_p2_comparison_i Name {cav1_p2_comparison_i}
	dict set MemoryMappedPort cav1_p2_comparison_i Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_comparison_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_comparison_i BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_comparison_i Width 18
	dict set MemoryMappedPort cav1_p2_comparison_i DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_comparison_i.dat}
	dict set MemoryMappedPort cav1_p2_comparison_i AddressOffset 464
	dict set MemoryMappedPort cav1_p2_comparison_i IconText {cav1_p2_comparison_i}
	dict set MemoryMappedPort cav1_p2_comparison_i Direction out
	dict set MemoryMappedPort cav1_p2_comparison_i Period 8
	dict set MemoryMappedPort cav1_p2_comparison_i Interface 2
	dict set MemoryMappedPort cav1_p2_comparison_i InterfaceName {}
	dict set MemoryMappedPort cav1_p2_comparison_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_comparison_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_comparison_i Locs {}
	dict set MemoryMappedPort cav1_p2_comparison_i IOStandard {}
	dict set MemoryMappedPort cav1_p2_comparison_phase Name {cav1_p2_comparison_phase}
	dict set MemoryMappedPort cav1_p2_comparison_phase Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_comparison_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_comparison_phase BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_comparison_phase Width 18
	dict set MemoryMappedPort cav1_p2_comparison_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_comparison_phase.dat}
	dict set MemoryMappedPort cav1_p2_comparison_phase AddressOffset 472
	dict set MemoryMappedPort cav1_p2_comparison_phase IconText {cav1_p2_comparison_phase}
	dict set MemoryMappedPort cav1_p2_comparison_phase Direction out
	dict set MemoryMappedPort cav1_p2_comparison_phase Period 8
	dict set MemoryMappedPort cav1_p2_comparison_phase Interface 2
	dict set MemoryMappedPort cav1_p2_comparison_phase InterfaceName {}
	dict set MemoryMappedPort cav1_p2_comparison_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_comparison_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_comparison_phase Locs {}
	dict set MemoryMappedPort cav1_p2_comparison_phase IOStandard {}
	dict set MemoryMappedPort cav1_p2_comparison_q Name {cav1_p2_comparison_q}
	dict set MemoryMappedPort cav1_p2_comparison_q Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_comparison_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_comparison_q BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_comparison_q Width 18
	dict set MemoryMappedPort cav1_p2_comparison_q DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_comparison_q.dat}
	dict set MemoryMappedPort cav1_p2_comparison_q AddressOffset 468
	dict set MemoryMappedPort cav1_p2_comparison_q IconText {cav1_p2_comparison_q}
	dict set MemoryMappedPort cav1_p2_comparison_q Direction out
	dict set MemoryMappedPort cav1_p2_comparison_q Period 8
	dict set MemoryMappedPort cav1_p2_comparison_q Interface 2
	dict set MemoryMappedPort cav1_p2_comparison_q InterfaceName {}
	dict set MemoryMappedPort cav1_p2_comparison_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_comparison_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_comparison_q Locs {}
	dict set MemoryMappedPort cav1_p2_comparison_q IOStandard {}
	dict set MemoryMappedPort cav1_p2_dc_freq Name {cav1_p2_dc_freq}
	dict set MemoryMappedPort cav1_p2_dc_freq Type Fix_26_0
	dict set MemoryMappedPort cav1_p2_dc_freq ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_dc_freq BinaryPoint 0
	dict set MemoryMappedPort cav1_p2_dc_freq Width 26
	dict set MemoryMappedPort cav1_p2_dc_freq DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_dc_freq.dat}
	dict set MemoryMappedPort cav1_p2_dc_freq AddressOffset 444
	dict set MemoryMappedPort cav1_p2_dc_freq IconText {cav1_p2_dc_freq}
	dict set MemoryMappedPort cav1_p2_dc_freq Direction out
	dict set MemoryMappedPort cav1_p2_dc_freq Period 8
	dict set MemoryMappedPort cav1_p2_dc_freq Interface 2
	dict set MemoryMappedPort cav1_p2_dc_freq InterfaceName {}
	dict set MemoryMappedPort cav1_p2_dc_freq InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_dc_freq ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_dc_freq Locs {}
	dict set MemoryMappedPort cav1_p2_dc_freq IOStandard {}
	dict set MemoryMappedPort cav1_p2_dc_img Name {cav1_p2_dc_img}
	dict set MemoryMappedPort cav1_p2_dc_img Type Fix_18_16
	dict set MemoryMappedPort cav1_p2_dc_img ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_dc_img BinaryPoint 16
	dict set MemoryMappedPort cav1_p2_dc_img Width 18
	dict set MemoryMappedPort cav1_p2_dc_img DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_dc_img.dat}
	dict set MemoryMappedPort cav1_p2_dc_img AddressOffset 432
	dict set MemoryMappedPort cav1_p2_dc_img IconText {cav1_p2_dc_img}
	dict set MemoryMappedPort cav1_p2_dc_img Direction out
	dict set MemoryMappedPort cav1_p2_dc_img Period 8
	dict set MemoryMappedPort cav1_p2_dc_img Interface 2
	dict set MemoryMappedPort cav1_p2_dc_img InterfaceName {}
	dict set MemoryMappedPort cav1_p2_dc_img InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_dc_img ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_dc_img Locs {}
	dict set MemoryMappedPort cav1_p2_dc_img IOStandard {}
	dict set MemoryMappedPort cav1_p2_dc_real Name {cav1_p2_dc_real}
	dict set MemoryMappedPort cav1_p2_dc_real Type Fix_18_16
	dict set MemoryMappedPort cav1_p2_dc_real ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_dc_real BinaryPoint 16
	dict set MemoryMappedPort cav1_p2_dc_real Width 18
	dict set MemoryMappedPort cav1_p2_dc_real DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_dc_real.dat}
	dict set MemoryMappedPort cav1_p2_dc_real AddressOffset 428
	dict set MemoryMappedPort cav1_p2_dc_real IconText {cav1_p2_dc_real}
	dict set MemoryMappedPort cav1_p2_dc_real Direction out
	dict set MemoryMappedPort cav1_p2_dc_real Period 8
	dict set MemoryMappedPort cav1_p2_dc_real Interface 2
	dict set MemoryMappedPort cav1_p2_dc_real InterfaceName {}
	dict set MemoryMappedPort cav1_p2_dc_real InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_dc_real ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_dc_real Locs {}
	dict set MemoryMappedPort cav1_p2_dc_real IOStandard {}
	dict set MemoryMappedPort cav1_p2_if_amp Name {cav1_p2_if_amp}
	dict set MemoryMappedPort cav1_p2_if_amp Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_if_amp ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_if_amp BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_if_amp Width 18
	dict set MemoryMappedPort cav1_p2_if_amp DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_if_amp.dat}
	dict set MemoryMappedPort cav1_p2_if_amp AddressOffset 408
	dict set MemoryMappedPort cav1_p2_if_amp IconText {cav1_p2_if_amp}
	dict set MemoryMappedPort cav1_p2_if_amp Direction out
	dict set MemoryMappedPort cav1_p2_if_amp Period 8
	dict set MemoryMappedPort cav1_p2_if_amp Interface 2
	dict set MemoryMappedPort cav1_p2_if_amp InterfaceName {}
	dict set MemoryMappedPort cav1_p2_if_amp InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_if_amp ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_if_amp Locs {}
	dict set MemoryMappedPort cav1_p2_if_amp IOStandard {}
	dict set MemoryMappedPort cav1_p2_if_i Name {cav1_p2_if_i}
	dict set MemoryMappedPort cav1_p2_if_i Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_if_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_if_i BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_if_i Width 18
	dict set MemoryMappedPort cav1_p2_if_i DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_if_i.dat}
	dict set MemoryMappedPort cav1_p2_if_i AddressOffset 416
	dict set MemoryMappedPort cav1_p2_if_i IconText {cav1_p2_if_i
}
	dict set MemoryMappedPort cav1_p2_if_i Direction out
	dict set MemoryMappedPort cav1_p2_if_i Period 8
	dict set MemoryMappedPort cav1_p2_if_i Interface 2
	dict set MemoryMappedPort cav1_p2_if_i InterfaceName {}
	dict set MemoryMappedPort cav1_p2_if_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_if_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_if_i Locs {}
	dict set MemoryMappedPort cav1_p2_if_i IOStandard {}
	dict set MemoryMappedPort cav1_p2_if_phase Name {cav1_p2_if_phase}
	dict set MemoryMappedPort cav1_p2_if_phase Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_if_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_if_phase BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_if_phase Width 18
	dict set MemoryMappedPort cav1_p2_if_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_if_phase.dat}
	dict set MemoryMappedPort cav1_p2_if_phase AddressOffset 412
	dict set MemoryMappedPort cav1_p2_if_phase IconText {cav1_p2_if_phase}
	dict set MemoryMappedPort cav1_p2_if_phase Direction out
	dict set MemoryMappedPort cav1_p2_if_phase Period 8
	dict set MemoryMappedPort cav1_p2_if_phase Interface 2
	dict set MemoryMappedPort cav1_p2_if_phase InterfaceName {}
	dict set MemoryMappedPort cav1_p2_if_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_if_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_if_phase Locs {}
	dict set MemoryMappedPort cav1_p2_if_phase IOStandard {}
	dict set MemoryMappedPort cav1_p2_if_q Name {cav1_p2_if_q}
	dict set MemoryMappedPort cav1_p2_if_q Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_if_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_if_q BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_if_q Width 18
	dict set MemoryMappedPort cav1_p2_if_q DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_if_q.dat}
	dict set MemoryMappedPort cav1_p2_if_q AddressOffset 420
	dict set MemoryMappedPort cav1_p2_if_q IconText {cav1_p2_if_q}
	dict set MemoryMappedPort cav1_p2_if_q Direction out
	dict set MemoryMappedPort cav1_p2_if_q Period 8
	dict set MemoryMappedPort cav1_p2_if_q Interface 2
	dict set MemoryMappedPort cav1_p2_if_q InterfaceName {}
	dict set MemoryMappedPort cav1_p2_if_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_if_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_if_q Locs {}
	dict set MemoryMappedPort cav1_p2_if_q IOStandard {}
	dict set MemoryMappedPort cav1_p2_integrated_i Name {cav1_p2_integrated_i}
	dict set MemoryMappedPort cav1_p2_integrated_i Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_integrated_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_integrated_i BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_integrated_i Width 18
	dict set MemoryMappedPort cav1_p2_integrated_i DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_integrated_i.dat}
	dict set MemoryMappedPort cav1_p2_integrated_i AddressOffset 448
	dict set MemoryMappedPort cav1_p2_integrated_i IconText {cav1_p2_integrated_i}
	dict set MemoryMappedPort cav1_p2_integrated_i Direction out
	dict set MemoryMappedPort cav1_p2_integrated_i Period 8
	dict set MemoryMappedPort cav1_p2_integrated_i Interface 2
	dict set MemoryMappedPort cav1_p2_integrated_i InterfaceName {}
	dict set MemoryMappedPort cav1_p2_integrated_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_integrated_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_integrated_i Locs {}
	dict set MemoryMappedPort cav1_p2_integrated_i IOStandard {}
	dict set MemoryMappedPort cav1_p2_integrated_q Name {cav1_p2_integrated_q}
	dict set MemoryMappedPort cav1_p2_integrated_q Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_integrated_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_integrated_q BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_integrated_q Width 18
	dict set MemoryMappedPort cav1_p2_integrated_q DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_integrated_q.dat}
	dict set MemoryMappedPort cav1_p2_integrated_q AddressOffset 452
	dict set MemoryMappedPort cav1_p2_integrated_q IconText {cav1_p2_integrated_q}
	dict set MemoryMappedPort cav1_p2_integrated_q Direction out
	dict set MemoryMappedPort cav1_p2_integrated_q Period 8
	dict set MemoryMappedPort cav1_p2_integrated_q Interface 2
	dict set MemoryMappedPort cav1_p2_integrated_q InterfaceName {}
	dict set MemoryMappedPort cav1_p2_integrated_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_integrated_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_integrated_q Locs {}
	dict set MemoryMappedPort cav1_p2_integrated_q IOStandard {}
	dict set MemoryMappedPort cav1_p2_phase_out Name {cav1_p2_phase_out}
	dict set MemoryMappedPort cav1_p2_phase_out Type Fix_18_17
	dict set MemoryMappedPort cav1_p2_phase_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav1_p2_phase_out BinaryPoint 17
	dict set MemoryMappedPort cav1_p2_phase_out Width 18
	dict set MemoryMappedPort cav1_p2_phase_out DatFile {examplemodel_bus_axi_example_axi_lite_cav1_p2_phase_out.dat}
	dict set MemoryMappedPort cav1_p2_phase_out AddressOffset 456
	dict set MemoryMappedPort cav1_p2_phase_out IconText {cav1_p2_phase_out}
	dict set MemoryMappedPort cav1_p2_phase_out Direction out
	dict set MemoryMappedPort cav1_p2_phase_out Period 8
	dict set MemoryMappedPort cav1_p2_phase_out Interface 2
	dict set MemoryMappedPort cav1_p2_phase_out InterfaceName {}
	dict set MemoryMappedPort cav1_p2_phase_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav1_p2_phase_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav1_p2_phase_out Locs {}
	dict set MemoryMappedPort cav1_p2_phase_out IOStandard {}
	dict set MemoryMappedPort cav2_p1_amp_out Name {cav2_p1_amp_out}
	dict set MemoryMappedPort cav2_p1_amp_out Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_amp_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_amp_out BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_amp_out Width 18
	dict set MemoryMappedPort cav2_p1_amp_out DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_amp_out.dat}
	dict set MemoryMappedPort cav2_p1_amp_out AddressOffset 664
	dict set MemoryMappedPort cav2_p1_amp_out IconText {cav2_p1_amp_out}
	dict set MemoryMappedPort cav2_p1_amp_out Direction out
	dict set MemoryMappedPort cav2_p1_amp_out Period 8
	dict set MemoryMappedPort cav2_p1_amp_out Interface 2
	dict set MemoryMappedPort cav2_p1_amp_out InterfaceName {}
	dict set MemoryMappedPort cav2_p1_amp_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_amp_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_amp_out Locs {}
	dict set MemoryMappedPort cav2_p1_amp_out IOStandard {}
	dict set MemoryMappedPort cav2_p1_comparison_i Name {cav2_p1_comparison_i}
	dict set MemoryMappedPort cav2_p1_comparison_i Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_comparison_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_comparison_i BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_comparison_i Width 18
	dict set MemoryMappedPort cav2_p1_comparison_i DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_comparison_i.dat}
	dict set MemoryMappedPort cav2_p1_comparison_i AddressOffset 668
	dict set MemoryMappedPort cav2_p1_comparison_i IconText {cav2_p1_comparison_i}
	dict set MemoryMappedPort cav2_p1_comparison_i Direction out
	dict set MemoryMappedPort cav2_p1_comparison_i Period 8
	dict set MemoryMappedPort cav2_p1_comparison_i Interface 2
	dict set MemoryMappedPort cav2_p1_comparison_i InterfaceName {}
	dict set MemoryMappedPort cav2_p1_comparison_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_comparison_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_comparison_i Locs {}
	dict set MemoryMappedPort cav2_p1_comparison_i IOStandard {}
	dict set MemoryMappedPort cav2_p1_comparison_phase Name {cav2_p1_comparison_phase}
	dict set MemoryMappedPort cav2_p1_comparison_phase Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_comparison_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_comparison_phase BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_comparison_phase Width 18
	dict set MemoryMappedPort cav2_p1_comparison_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_comparison_phase.dat}
	dict set MemoryMappedPort cav2_p1_comparison_phase AddressOffset 676
	dict set MemoryMappedPort cav2_p1_comparison_phase IconText {cav2_p1_comparison_phase}
	dict set MemoryMappedPort cav2_p1_comparison_phase Direction out
	dict set MemoryMappedPort cav2_p1_comparison_phase Period 8
	dict set MemoryMappedPort cav2_p1_comparison_phase Interface 2
	dict set MemoryMappedPort cav2_p1_comparison_phase InterfaceName {}
	dict set MemoryMappedPort cav2_p1_comparison_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_comparison_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_comparison_phase Locs {}
	dict set MemoryMappedPort cav2_p1_comparison_phase IOStandard {}
	dict set MemoryMappedPort cav2_p1_comparison_q Name {cav2_p1_comparison_q}
	dict set MemoryMappedPort cav2_p1_comparison_q Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_comparison_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_comparison_q BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_comparison_q Width 18
	dict set MemoryMappedPort cav2_p1_comparison_q DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_comparison_q.dat}
	dict set MemoryMappedPort cav2_p1_comparison_q AddressOffset 672
	dict set MemoryMappedPort cav2_p1_comparison_q IconText {cav2_p1_comparison_q}
	dict set MemoryMappedPort cav2_p1_comparison_q Direction out
	dict set MemoryMappedPort cav2_p1_comparison_q Period 8
	dict set MemoryMappedPort cav2_p1_comparison_q Interface 2
	dict set MemoryMappedPort cav2_p1_comparison_q InterfaceName {}
	dict set MemoryMappedPort cav2_p1_comparison_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_comparison_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_comparison_q Locs {}
	dict set MemoryMappedPort cav2_p1_comparison_q IOStandard {}
	dict set MemoryMappedPort cav2_p1_dc_freq Name {cav2_p1_dc_freq}
	dict set MemoryMappedPort cav2_p1_dc_freq Type Fix_26_0
	dict set MemoryMappedPort cav2_p1_dc_freq ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_dc_freq BinaryPoint 0
	dict set MemoryMappedPort cav2_p1_dc_freq Width 26
	dict set MemoryMappedPort cav2_p1_dc_freq DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_dc_freq.dat}
	dict set MemoryMappedPort cav2_p1_dc_freq AddressOffset 648
	dict set MemoryMappedPort cav2_p1_dc_freq IconText {cav2_p1_dc_freq}
	dict set MemoryMappedPort cav2_p1_dc_freq Direction out
	dict set MemoryMappedPort cav2_p1_dc_freq Period 8
	dict set MemoryMappedPort cav2_p1_dc_freq Interface 2
	dict set MemoryMappedPort cav2_p1_dc_freq InterfaceName {}
	dict set MemoryMappedPort cav2_p1_dc_freq InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_dc_freq ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_dc_freq Locs {}
	dict set MemoryMappedPort cav2_p1_dc_freq IOStandard {}
	dict set MemoryMappedPort cav2_p1_dc_img Name {cav2_p1_dc_img}
	dict set MemoryMappedPort cav2_p1_dc_img Type Fix_29_25
	dict set MemoryMappedPort cav2_p1_dc_img ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_dc_img BinaryPoint 25
	dict set MemoryMappedPort cav2_p1_dc_img Width 29
	dict set MemoryMappedPort cav2_p1_dc_img DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_dc_img.dat}
	dict set MemoryMappedPort cav2_p1_dc_img AddressOffset 636
	dict set MemoryMappedPort cav2_p1_dc_img IconText {cav2_p1_dc_img}
	dict set MemoryMappedPort cav2_p1_dc_img Direction out
	dict set MemoryMappedPort cav2_p1_dc_img Period 8
	dict set MemoryMappedPort cav2_p1_dc_img Interface 2
	dict set MemoryMappedPort cav2_p1_dc_img InterfaceName {}
	dict set MemoryMappedPort cav2_p1_dc_img InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_dc_img ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_dc_img Locs {}
	dict set MemoryMappedPort cav2_p1_dc_img IOStandard {}
	dict set MemoryMappedPort cav2_p1_dc_real Name {cav2_p1_dc_real}
	dict set MemoryMappedPort cav2_p1_dc_real Type Fix_29_25
	dict set MemoryMappedPort cav2_p1_dc_real ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_dc_real BinaryPoint 25
	dict set MemoryMappedPort cav2_p1_dc_real Width 29
	dict set MemoryMappedPort cav2_p1_dc_real DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_dc_real.dat}
	dict set MemoryMappedPort cav2_p1_dc_real AddressOffset 632
	dict set MemoryMappedPort cav2_p1_dc_real IconText {cav2_p1_dc_real}
	dict set MemoryMappedPort cav2_p1_dc_real Direction out
	dict set MemoryMappedPort cav2_p1_dc_real Period 8
	dict set MemoryMappedPort cav2_p1_dc_real Interface 2
	dict set MemoryMappedPort cav2_p1_dc_real InterfaceName {}
	dict set MemoryMappedPort cav2_p1_dc_real InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_dc_real ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_dc_real Locs {}
	dict set MemoryMappedPort cav2_p1_dc_real IOStandard {}
	dict set MemoryMappedPort cav2_p1_if_amp Name {cav2_p1_if_amp}
	dict set MemoryMappedPort cav2_p1_if_amp Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_if_amp ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_if_amp BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_if_amp Width 18
	dict set MemoryMappedPort cav2_p1_if_amp DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_if_amp.dat}
	dict set MemoryMappedPort cav2_p1_if_amp AddressOffset 612
	dict set MemoryMappedPort cav2_p1_if_amp IconText {cav2_p1_if_amp}
	dict set MemoryMappedPort cav2_p1_if_amp Direction out
	dict set MemoryMappedPort cav2_p1_if_amp Period 8
	dict set MemoryMappedPort cav2_p1_if_amp Interface 2
	dict set MemoryMappedPort cav2_p1_if_amp InterfaceName {}
	dict set MemoryMappedPort cav2_p1_if_amp InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_if_amp ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_if_amp Locs {}
	dict set MemoryMappedPort cav2_p1_if_amp IOStandard {}
	dict set MemoryMappedPort cav2_p1_if_i Name {cav2_p1_if_i}
	dict set MemoryMappedPort cav2_p1_if_i Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_if_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_if_i BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_if_i Width 18
	dict set MemoryMappedPort cav2_p1_if_i DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_if_i.dat}
	dict set MemoryMappedPort cav2_p1_if_i AddressOffset 620
	dict set MemoryMappedPort cav2_p1_if_i IconText {cav2_p1_if_i}
	dict set MemoryMappedPort cav2_p1_if_i Direction out
	dict set MemoryMappedPort cav2_p1_if_i Period 8
	dict set MemoryMappedPort cav2_p1_if_i Interface 2
	dict set MemoryMappedPort cav2_p1_if_i InterfaceName {}
	dict set MemoryMappedPort cav2_p1_if_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_if_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_if_i Locs {}
	dict set MemoryMappedPort cav2_p1_if_i IOStandard {}
	dict set MemoryMappedPort cav2_p1_if_phase Name {cav2_p1_if_phase}
	dict set MemoryMappedPort cav2_p1_if_phase Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_if_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_if_phase BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_if_phase Width 18
	dict set MemoryMappedPort cav2_p1_if_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_if_phase.dat}
	dict set MemoryMappedPort cav2_p1_if_phase AddressOffset 616
	dict set MemoryMappedPort cav2_p1_if_phase IconText {cav2_p1_if_phase}
	dict set MemoryMappedPort cav2_p1_if_phase Direction out
	dict set MemoryMappedPort cav2_p1_if_phase Period 8
	dict set MemoryMappedPort cav2_p1_if_phase Interface 2
	dict set MemoryMappedPort cav2_p1_if_phase InterfaceName {}
	dict set MemoryMappedPort cav2_p1_if_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_if_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_if_phase Locs {}
	dict set MemoryMappedPort cav2_p1_if_phase IOStandard {}
	dict set MemoryMappedPort cav2_p1_if_q Name {cav2_p1_if_q}
	dict set MemoryMappedPort cav2_p1_if_q Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_if_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_if_q BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_if_q Width 18
	dict set MemoryMappedPort cav2_p1_if_q DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_if_q.dat}
	dict set MemoryMappedPort cav2_p1_if_q AddressOffset 624
	dict set MemoryMappedPort cav2_p1_if_q IconText {cav2_p1_if_q}
	dict set MemoryMappedPort cav2_p1_if_q Direction out
	dict set MemoryMappedPort cav2_p1_if_q Period 8
	dict set MemoryMappedPort cav2_p1_if_q Interface 2
	dict set MemoryMappedPort cav2_p1_if_q InterfaceName {}
	dict set MemoryMappedPort cav2_p1_if_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_if_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_if_q Locs {}
	dict set MemoryMappedPort cav2_p1_if_q IOStandard {}
	dict set MemoryMappedPort cav2_p1_integrated_i Name {cav2_p1_integrated_i}
	dict set MemoryMappedPort cav2_p1_integrated_i Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_integrated_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_integrated_i BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_integrated_i Width 18
	dict set MemoryMappedPort cav2_p1_integrated_i DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_integrated_i.dat}
	dict set MemoryMappedPort cav2_p1_integrated_i AddressOffset 652
	dict set MemoryMappedPort cav2_p1_integrated_i IconText {cav2_p1_integrated_i}
	dict set MemoryMappedPort cav2_p1_integrated_i Direction out
	dict set MemoryMappedPort cav2_p1_integrated_i Period 8
	dict set MemoryMappedPort cav2_p1_integrated_i Interface 2
	dict set MemoryMappedPort cav2_p1_integrated_i InterfaceName {}
	dict set MemoryMappedPort cav2_p1_integrated_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_integrated_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_integrated_i Locs {}
	dict set MemoryMappedPort cav2_p1_integrated_i IOStandard {}
	dict set MemoryMappedPort cav2_p1_integrated_q Name {cav2_p1_integrated_q}
	dict set MemoryMappedPort cav2_p1_integrated_q Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_integrated_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_integrated_q BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_integrated_q Width 18
	dict set MemoryMappedPort cav2_p1_integrated_q DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_integrated_q.dat}
	dict set MemoryMappedPort cav2_p1_integrated_q AddressOffset 656
	dict set MemoryMappedPort cav2_p1_integrated_q IconText {cav2_p1_integrated_q}
	dict set MemoryMappedPort cav2_p1_integrated_q Direction out
	dict set MemoryMappedPort cav2_p1_integrated_q Period 8
	dict set MemoryMappedPort cav2_p1_integrated_q Interface 2
	dict set MemoryMappedPort cav2_p1_integrated_q InterfaceName {}
	dict set MemoryMappedPort cav2_p1_integrated_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_integrated_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_integrated_q Locs {}
	dict set MemoryMappedPort cav2_p1_integrated_q IOStandard {}
	dict set MemoryMappedPort cav2_p1_phase_out Name {cav2_p1_phase_out}
	dict set MemoryMappedPort cav2_p1_phase_out Type Fix_18_17
	dict set MemoryMappedPort cav2_p1_phase_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p1_phase_out BinaryPoint 17
	dict set MemoryMappedPort cav2_p1_phase_out Width 18
	dict set MemoryMappedPort cav2_p1_phase_out DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p1_phase_out.dat}
	dict set MemoryMappedPort cav2_p1_phase_out AddressOffset 660
	dict set MemoryMappedPort cav2_p1_phase_out IconText {cav2_p1_phase_out}
	dict set MemoryMappedPort cav2_p1_phase_out Direction out
	dict set MemoryMappedPort cav2_p1_phase_out Period 8
	dict set MemoryMappedPort cav2_p1_phase_out Interface 2
	dict set MemoryMappedPort cav2_p1_phase_out InterfaceName {}
	dict set MemoryMappedPort cav2_p1_phase_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p1_phase_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p1_phase_out Locs {}
	dict set MemoryMappedPort cav2_p1_phase_out IOStandard {}
	dict set MemoryMappedPort cav2_p2_amp_out Name {cav2_p2_amp_out}
	dict set MemoryMappedPort cav2_p2_amp_out Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_amp_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_amp_out BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_amp_out Width 18
	dict set MemoryMappedPort cav2_p2_amp_out DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_amp_out.dat}
	dict set MemoryMappedPort cav2_p2_amp_out AddressOffset 868
	dict set MemoryMappedPort cav2_p2_amp_out IconText {cav2_p2_amp_out}
	dict set MemoryMappedPort cav2_p2_amp_out Direction out
	dict set MemoryMappedPort cav2_p2_amp_out Period 8
	dict set MemoryMappedPort cav2_p2_amp_out Interface 2
	dict set MemoryMappedPort cav2_p2_amp_out InterfaceName {}
	dict set MemoryMappedPort cav2_p2_amp_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_amp_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_amp_out Locs {}
	dict set MemoryMappedPort cav2_p2_amp_out IOStandard {}
	dict set MemoryMappedPort cav2_p2_comparison_i Name {cav2_p2_comparison_i}
	dict set MemoryMappedPort cav2_p2_comparison_i Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_comparison_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_comparison_i BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_comparison_i Width 18
	dict set MemoryMappedPort cav2_p2_comparison_i DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_comparison_i.dat}
	dict set MemoryMappedPort cav2_p2_comparison_i AddressOffset 872
	dict set MemoryMappedPort cav2_p2_comparison_i IconText {cav2_p2_comparison_i}
	dict set MemoryMappedPort cav2_p2_comparison_i Direction out
	dict set MemoryMappedPort cav2_p2_comparison_i Period 8
	dict set MemoryMappedPort cav2_p2_comparison_i Interface 2
	dict set MemoryMappedPort cav2_p2_comparison_i InterfaceName {}
	dict set MemoryMappedPort cav2_p2_comparison_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_comparison_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_comparison_i Locs {}
	dict set MemoryMappedPort cav2_p2_comparison_i IOStandard {}
	dict set MemoryMappedPort cav2_p2_comparison_phase Name {cav2_p2_comparison_phase}
	dict set MemoryMappedPort cav2_p2_comparison_phase Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_comparison_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_comparison_phase BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_comparison_phase Width 18
	dict set MemoryMappedPort cav2_p2_comparison_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_comparison_phase.dat}
	dict set MemoryMappedPort cav2_p2_comparison_phase AddressOffset 880
	dict set MemoryMappedPort cav2_p2_comparison_phase IconText {cav2_p2_comparison_phase}
	dict set MemoryMappedPort cav2_p2_comparison_phase Direction out
	dict set MemoryMappedPort cav2_p2_comparison_phase Period 8
	dict set MemoryMappedPort cav2_p2_comparison_phase Interface 2
	dict set MemoryMappedPort cav2_p2_comparison_phase InterfaceName {}
	dict set MemoryMappedPort cav2_p2_comparison_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_comparison_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_comparison_phase Locs {}
	dict set MemoryMappedPort cav2_p2_comparison_phase IOStandard {}
	dict set MemoryMappedPort cav2_p2_comparison_q Name {cav2_p2_comparison_q}
	dict set MemoryMappedPort cav2_p2_comparison_q Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_comparison_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_comparison_q BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_comparison_q Width 18
	dict set MemoryMappedPort cav2_p2_comparison_q DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_comparison_q.dat}
	dict set MemoryMappedPort cav2_p2_comparison_q AddressOffset 876
	dict set MemoryMappedPort cav2_p2_comparison_q IconText {cav2_p2_comparison_q}
	dict set MemoryMappedPort cav2_p2_comparison_q Direction out
	dict set MemoryMappedPort cav2_p2_comparison_q Period 8
	dict set MemoryMappedPort cav2_p2_comparison_q Interface 2
	dict set MemoryMappedPort cav2_p2_comparison_q InterfaceName {}
	dict set MemoryMappedPort cav2_p2_comparison_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_comparison_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_comparison_q Locs {}
	dict set MemoryMappedPort cav2_p2_comparison_q IOStandard {}
	dict set MemoryMappedPort cav2_p2_dc_freq Name {cav2_p2_dc_freq}
	dict set MemoryMappedPort cav2_p2_dc_freq Type Fix_26_0
	dict set MemoryMappedPort cav2_p2_dc_freq ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_dc_freq BinaryPoint 0
	dict set MemoryMappedPort cav2_p2_dc_freq Width 26
	dict set MemoryMappedPort cav2_p2_dc_freq DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_dc_freq.dat}
	dict set MemoryMappedPort cav2_p2_dc_freq AddressOffset 852
	dict set MemoryMappedPort cav2_p2_dc_freq IconText {cav2_p2_dc_freq}
	dict set MemoryMappedPort cav2_p2_dc_freq Direction out
	dict set MemoryMappedPort cav2_p2_dc_freq Period 8
	dict set MemoryMappedPort cav2_p2_dc_freq Interface 2
	dict set MemoryMappedPort cav2_p2_dc_freq InterfaceName {}
	dict set MemoryMappedPort cav2_p2_dc_freq InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_dc_freq ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_dc_freq Locs {}
	dict set MemoryMappedPort cav2_p2_dc_freq IOStandard {}
	dict set MemoryMappedPort cav2_p2_dc_img Name {cav2_p2_dc_img}
	dict set MemoryMappedPort cav2_p2_dc_img Type Fix_29_25
	dict set MemoryMappedPort cav2_p2_dc_img ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_dc_img BinaryPoint 25
	dict set MemoryMappedPort cav2_p2_dc_img Width 29
	dict set MemoryMappedPort cav2_p2_dc_img DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_dc_img.dat}
	dict set MemoryMappedPort cav2_p2_dc_img AddressOffset 840
	dict set MemoryMappedPort cav2_p2_dc_img IconText {cav2_p2_dc_img}
	dict set MemoryMappedPort cav2_p2_dc_img Direction out
	dict set MemoryMappedPort cav2_p2_dc_img Period 8
	dict set MemoryMappedPort cav2_p2_dc_img Interface 2
	dict set MemoryMappedPort cav2_p2_dc_img InterfaceName {}
	dict set MemoryMappedPort cav2_p2_dc_img InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_dc_img ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_dc_img Locs {}
	dict set MemoryMappedPort cav2_p2_dc_img IOStandard {}
	dict set MemoryMappedPort cav2_p2_dc_real Name {cav2_p2_dc_real}
	dict set MemoryMappedPort cav2_p2_dc_real Type Fix_29_25
	dict set MemoryMappedPort cav2_p2_dc_real ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_dc_real BinaryPoint 25
	dict set MemoryMappedPort cav2_p2_dc_real Width 29
	dict set MemoryMappedPort cav2_p2_dc_real DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_dc_real.dat}
	dict set MemoryMappedPort cav2_p2_dc_real AddressOffset 836
	dict set MemoryMappedPort cav2_p2_dc_real IconText {cav2_p2_dc_real}
	dict set MemoryMappedPort cav2_p2_dc_real Direction out
	dict set MemoryMappedPort cav2_p2_dc_real Period 8
	dict set MemoryMappedPort cav2_p2_dc_real Interface 2
	dict set MemoryMappedPort cav2_p2_dc_real InterfaceName {}
	dict set MemoryMappedPort cav2_p2_dc_real InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_dc_real ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_dc_real Locs {}
	dict set MemoryMappedPort cav2_p2_dc_real IOStandard {}
	dict set MemoryMappedPort cav2_p2_if_amp Name {cav2_p2_if_amp}
	dict set MemoryMappedPort cav2_p2_if_amp Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_if_amp ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_if_amp BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_if_amp Width 18
	dict set MemoryMappedPort cav2_p2_if_amp DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_if_amp.dat}
	dict set MemoryMappedPort cav2_p2_if_amp AddressOffset 816
	dict set MemoryMappedPort cav2_p2_if_amp IconText {cav2_p2_if_amp}
	dict set MemoryMappedPort cav2_p2_if_amp Direction out
	dict set MemoryMappedPort cav2_p2_if_amp Period 8
	dict set MemoryMappedPort cav2_p2_if_amp Interface 2
	dict set MemoryMappedPort cav2_p2_if_amp InterfaceName {}
	dict set MemoryMappedPort cav2_p2_if_amp InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_if_amp ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_if_amp Locs {}
	dict set MemoryMappedPort cav2_p2_if_amp IOStandard {}
	dict set MemoryMappedPort cav2_p2_if_i Name {cav2_p2_if_i}
	dict set MemoryMappedPort cav2_p2_if_i Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_if_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_if_i BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_if_i Width 18
	dict set MemoryMappedPort cav2_p2_if_i DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_if_i.dat}
	dict set MemoryMappedPort cav2_p2_if_i AddressOffset 824
	dict set MemoryMappedPort cav2_p2_if_i IconText {cav2_p2_if_i
}
	dict set MemoryMappedPort cav2_p2_if_i Direction out
	dict set MemoryMappedPort cav2_p2_if_i Period 8
	dict set MemoryMappedPort cav2_p2_if_i Interface 2
	dict set MemoryMappedPort cav2_p2_if_i InterfaceName {}
	dict set MemoryMappedPort cav2_p2_if_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_if_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_if_i Locs {}
	dict set MemoryMappedPort cav2_p2_if_i IOStandard {}
	dict set MemoryMappedPort cav2_p2_if_phase Name {cav2_p2_if_phase}
	dict set MemoryMappedPort cav2_p2_if_phase Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_if_phase ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_if_phase BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_if_phase Width 18
	dict set MemoryMappedPort cav2_p2_if_phase DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_if_phase.dat}
	dict set MemoryMappedPort cav2_p2_if_phase AddressOffset 820
	dict set MemoryMappedPort cav2_p2_if_phase IconText {cav2_p2_if_phase}
	dict set MemoryMappedPort cav2_p2_if_phase Direction out
	dict set MemoryMappedPort cav2_p2_if_phase Period 8
	dict set MemoryMappedPort cav2_p2_if_phase Interface 2
	dict set MemoryMappedPort cav2_p2_if_phase InterfaceName {}
	dict set MemoryMappedPort cav2_p2_if_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_if_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_if_phase Locs {}
	dict set MemoryMappedPort cav2_p2_if_phase IOStandard {}
	dict set MemoryMappedPort cav2_p2_if_q Name {cav2_p2_if_q}
	dict set MemoryMappedPort cav2_p2_if_q Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_if_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_if_q BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_if_q Width 18
	dict set MemoryMappedPort cav2_p2_if_q DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_if_q.dat}
	dict set MemoryMappedPort cav2_p2_if_q AddressOffset 828
	dict set MemoryMappedPort cav2_p2_if_q IconText {cav2_p2_if_q}
	dict set MemoryMappedPort cav2_p2_if_q Direction out
	dict set MemoryMappedPort cav2_p2_if_q Period 8
	dict set MemoryMappedPort cav2_p2_if_q Interface 2
	dict set MemoryMappedPort cav2_p2_if_q InterfaceName {}
	dict set MemoryMappedPort cav2_p2_if_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_if_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_if_q Locs {}
	dict set MemoryMappedPort cav2_p2_if_q IOStandard {}
	dict set MemoryMappedPort cav2_p2_integrated_i Name {cav2_p2_integrated_i}
	dict set MemoryMappedPort cav2_p2_integrated_i Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_integrated_i ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_integrated_i BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_integrated_i Width 18
	dict set MemoryMappedPort cav2_p2_integrated_i DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_integrated_i.dat}
	dict set MemoryMappedPort cav2_p2_integrated_i AddressOffset 856
	dict set MemoryMappedPort cav2_p2_integrated_i IconText {cav2_p2_integrated_i}
	dict set MemoryMappedPort cav2_p2_integrated_i Direction out
	dict set MemoryMappedPort cav2_p2_integrated_i Period 8
	dict set MemoryMappedPort cav2_p2_integrated_i Interface 2
	dict set MemoryMappedPort cav2_p2_integrated_i InterfaceName {}
	dict set MemoryMappedPort cav2_p2_integrated_i InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_integrated_i ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_integrated_i Locs {}
	dict set MemoryMappedPort cav2_p2_integrated_i IOStandard {}
	dict set MemoryMappedPort cav2_p2_integrated_q Name {cav2_p2_integrated_q}
	dict set MemoryMappedPort cav2_p2_integrated_q Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_integrated_q ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_integrated_q BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_integrated_q Width 18
	dict set MemoryMappedPort cav2_p2_integrated_q DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_integrated_q.dat}
	dict set MemoryMappedPort cav2_p2_integrated_q AddressOffset 860
	dict set MemoryMappedPort cav2_p2_integrated_q IconText {cav2_p2_integrated_q}
	dict set MemoryMappedPort cav2_p2_integrated_q Direction out
	dict set MemoryMappedPort cav2_p2_integrated_q Period 8
	dict set MemoryMappedPort cav2_p2_integrated_q Interface 2
	dict set MemoryMappedPort cav2_p2_integrated_q InterfaceName {}
	dict set MemoryMappedPort cav2_p2_integrated_q InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_integrated_q ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_integrated_q Locs {}
	dict set MemoryMappedPort cav2_p2_integrated_q IOStandard {}
	dict set MemoryMappedPort cav2_p2_phase_out Name {cav2_p2_phase_out}
	dict set MemoryMappedPort cav2_p2_phase_out Type Fix_18_17
	dict set MemoryMappedPort cav2_p2_phase_out ArithmeticType xlSigned
	dict set MemoryMappedPort cav2_p2_phase_out BinaryPoint 17
	dict set MemoryMappedPort cav2_p2_phase_out Width 18
	dict set MemoryMappedPort cav2_p2_phase_out DatFile {examplemodel_bus_axi_example_axi_lite_cav2_p2_phase_out.dat}
	dict set MemoryMappedPort cav2_p2_phase_out AddressOffset 864
	dict set MemoryMappedPort cav2_p2_phase_out IconText {cav2_p2_phase_out}
	dict set MemoryMappedPort cav2_p2_phase_out Direction out
	dict set MemoryMappedPort cav2_p2_phase_out Period 8
	dict set MemoryMappedPort cav2_p2_phase_out Interface 2
	dict set MemoryMappedPort cav2_p2_phase_out InterfaceName {}
	dict set MemoryMappedPort cav2_p2_phase_out InterfaceString {CONTROL}
	dict set MemoryMappedPort cav2_p2_phase_out ClockDomain {axi_lite}
	dict set MemoryMappedPort cav2_p2_phase_out Locs {}
	dict set MemoryMappedPort cav2_p2_phase_out IOStandard {}
	dict set MemoryMappedPort rf_ref_amp Name {rf_ref_amp}
	dict set MemoryMappedPort rf_ref_amp Type Fix_18_17
	dict set MemoryMappedPort rf_ref_amp ArithmeticType xlSigned
	dict set MemoryMappedPort rf_ref_amp BinaryPoint 17
	dict set MemoryMappedPort rf_ref_amp Width 18
	dict set MemoryMappedPort rf_ref_amp DatFile {examplemodel_bus_axi_example_axi_lite_rf_ref_amp.dat}
	dict set MemoryMappedPort rf_ref_amp AddressOffset 0
	dict set MemoryMappedPort rf_ref_amp IconText {rf_ref_amp}
	dict set MemoryMappedPort rf_ref_amp Direction out
	dict set MemoryMappedPort rf_ref_amp Period 8
	dict set MemoryMappedPort rf_ref_amp Interface 2
	dict set MemoryMappedPort rf_ref_amp InterfaceName {}
	dict set MemoryMappedPort rf_ref_amp InterfaceString {CONTROL}
	dict set MemoryMappedPort rf_ref_amp ClockDomain {axi_lite}
	dict set MemoryMappedPort rf_ref_amp Locs {}
	dict set MemoryMappedPort rf_ref_amp IOStandard {}
	dict set MemoryMappedPort rf_ref_i Name {rf_ref_i}
	dict set MemoryMappedPort rf_ref_i Type Fix_18_17
	dict set MemoryMappedPort rf_ref_i ArithmeticType xlSigned
	dict set MemoryMappedPort rf_ref_i BinaryPoint 17
	dict set MemoryMappedPort rf_ref_i Width 18
	dict set MemoryMappedPort rf_ref_i DatFile {examplemodel_bus_axi_example_axi_lite_rf_ref_i.dat}
	dict set MemoryMappedPort rf_ref_i AddressOffset 8
	dict set MemoryMappedPort rf_ref_i IconText {rf_ref_i}
	dict set MemoryMappedPort rf_ref_i Direction out
	dict set MemoryMappedPort rf_ref_i Period 8
	dict set MemoryMappedPort rf_ref_i Interface 2
	dict set MemoryMappedPort rf_ref_i InterfaceName {}
	dict set MemoryMappedPort rf_ref_i InterfaceString {CONTROL}
	dict set MemoryMappedPort rf_ref_i ClockDomain {axi_lite}
	dict set MemoryMappedPort rf_ref_i Locs {}
	dict set MemoryMappedPort rf_ref_i IOStandard {}
	dict set MemoryMappedPort rf_ref_phase Name {rf_ref_phase}
	dict set MemoryMappedPort rf_ref_phase Type Fix_18_17
	dict set MemoryMappedPort rf_ref_phase ArithmeticType xlSigned
	dict set MemoryMappedPort rf_ref_phase BinaryPoint 17
	dict set MemoryMappedPort rf_ref_phase Width 18
	dict set MemoryMappedPort rf_ref_phase DatFile {examplemodel_bus_axi_example_axi_lite_rf_ref_phase.dat}
	dict set MemoryMappedPort rf_ref_phase AddressOffset 4
	dict set MemoryMappedPort rf_ref_phase IconText {rf_ref_phase}
	dict set MemoryMappedPort rf_ref_phase Direction out
	dict set MemoryMappedPort rf_ref_phase Period 8
	dict set MemoryMappedPort rf_ref_phase Interface 2
	dict set MemoryMappedPort rf_ref_phase InterfaceName {}
	dict set MemoryMappedPort rf_ref_phase InterfaceString {CONTROL}
	dict set MemoryMappedPort rf_ref_phase ClockDomain {axi_lite}
	dict set MemoryMappedPort rf_ref_phase Locs {}
	dict set MemoryMappedPort rf_ref_phase IOStandard {}
	dict set MemoryMappedPort rf_ref_q Name {rf_ref_q}
	dict set MemoryMappedPort rf_ref_q Type Fix_18_17
	dict set MemoryMappedPort rf_ref_q ArithmeticType xlSigned
	dict set MemoryMappedPort rf_ref_q BinaryPoint 17
	dict set MemoryMappedPort rf_ref_q Width 18
	dict set MemoryMappedPort rf_ref_q DatFile {examplemodel_bus_axi_example_axi_lite_rf_ref_q.dat}
	dict set MemoryMappedPort rf_ref_q AddressOffset 12
	dict set MemoryMappedPort rf_ref_q IconText {rf_ref_q}
	dict set MemoryMappedPort rf_ref_q Direction out
	dict set MemoryMappedPort rf_ref_q Period 8
	dict set MemoryMappedPort rf_ref_q Interface 2
	dict set MemoryMappedPort rf_ref_q InterfaceName {}
	dict set MemoryMappedPort rf_ref_q InterfaceString {CONTROL}
	dict set MemoryMappedPort rf_ref_q ClockDomain {axi_lite}
	dict set MemoryMappedPort rf_ref_q Locs {}
	dict set MemoryMappedPort rf_ref_q IOStandard {}
	dict set MemoryMappedPort status_0 Name {status_0}
	dict set MemoryMappedPort status_0 Type UFix_32_0
	dict set MemoryMappedPort status_0 ArithmeticType xlUnsigned
	dict set MemoryMappedPort status_0 BinaryPoint 0
	dict set MemoryMappedPort status_0 Width 32
	dict set MemoryMappedPort status_0 DatFile {examplemodel_bus_axi_example_axi_lite_status_0.dat}
	dict set MemoryMappedPort status_0 AddressOffset 1016
	dict set MemoryMappedPort status_0 IconText {status_0}
	dict set MemoryMappedPort status_0 Direction out
	dict set MemoryMappedPort status_0 Period 8
	dict set MemoryMappedPort status_0 Interface 2
	dict set MemoryMappedPort status_0 InterfaceName {}
	dict set MemoryMappedPort status_0 InterfaceString {CONTROL}
	dict set MemoryMappedPort status_0 ClockDomain {axi_lite}
	dict set MemoryMappedPort status_0 Locs {}
	dict set MemoryMappedPort status_0 IOStandard {}
}

source SgPaProject.tcl
::xilinx::dsp::planaheadworker::dsp_create_project