--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml TOP_LED.twx TOP_LED.ncd -o TOP_LED.twr TOP_LED.pcf -ucf
TOP_LED.ucf

Design file:              TOP_LED.ncd
Physical constraint file: TOP_LED.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
oclk        |    1.766(R)|      SLOW  |   -0.485(R)|      SLOW  |clk_100MHz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100MHz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        13.705(R)|      SLOW  |         7.056(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
LED<1>      |        13.689(R)|      SLOW  |         7.054(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
LED<2>      |        14.471(R)|      SLOW  |         7.092(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
LED<3>      |        12.861(R)|      SLOW  |         6.672(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
LED<4>      |        13.042(R)|      SLOW  |         6.781(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
LED<5>      |        13.903(R)|      SLOW  |         6.630(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
LED<6>      |        12.561(R)|      SLOW  |         6.313(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
LED<7>      |        12.119(R)|      SLOW  |         6.126(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    2.466|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |LED<0>         |   12.514|
SW<0>          |LED<1>         |   12.546|
SW<0>          |LED<2>         |   10.978|
SW<0>          |LED<3>         |   12.218|
SW<0>          |LED<4>         |   11.524|
SW<0>          |LED<5>         |   11.536|
SW<0>          |LED<6>         |   10.289|
SW<0>          |LED<7>         |   11.466|
SW<1>          |LED<0>         |   11.558|
SW<1>          |LED<1>         |   11.571|
SW<1>          |LED<2>         |    9.704|
SW<1>          |LED<3>         |   11.244|
SW<1>          |LED<4>         |   10.568|
SW<1>          |LED<5>         |   10.723|
SW<1>          |LED<6>         |    9.735|
SW<1>          |LED<7>         |   10.815|
SW<2>          |LED<0>         |    8.888|
SW<2>          |LED<1>         |    7.582|
SW<2>          |LED<2>         |    8.188|
SW<2>          |LED<3>         |    8.899|
SW<2>          |LED<4>         |    9.638|
SW<2>          |LED<5>         |    9.767|
SW<2>          |LED<6>         |    8.730|
SW<2>          |LED<7>         |    8.663|
SW<3>          |LED<0>         |    9.272|
SW<3>          |LED<1>         |    8.182|
SW<3>          |LED<2>         |    8.653|
SW<3>          |LED<3>         |    9.005|
SW<3>          |LED<4>         |   10.006|
SW<3>          |LED<5>         |    9.977|
SW<3>          |LED<6>         |    9.002|
SW<3>          |LED<7>         |    9.209|
---------------+---------------+---------+


Analysis completed Sat Jun 09 10:30:02 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 298 MB



