==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [SIM-1] CSim file generation done with 0 errors.
@I [LIC-101] Checked in feature [VIVADO_HLS]
