# Reading pref.tcl
# OpenFile Z:/digital_systems/aufgabe2_all/vhdl/testbench/std_counter_tb.vhd
vsim work.std_counter_tb
# vsim work.std_counter_tb 
# Start time: 09:47:50 on Dec 20,2023
# //  ModelSim Microsemi Pro 2023.1 Jan 24 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.std_counter_tb(verhalten)
# ** Error: (vsim-3173) Entity 'Z:/digital_systems/aufgabe2_all/vhdl/testbench/work.std_counter' has no architecture.
# Load interrupted
# Error loading design
# End time: 09:47:50 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.std_counter
# vsim work.std_counter 
# Start time: 09:48:05 on Dec 20,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity 'Z:/digital_systems/aufgabe2_all/vhdl/testbench/work.std_counter' has no architecture.
# Error loading design
# End time: 09:48:05 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.std_counter
# vsim work.std_counter 
# Start time: 09:48:08 on Dec 20,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity 'Z:/digital_systems/aufgabe2_all/vhdl/testbench/work.std_counter' has no architecture.
# Error loading design
# End time: 09:48:08 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work -O0 Z:/digital_systems/aufgabe2_all/vhdl/sync_buffer.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 09:55:14 on Dec 20,2023
# vcom -reportprogress 300 -work work -O0 Z:/digital_systems/aufgabe2_all/vhdl/sync_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sync_buffer
# End time: 09:55:14 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.std_counter_tb
# vsim work.std_counter_tb 
# Start time: 09:55:16 on Dec 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.std_counter_tb(verhalten)
# ** Error: (vsim-3173) Entity 'Z:/digital_systems/aufgabe2_all/vhdl/testbench/work.std_counter' has no architecture.
# Load interrupted
# Error loading design
# End time: 09:55:17 on Dec 20,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -work work -O0 Z:/digital_systems/aufgabe2_all/vhdl/sync_buffer.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 09:55:37 on Dec 20,2023
# vcom -reportprogress 300 -work work -O0 Z:/digital_systems/aufgabe2_all/vhdl/sync_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sync_buffer
# End time: 09:55:37 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.std_counter_tb
# vsim work.std_counter_tb 
# Start time: 09:55:44 on Dec 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.std_counter_tb(verhalten)
# ** Error: (vsim-3173) Entity 'Z:/digital_systems/aufgabe2_all/vhdl/testbench/work.std_counter' has no architecture.
# Load interrupted
# Error loading design
# End time: 09:55:44 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.std_counter_tb
# vsim work.std_counter_tb 
# Start time: 09:56:14 on Dec 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.std_counter_tb(verhalten)
# ** Error: (vsim-3173) Entity 'Z:/digital_systems/aufgabe2_all/vhdl/testbench/work.std_counter' has no architecture.
# Load interrupted
# Error loading design
# End time: 09:56:15 on Dec 20,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work Z:/digital_systems/aufgabe2_all/vhdl/testbench/std_counter_tb.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 09:56:40 on Dec 20,2023
# vcom -reportprogress 300 -work work Z:/digital_systems/aufgabe2_all/vhdl/testbench/std_counter_tb.vhd 
# -- Loading package STANDARD
# -- Compiling entity std_counter_tb
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling architecture verhalten of std_counter_tb
# End time: 09:56:40 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.std_counter_tb
# vsim work.std_counter_tb 
# Start time: 09:56:46 on Dec 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.std_counter_tb(verhalten)
# ** Error: (vsim-3173) Entity 'Z:/digital_systems/aufgabe2_all/vhdl/testbench/work.std_counter' has no architecture.
# Load interrupted
# Error loading design
# End time: 09:56:46 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.std_counter_tb(verhalten)
# vsim work.std_counter_tb(verhalten) 
# Start time: 09:56:56 on Dec 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.std_counter_tb(verhalten)
# ** Error: (vsim-3173) Entity 'Z:/digital_systems/aufgabe2_all/vhdl/testbench/work.std_counter' has no architecture.
# Load interrupted
# Error loading design
vsim work.std_counter_tb(verhalten)
# End time: 09:56:59 on Dec 20,2023, Elapsed time: 0:00:03
# Errors: 1, Warnings: 0
# vsim work.std_counter_tb(verhalten) 
# Start time: 09:56:59 on Dec 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.std_counter_tb(verhalten)
# ** Error: (vsim-3173) Entity 'Z:/digital_systems/aufgabe2_all/vhdl/testbench/work.std_counter' has no architecture.
# Load interrupted
# Error loading design
# End time: 09:56:59 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.std_counter_tb
# vsim work.std_counter_tb 
# Start time: 09:57:03 on Dec 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.std_counter_tb(verhalten)
# ** Error: (vsim-3173) Entity 'Z:/digital_systems/aufgabe2_all/vhdl/testbench/work.std_counter' has no architecture.
# Load interrupted
# Error loading design
# End time: 09:57:03 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.std_counter_tb
# vsim work.std_counter_tb 
# Start time: 09:57:06 on Dec 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.std_counter_tb(verhalten)
# ** Error: (vsim-3173) Entity 'Z:/digital_systems/aufgabe2_all/vhdl/testbench/work.std_counter' has no architecture.
# Load interrupted
# Error loading design
# End time: 09:57:06 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.sync_module
# vsim work.sync_module 
# Start time: 09:57:15 on Dec 20,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity 'Z:/digital_systems/aufgabe2_all/vhdl/testbench/work.sync_module' has no architecture.
# Error loading design
# End time: 09:57:15 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.sync_buffer
# vsim work.sync_buffer 
# Start time: 09:57:16 on Dec 20,2023
# Loading std.standard
# ** Error: (vsim-3173) Entity 'Z:/digital_systems/aufgabe2_all/vhdl/testbench/work.sync_buffer' has no architecture.
# Error loading design
# End time: 09:57:16 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work -O0 Z:/digital_systems/aufgabe2_all/vhdl/sync_buffer.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 09:57:19 on Dec 20,2023
# vcom -reportprogress 300 -work work -O0 Z:/digital_systems/aufgabe2_all/vhdl/sync_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sync_buffer
# End time: 09:57:19 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -O0 Z:/digital_systems/aufgabe2_all/vhdl/sync_module.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 09:57:22 on Dec 20,2023
# vcom -reportprogress 300 -work work -O0 Z:/digital_systems/aufgabe2_all/vhdl/sync_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sync_module
# End time: 09:57:22 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work -O0 Z:/digital_systems/aufgabe2_all/vhdl/std_counter.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 09:57:26 on Dec 20,2023
# vcom -reportprogress 300 -work work -O0 Z:/digital_systems/aufgabe2_all/vhdl/std_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity std_counter
# -- Compiling architecture struktur of std_counter
# ** Error: Z:/digital_systems/aufgabe2_all/vhdl/std_counter.vhd(50): near "END": (vcom-1576) expecting BEGIN.
# ** Note: Z:/digital_systems/aufgabe2_all/vhdl/std_counter.vhd(50): VHDL Compiler exiting
# End time: 09:57:26 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/Microchip/Libero_SoC_v2023.2/ModelSimPro/win32acoem/vcom failed.
vcom -work work -O0 Z:/digital_systems/aufgabe2_all/vhdl/std_counter.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 09:58:02 on Dec 20,2023
# vcom -reportprogress 300 -work work -O0 Z:/digital_systems/aufgabe2_all/vhdl/std_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity std_counter
# -- Compiling architecture struktur of std_counter
# End time: 09:58:03 on Dec 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work -O0 Z:/digital_systems/aufgabe2_all/vhdl/aufgabe2.vhd
# Model Technology ModelSim Microsemi Pro vcom 2023.1 Compiler 2023.01 Jan 24 2023
# Start time: 09:58:06 on Dec 20,2023
# vcom -reportprogress 300 -work work -O0 Z:/digital_systems/aufgabe2_all/vhdl/aufgabe2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aufgabe2
# -- Compiling architecture structure of aufgabe2
# End time: 09:58:06 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.std_counter_tb
# vsim work.std_counter_tb 
# Start time: 09:58:08 on Dec 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.std_counter_tb(verhalten)
# Loading work.std_counter(struktur)
# ** Warning: (vsim-8683) Uninitialized out port /std_counter_tb/u1/cout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /std_counter_tb/u1/dout(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
