--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\ISE\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml xillydemo.twx xillydemo.ncd -o xillydemo.twr xillydemo.pcf

Design file:              xillydemo.ncd
Physical constraint file: xillydemo.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.07 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X36Y101.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.224ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.189ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.BQ     Tcko                  0.518   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X36Y101.CX     net (fanout=1)        0.643   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X36Y101.CLK    Tdick                 0.028   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.189ns (0.546ns logic, 0.643ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X36Y101.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.118ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.AQ     Tcko                  0.518   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X36Y101.BX     net (fanout=1)        0.520   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X36Y101.CLK    Tdick                 0.045   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.563ns logic, 0.520ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X36Y101.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.282ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.AQ     Tcko                  0.164   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X36Y101.BX     net (fanout=1)        0.170   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X36Y101.CLK    Tckdi       (-Th)     0.052   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.112ns logic, 0.170ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X36Y101.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.347ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.BQ     Tcko                  0.164   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X36Y101.CX     net (fanout=1)        0.246   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X36Y101.CLK    Tckdi       (-Th)     0.063   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.101ns logic, 0.246ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X33Y112.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.092ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y112.AQ     Tcko                  0.456   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X33Y112.BX     net (fanout=1)        0.520   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X33Y112.CLK    Tdick                 0.081   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X33Y112.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.071ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y112.BQ     Tcko                  0.456   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X33Y112.CX     net (fanout=1)        0.519   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X33Y112.CLK    Tdick                 0.061   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X33Y112.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.245ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y112.AQ     Tcko                  0.141   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X33Y112.BX     net (fanout=1)        0.170   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X33Y112.CLK    Tckdi       (-Th)     0.066   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.245ns (0.075ns logic, 0.170ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X33Y112.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.241ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y112.BQ     Tcko                  0.141   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X33Y112.CX     net (fanout=1)        0.170   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X33Y112.CLK    Tckdi       (-Th)     0.070   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (0.071ns logic, 0.170ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136963 paths analyzed, 18492 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.364ns.
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_0 (SLICE_X33Y76.B1), 334 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.269ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.756 - 0.816)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6 to xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.CQ      Tcko                  0.518   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6
    SLICE_X31Y77.D1      net (fanout=3)        1.649   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[6]
    SLICE_X31Y77.COUT    Topcyd                0.525   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_lut[3]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
    SLICE_X31Y78.COUT    Tbyp                  0.114   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D6      net (fanout=3)        0.903   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.C2      net (fanout=7)        1.131   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.DMUX    Topcd                 0.827   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_lut
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_cy1
    SLICE_X37Y79.C4      net (fanout=21)       0.881   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
    SLICE_X37Y79.C       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/_n03401
    SLICE_X33Y76.B1      net (fanout=15)       1.380   xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0340
    SLICE_X33Y76.CLK     Tas                   0.093   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset[2]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_0_rstpot
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_0
    -------------------------------------------------  ---------------------------
    Total                                      8.269ns (2.325ns logic, 5.944ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.246ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.756 - 0.816)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6 to xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.CQ      Tcko                  0.518   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6
    SLICE_X31Y77.D1      net (fanout=3)        1.649   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[6]
    SLICE_X31Y77.COUT    Topcyd                0.502   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_lutdi3
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
    SLICE_X31Y78.COUT    Tbyp                  0.114   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D6      net (fanout=3)        0.903   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.C2      net (fanout=7)        1.131   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.DMUX    Topcd                 0.827   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_lut
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_cy1
    SLICE_X37Y79.C4      net (fanout=21)       0.881   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
    SLICE_X37Y79.C       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/_n03401
    SLICE_X33Y76.B1      net (fanout=15)       1.380   xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0340
    SLICE_X33Y76.CLK     Tas                   0.093   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset[2]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_0_rstpot
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_0
    -------------------------------------------------  ---------------------------
    Total                                      8.246ns (2.302ns logic, 5.944ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_11 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.030ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.756 - 0.816)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_11 to xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.DMUX    Tshcko                0.652   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_11
    SLICE_X31Y78.B1      net (fanout=3)        1.241   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[11]
    SLICE_X31Y78.COUT    Topcyb                0.674   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_lut[5]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D6      net (fanout=3)        0.903   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.C2      net (fanout=7)        1.131   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.DMUX    Topcd                 0.827   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_lut
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_cy1
    SLICE_X37Y79.C4      net (fanout=21)       0.881   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
    SLICE_X37Y79.C       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/_n03401
    SLICE_X33Y76.B1      net (fanout=15)       1.380   xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0340
    SLICE_X33Y76.CLK     Tas                   0.093   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset[2]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_0_rstpot
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_0
    -------------------------------------------------  ---------------------------
    Total                                      8.030ns (2.494ns logic, 5.536ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_7 (SLICE_X33Y77.A2), 334 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.093ns (Levels of Logic = 6)
  Clock Path Skew:      -0.059ns (0.757 - 0.816)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6 to xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.CQ      Tcko                  0.518   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6
    SLICE_X31Y77.D1      net (fanout=3)        1.649   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[6]
    SLICE_X31Y77.COUT    Topcyd                0.525   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_lut[3]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
    SLICE_X31Y78.COUT    Tbyp                  0.114   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D6      net (fanout=3)        0.903   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.C2      net (fanout=7)        1.131   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.DMUX    Topcd                 0.827   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_lut
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_cy1
    SLICE_X37Y79.C4      net (fanout=21)       0.881   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
    SLICE_X37Y79.C       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/_n03401
    SLICE_X33Y77.A2      net (fanout=15)       1.202   xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0340
    SLICE_X33Y77.CLK     Tas                   0.095   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset[10]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_7_rstpot
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_7
    -------------------------------------------------  ---------------------------
    Total                                      8.093ns (2.327ns logic, 5.766ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.070ns (Levels of Logic = 6)
  Clock Path Skew:      -0.059ns (0.757 - 0.816)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6 to xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.CQ      Tcko                  0.518   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6
    SLICE_X31Y77.D1      net (fanout=3)        1.649   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[6]
    SLICE_X31Y77.COUT    Topcyd                0.502   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_lutdi3
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
    SLICE_X31Y78.COUT    Tbyp                  0.114   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D6      net (fanout=3)        0.903   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.C2      net (fanout=7)        1.131   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.DMUX    Topcd                 0.827   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_lut
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_cy1
    SLICE_X37Y79.C4      net (fanout=21)       0.881   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
    SLICE_X37Y79.C       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/_n03401
    SLICE_X33Y77.A2      net (fanout=15)       1.202   xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0340
    SLICE_X33Y77.CLK     Tas                   0.095   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset[10]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_7_rstpot
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_7
    -------------------------------------------------  ---------------------------
    Total                                      8.070ns (2.304ns logic, 5.766ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_11 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.757 - 0.816)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_11 to xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.DMUX    Tshcko                0.652   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_11
    SLICE_X31Y78.B1      net (fanout=3)        1.241   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[11]
    SLICE_X31Y78.COUT    Topcyb                0.674   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_lut[5]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D6      net (fanout=3)        0.903   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.C2      net (fanout=7)        1.131   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.DMUX    Topcd                 0.827   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_lut
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_cy1
    SLICE_X37Y79.C4      net (fanout=21)       0.881   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
    SLICE_X37Y79.C       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/_n03401
    SLICE_X33Y77.A2      net (fanout=15)       1.202   xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0340
    SLICE_X33Y77.CLK     Tas                   0.095   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset[10]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_7_rstpot
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_7
    -------------------------------------------------  ---------------------------
    Total                                      7.854ns (2.496ns logic, 5.358ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_3 (SLICE_X35Y75.A1), 334 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.082ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.755 - 0.816)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6 to xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.CQ      Tcko                  0.518   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6
    SLICE_X31Y77.D1      net (fanout=3)        1.649   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[6]
    SLICE_X31Y77.COUT    Topcyd                0.525   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_lut[3]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
    SLICE_X31Y78.COUT    Tbyp                  0.114   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D6      net (fanout=3)        0.903   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.C2      net (fanout=7)        1.131   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.DMUX    Topcd                 0.827   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_lut
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_cy1
    SLICE_X37Y79.C4      net (fanout=21)       0.881   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
    SLICE_X37Y79.C       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/_n03401
    SLICE_X35Y75.A1      net (fanout=15)       1.191   xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0340
    SLICE_X35Y75.CLK     Tas                   0.095   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset[6]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_3_rstpot
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_3
    -------------------------------------------------  ---------------------------
    Total                                      8.082ns (2.327ns logic, 5.755ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.059ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.755 - 0.816)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6 to xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.CQ      Tcko                  0.518   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_6
    SLICE_X31Y77.D1      net (fanout=3)        1.649   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[6]
    SLICE_X31Y77.COUT    Topcyd                0.502   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_lutdi3
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
    SLICE_X31Y78.COUT    Tbyp                  0.114   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D6      net (fanout=3)        0.903   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.C2      net (fanout=7)        1.131   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.DMUX    Topcd                 0.827   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_lut
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_cy1
    SLICE_X37Y79.C4      net (fanout=21)       0.881   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
    SLICE_X37Y79.C       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/_n03401
    SLICE_X35Y75.A1      net (fanout=15)       1.191   xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0340
    SLICE_X35Y75.CLK     Tas                   0.095   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset[6]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_3_rstpot
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_3
    -------------------------------------------------  ---------------------------
    Total                                      8.059ns (2.304ns logic, 5.755ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_2 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.851ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.755 - 0.817)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_2 to xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y79.CQ      Tcko                  0.456   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[3]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_2
    SLICE_X31Y77.B2      net (fanout=3)        1.331   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit[2]
    SLICE_X31Y77.COUT    Topcyb                0.674   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_lut[1]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[3]
    SLICE_X31Y78.COUT    Tbyp                  0.114   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D6      net (fanout=3)        0.903   xillybus_ins/xillybus_core_ins/unitw_1_ins/Mcompar_n0037_cy[7]
    SLICE_X37Y79.D       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.C2      net (fanout=7)        1.131   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_wr_request_condition
    SLICE_X31Y79.DMUX    Topcd                 0.827   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_lut
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o3_cy1
    SLICE_X37Y79.C4      net (fanout=21)       0.881   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_flush_condition_unitw_1_wr_request_condition_AND_157_o
    SLICE_X37Y79.C       Tilo                  0.124   user_r_read_32_open
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/_n03401
    SLICE_X35Y75.A1      net (fanout=15)       1.191   xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0340
    SLICE_X35Y75.CLK     Tas                   0.095   xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset[6]
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_3_rstpot
                                                       xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_end_offset_3
    -------------------------------------------------  ---------------------------
    Total                                      7.851ns (2.414ns logic, 5.437ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y35.DIADI15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_read_dma_ins/fifo_wr_data_16 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 0)
  Clock Path Skew:      0.321ns (0.827 - 0.506)
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_read_dma_ins/fifo_wr_data_16 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y93.AQ        Tcko                  0.164   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_read_dma_ins/fifo_wr_data[19]
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_read_dma_ins/fifo_wr_data_16
    RAMB18_X3Y35.DIADI15   net (fanout=1)        0.457   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_read_dma_ins/fifo_wr_data[16]
    RAMB18_X3Y35.CLKBWRCLK Trckd_DIA   (-Th)     0.296   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.325ns (-0.132ns logic, 0.457ns route)
                                                         (-40.6% logic, 140.6% route)

--------------------------------------------------------------------------------

Paths for end point smbus/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB18_X3Y21.ADDRBWRADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               smbus/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Destination:          smbus/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.329ns (0.887 - 0.558)
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: smbus/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 to smbus/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X52Y49.BMUX          Tshcko                0.181   smbus/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                             smbus/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    RAMB18_X3Y21.ADDRBWRADDR10 net (fanout=4)        0.337   smbus/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
    RAMB18_X3Y21.CLKBWRCLK     Trckc_ADDRB (-Th)     0.183   smbus/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                             smbus/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.335ns (-0.002ns logic, 0.337ns route)
                                                             (-0.6% logic, 100.6% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address (RAMB18_X2Y39.DIBDI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_28 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.222ns (0.812 - 0.590)
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_28 to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X33Y103.AQ       Tcko                  0.141   xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg[31]
                                                         xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_28
    RAMB18_X2Y39.DIBDI12   net (fanout=3)        0.243   xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg[28]
    RAMB18_X2Y39.CLKBWRCLK Trckd_DIB   (-Th)     0.155   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address
                                                         xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address
    ---------------------------------------------------  ---------------------------
    Total                                        0.229ns (-0.014ns logic, 0.243ns route)
                                                         (-6.1% logic, 106.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK
  Logical resource: xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK
  Location pin: RAMB18_X2Y40.RDCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK
  Logical resource: xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK
  Location pin: RAMB18_X2Y40.WRCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y22.RDCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gclk = PERIOD TIMEGRP "TN_gclk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point audio/audio_mclk (OLOGIC_X0Y20.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/clk_div_1 (FF)
  Destination:          audio/audio_mclk (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.880ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.905 - 0.987)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/clk_div_1 to audio/audio_mclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BQ       Tcko                  0.518   audio/clk_div<1>
                                                       audio/clk_div_1
    OLOGIC_X0Y20.D1      net (fanout=2)        0.528   audio/clk_div<1>
    OLOGIC_X0Y20.CLK     Todck                 0.834   audio/audio_mclk
                                                       audio/audio_mclk
    -------------------------------------------------  ---------------------------
    Total                                      1.880ns (1.352ns logic, 0.528ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point audio/clk_div_1 (SLICE_X0Y19.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/clk_div_1 (FF)
  Destination:          audio/clk_div_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.226ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/clk_div_1 to audio/clk_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BQ       Tcko                  0.518   audio/clk_div<1>
                                                       audio/clk_div_1
    SLICE_X0Y19.B2       net (fanout=2)        0.665   audio/clk_div<1>
    SLICE_X0Y19.CLK      Tas                   0.043   audio/clk_div<1>
                                                       audio/Mcount_clk_div_xor<1>11
                                                       audio/clk_div_1
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (0.561ns logic, 0.665ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point audio/clk_div_0 (SLICE_X0Y19.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/clk_div_0 (FF)
  Destination:          audio/clk_div_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.097ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/clk_div_0 to audio/clk_div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.AQ       Tcko                  0.518   audio/clk_div<1>
                                                       audio/clk_div_0
    SLICE_X0Y19.A3       net (fanout=2)        0.532   audio/clk_div<0>
    SLICE_X0Y19.CLK      Tas                   0.047   audio/clk_div<1>
                                                       audio/Mcount_clk_div_xor<0>11_INV_0
                                                       audio/clk_div_0
    -------------------------------------------------  ---------------------------
    Total                                      1.097ns (0.565ns logic, 0.532ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gclk = PERIOD TIMEGRP "TN_gclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio/clk_div_1 (SLICE_X0Y19.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/clk_div_0 (FF)
  Destination:          audio/clk_div_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio/clk_div_0 to audio/clk_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.AQ       Tcko                  0.164   audio/clk_div<1>
                                                       audio/clk_div_0
    SLICE_X0Y19.B3       net (fanout=2)        0.174   audio/clk_div<0>
    SLICE_X0Y19.CLK      Tah         (-Th)     0.076   audio/clk_div<1>
                                                       audio/Mcount_clk_div_xor<1>11
                                                       audio/clk_div_1
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.088ns logic, 0.174ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point audio/clk_div_0 (SLICE_X0Y19.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/clk_div_0 (FF)
  Destination:          audio/clk_div_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio/clk_div_0 to audio/clk_div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.AQ       Tcko                  0.164   audio/clk_div<1>
                                                       audio/clk_div_0
    SLICE_X0Y19.A3       net (fanout=2)        0.174   audio/clk_div<0>
    SLICE_X0Y19.CLK      Tah         (-Th)     0.075   audio/clk_div<1>
                                                       audio/Mcount_clk_div_xor<0>11_INV_0
                                                       audio/clk_div_0
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.089ns logic, 0.174ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point audio/clk_div_1 (SLICE_X0Y19.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/clk_div_1 (FF)
  Destination:          audio/clk_div_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio/clk_div_1 to audio/clk_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BQ       Tcko                  0.164   audio/clk_div<1>
                                                       audio/clk_div_1
    SLICE_X0Y19.B2       net (fanout=2)        0.233   audio/clk_div<1>
    SLICE_X0Y19.CLK      Tah         (-Th)     0.076   audio/clk_div<1>
                                                       audio/Mcount_clk_div_xor<1>11
                                                       audio/clk_div_1
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.088ns logic, 0.233ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gclk = PERIOD TIMEGRP "TN_gclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Location pin: PLLE2_ADV_X0Y0.CLKIN1
  Clock network: clk_100_BUFGP
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Location pin: PLLE2_ADV_X0Y0.CLKIN1
  Clock network: clk_100_BUFGP
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100_BUFGP/BUFG/I0
  Logical resource: clk_100_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100_BUFGP/IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_force_iob_ffs = MAXDELAY FROM TIMEGRP "tgrp_vga_pads_ffs" 
5.5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.031ns.
--------------------------------------------------------------------------------

Paths for end point vga4_green<2> (AB21.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.469ns (requirement - data path)
  Source:               xillybus_ins/vga_iob_ff<8> (FF)
  Destination:          vga4_green<2> (PAD)
  Requirement:          5.500ns
  Data Path Delay:      4.031ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/vga_iob_ff<8> to vga4_green<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y33.OQ      Tockq                 0.472   vga4_green_2_OBUF
                                                       xillybus_ins/vga_iob_ff<8>
    AB21.O               net (fanout=1)        0.001   vga4_green_2_OBUF
    AB21.PAD             Tioop                 3.558   vga4_green<2>
                                                       vga4_green_2_OBUF
                                                       vga4_green<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (4.030ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point vga4_green<0> (AB22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.470ns (requirement - data path)
  Source:               xillybus_ins/vga_iob_ff<6> (FF)
  Destination:          vga4_green<0> (PAD)
  Requirement:          5.500ns
  Data Path Delay:      4.030ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/vga_iob_ff<6> to vga4_green<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y35.OQ      Tockq                 0.472   vga4_green_0_OBUF
                                                       xillybus_ins/vga_iob_ff<6>
    AB22.O               net (fanout=1)        0.001   vga4_green_0_OBUF
    AB22.PAD             Tioop                 3.557   vga4_green<0>
                                                       vga4_green_0_OBUF
                                                       vga4_green<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (4.029ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_vsync (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.474ns (requirement - data path)
  Source:               xillybus_ins/vga_iob_ff<0> (FF)
  Destination:          vga_vsync (PAD)
  Requirement:          5.500ns
  Data Path Delay:      4.026ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/vga_iob_ff<0> to vga_vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y28.OQ      Tockq                 0.472   vga_vsync_OBUF
                                                       xillybus_ins/vga_iob_ff<0>
    Y19.O                net (fanout=1)        0.001   vga_vsync_OBUF
    Y19.PAD              Tioop                 3.553   vga_vsync
                                                       vga_vsync_OBUF
                                                       vga_vsync
    -------------------------------------------------  ---------------------------
    Total                                      4.026ns (4.025ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_force_iob_ffs = MAXDELAY FROM TIMEGRP "tgrp_vga_pads_ffs" 5.5 ns;
--------------------------------------------------------------------------------

Paths for end point vga4_red<2> (V19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.390ns (data path)
  Source:               xillybus_ins/vga_iob_ff<12> (FF)
  Destination:          vga4_red<2> (PAD)
  Data Path Delay:      1.390ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/vga_iob_ff<12> to vga4_red<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y37.OQ      Tockq                 0.177   vga4_red_2_OBUF
                                                       xillybus_ins/vga_iob_ff<12>
    V19.O                net (fanout=1)        0.001   vga4_red_2_OBUF
    V19.PAD              Tioop                 1.212   vga4_red<2>
                                                       vga4_red_2_OBUF
                                                       vga4_red<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (1.389ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)
--------------------------------------------------------------------------------

Paths for end point vga4_red<1> (U20.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.394ns (data path)
  Source:               xillybus_ins/vga_iob_ff<11> (FF)
  Destination:          vga4_red<1> (PAD)
  Data Path Delay:      1.394ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/vga_iob_ff<11> to vga4_red<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y40.OQ      Tockq                 0.177   vga4_red_1_OBUF
                                                       xillybus_ins/vga_iob_ff<11>
    U20.O                net (fanout=1)        0.001   vga4_red_1_OBUF
    U20.PAD              Tioop                 1.216   vga4_red<1>
                                                       vga4_red_1_OBUF
                                                       vga4_red<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.394ns (1.393ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)
--------------------------------------------------------------------------------

Paths for end point vga4_red<3> (V18.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.408ns (data path)
  Source:               xillybus_ins/vga_iob_ff<13> (FF)
  Destination:          vga4_red<3> (PAD)
  Data Path Delay:      1.408ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/vga_iob_ff<13> to vga4_red<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y38.OQ      Tockq                 0.177   vga4_red_3_OBUF
                                                       xillybus_ins/vga_iob_ff<13>
    V18.O                net (fanout=1)        0.001   vga4_red_3_OBUF
    V18.PAD              Tioop                 1.230   vga4_red<3>
                                                       vga4_red_3_OBUF
                                                       vga4_red<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (1.407ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clk
out0         = PERIOD TIMEGRP         
"xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkou
t0"         TS_gclk / 0.65 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3951 paths analyzed, 1037 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.943ns.
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_0 (SLICE_X57Y69.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      7.449ns (Levels of Logic = 1)
  Clock Path Skew:      -0.373ns (1.388 - 1.761)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y105.BQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
    SLICE_X110Y72.D1     net (fanout=38)       4.808   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
    SLICE_X110Y72.D      Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin[9]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/_n0118_inv1
    SLICE_X57Y69.CE      net (fanout=2)        1.856   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/_n0118_inv
    SLICE_X57Y69.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[4]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_0
    -------------------------------------------------  ---------------------------
    Total                                      7.449ns (0.785ns logic, 6.664ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      6.796ns (Levels of Logic = 1)
  Clock Path Skew:      -0.365ns (1.388 - 1.753)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y108.DQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe
    SLICE_X110Y72.D4     net (fanout=14)       4.155   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe
    SLICE_X110Y72.D      Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin[9]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/_n0118_inv1
    SLICE_X57Y69.CE      net (fanout=2)        1.856   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/_n0118_inv
    SLICE_X57Y69.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[4]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_0
    -------------------------------------------------  ---------------------------
    Total                                      6.796ns (0.785ns logic, 6.011ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_1 (SLICE_X57Y69.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      7.449ns (Levels of Logic = 1)
  Clock Path Skew:      -0.373ns (1.388 - 1.761)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y105.BQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
    SLICE_X110Y72.D1     net (fanout=38)       4.808   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
    SLICE_X110Y72.D      Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin[9]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/_n0118_inv1
    SLICE_X57Y69.CE      net (fanout=2)        1.856   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/_n0118_inv
    SLICE_X57Y69.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[4]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_1
    -------------------------------------------------  ---------------------------
    Total                                      7.449ns (0.785ns logic, 6.664ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      6.796ns (Levels of Logic = 1)
  Clock Path Skew:      -0.365ns (1.388 - 1.753)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y108.DQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe
    SLICE_X110Y72.D4     net (fanout=14)       4.155   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe
    SLICE_X110Y72.D      Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin[9]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/_n0118_inv1
    SLICE_X57Y69.CE      net (fanout=2)        1.856   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/_n0118_inv
    SLICE_X57Y69.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[4]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_1
    -------------------------------------------------  ---------------------------
    Total                                      6.796ns (0.785ns logic, 6.011ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2 (SLICE_X57Y69.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      7.449ns (Levels of Logic = 1)
  Clock Path Skew:      -0.373ns (1.388 - 1.761)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y105.BQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
    SLICE_X110Y72.D1     net (fanout=38)       4.808   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
    SLICE_X110Y72.D      Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin[9]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/_n0118_inv1
    SLICE_X57Y69.CE      net (fanout=2)        1.856   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/_n0118_inv
    SLICE_X57Y69.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[4]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2
    -------------------------------------------------  ---------------------------
    Total                                      7.449ns (0.785ns logic, 6.664ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      6.796ns (Levels of Logic = 1)
  Clock Path Skew:      -0.365ns (1.388 - 1.753)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y108.DQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe
    SLICE_X110Y72.D4     net (fanout=14)       4.155   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/h_strobe
    SLICE_X110Y72.D      Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin[9]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/_n0118_inv1
    SLICE_X57Y69.CE      net (fanout=2)        1.856   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/_n0118_inv
    SLICE_X57Y69.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[4]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2
    -------------------------------------------------  ---------------------------
    Total                                      6.796ns (0.785ns logic, 6.011ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        "xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0"
        TS_gclk / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X3Y26.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_7 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.185ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.120 - 0.063)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_7 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X55Y69.BQ           Tcko                  0.141   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[8]
                                                            xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_7
    RAMB18_X3Y26.ADDRARDADDR8 net (fanout=4)        0.227   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[7]
    RAMB18_X3Y26.RDCLK        Trckc_ADDRA (-Th)     0.183   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
                                                            xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    ------------------------------------------------------  ---------------------------
    Total                                           0.185ns (-0.042ns logic, 0.227ns route)
                                                            (-22.7% logic, 122.7% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X3Y26.ADDRARDADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.219ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.357 - 0.282)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X57Y69.BQ            Tcko                  0.141   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[4]
                                                             xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2
    RAMB18_X3Y26.ADDRARDADDR11 net (fanout=6)        0.261   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[2]
    RAMB18_X3Y26.RDCLK         Trckc_ADDRA (-Th)     0.183   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
                                                             xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    -------------------------------------------------------  ---------------------------
    Total                                            0.219ns (-0.042ns logic, 0.261ns route)
                                                             (-19.2% logic, 119.2% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X3Y26.ADDRARDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_5 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.209ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.120 - 0.063)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_5 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X54Y69.BQ           Tcko                  0.164   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[6]
                                                            xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_5
    RAMB18_X3Y26.ADDRARDADDR6 net (fanout=3)        0.228   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[5]
    RAMB18_X3Y26.RDCLK        Trckc_ADDRA (-Th)     0.183   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
                                                            xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    ------------------------------------------------------  ---------------------------
    Total                                           0.209ns (-0.019ns logic, 0.228ns route)
                                                            (-9.1% logic, 109.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        "xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0"
        TS_gclk / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.808ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
  Location pin: RAMB18_X3Y26.RDCLK
  Clock network: xillybus_ins/vga_clk
--------------------------------------------------------------------------------
Slack: 12.808ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y35.CLKARDCLK
  Clock network: xillybus_ins/vga_clk
--------------------------------------------------------------------------------
Slack: 13.229ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/clkout1_buf/I0
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/clkout0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_gclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gclk                        |     10.000ns|      4.000ns|      5.163ns|            0|            0|            4|         3951|
| TS_xillybus_ins_system_i_xilly|     15.385ns|      7.943ns|          N/A|            0|            0|         3951|            0|
| vga_0_xillyvga_0_xillyvga_core|             |             |             |             |             |             |             |
| _ins_vga_clk_ins_clkout0      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_100 to Pad
-------------+-----------------+------------+-----------------+------------+--------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
-------------+-----------------+------------+-----------------+------------+--------------------+--------+
vga4_blue<0> |        13.480(R)|      SLOW  |         4.177(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_blue<1> |        13.479(R)|      SLOW  |         4.176(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_blue<2> |        13.491(R)|      SLOW  |         4.190(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_blue<3> |        13.481(R)|      SLOW  |         4.179(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<0>|        13.509(R)|      SLOW  |         4.203(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<1>|        13.499(R)|      SLOW  |         4.194(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<2>|        13.509(R)|      SLOW  |         4.205(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<3>|        13.498(R)|      SLOW  |         4.194(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<0>  |        13.493(R)|      SLOW  |         4.186(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<1>  |        13.470(R)|      SLOW  |         4.164(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<2>  |        13.466(R)|      SLOW  |         4.160(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<3>  |        13.484(R)|      SLOW  |         4.178(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga_hsync    |        13.483(R)|      SLOW  |         4.183(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga_vsync    |        13.495(R)|      SLOW  |         4.195(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
-------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    7.943|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 140936 paths, 0 nets, and 20594 connections

Design statistics:
   Minimum period:   8.364ns{1}   (Maximum frequency: 119.560MHz)
   Maximum path delay from/to any node:   4.031ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 03 21:16:07 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 440 MB



