
# pool report

## Baseline Tests

| TEST | CSIM | SYNTH | SIM | IMPL |
|:----:|:----:|:-----:|:---:|:----:|
| 3 | True | True | True | True | 
| 7 | True | True | True | True | 
| 1 | True | True | True | True | 
| 0 | True | False | False | False | 
| 9 | True | True | True | True | 
| 6 | True | True | True | True | 
| 5 | True | True | True | True | 
| 10 | True | True | True | True | 
| 11 | True | True | True | True | 
| 2 | True | True | True | True | 
| 4 | True | True | True | True | 
| 8 | True | True | True | True | 


## Latency Results

| TEST | MODEL | SYNTH | SIM |
|:----:|:-----:|:-----:|:---:|
| 3 | 50176 | 50179 | 50181 | 
| 7 | 16 | 17 | 19 | 
| 1 | 50176 | 50177 | 50179 | 
| 0 | 2352 | N/A | N/A | 
| 9 | 50176 | 50177 | 50179 | 
| 6 | 1440 | 1441 | 1443 | 
| 5 | 1568 | 1569 | 1571 | 
| 10 | 25088 | 25089 | 25091 | 
| 11 | 25088 | 25091 | 25093 | 
| 2 | 36 | 39 | 41 | 
| 4 | 1568 | 1571 | 1573 | 
| 8 | 4 | 27 | 29 | 


## Resource Results

| TEST | LUT | FF | DSP | BRAM || LUT (model) | FF (model) | DSP (model) | BRAM (model) |
|:----:|:---:|:--:|:---:|:----:||:---:|:--:|:---:|:----:|
| 3 | 200 | 362 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 7 | 81 | 78 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 1 | 100 | 102 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 0 | N/A | N/A | N/A | N/A || 0 | 0 | 0 | 0 | 
| 9 | 100 | 102 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 6 | 94 | 92 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 5 | 95 | 92 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 10 | 99 | 100 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 11 | 199 | 360 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 2 | 179 | 342 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 4 | 197 | 352 | 0 | 0 || 0 | 0 | 0 | 0 | 
| 8 | 1372 | 2609 | 0 | 0 || 0 | 0 | 0 | 0 | 


## Timing Results

| TEST | CLK |
|:----:|:---:|
| 3 | 7.666 | 
| 7 | 7.339 | 
| 1 | 7.609 | 
| 0 | N/A | 
| 9 | 7.609 | 
| 6 | 7.635 | 
| 5 | 7.802 | 
| 10 | 7.66 | 
| 11 | 7.55 | 
| 2 | 7.618 | 
| 4 | 7.862 | 
| 8 | 7.915 | 

