Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec  3 23:14:33 2024
| Host         : wsh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file E_CLOCK_control_sets_placed.rpt
| Design       : E_CLOCK
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              81 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              17 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------+------------------+------------------+----------------+
|      Clock Signal     |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+------------------------+------------------+------------------+----------------+
|  sys_clk_in_IBUF_BUFG | hours                  | U1/sys_rst_n     |                1 |              5 |
|  sys_clk_in_IBUF_BUFG | minutes                | U1/sys_rst_n     |                4 |              6 |
|  sys_clk_in_IBUF_BUFG | seconds_reg[5]_i_1_n_0 | U1/sys_rst_n     |                3 |              6 |
|  U1/clk_500hz         |                        | U1/sys_rst_n     |                4 |             16 |
|  sys_clk_in_IBUF_BUFG |                        | U1/sys_rst_n     |               17 |             65 |
+-----------------------+------------------------+------------------+------------------+----------------+


