set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {regE.vho regE_vhd.sdo}}
	{{"Fast Model"} {regE_fast.vho regE_vhd_fast.sdo}}
}
