library verilog;
use verilog.vl_types.all;
entity ms_round is
    port(
        count_flat      : out    vl_logic_vector(255 downto 0);
        is_zero         : out    vl_logic_vector(63 downto 0);
        mine            : in     vl_logic_vector(63 downto 0)
    );
end ms_round;
