vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/uart_parity.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/uart_tx.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/uart_rx.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/nodeLibrary.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/memoryMapLibrary.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/uartOC.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/SPI3.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/SPI2.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/SPI1.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/registerFile.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/controller.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/comm_fpga_fx2.vhdl"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/top_level.vhdl"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/modulator.vhd"
vhdl work "c:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/ip/fifo_generator_v9_3_0/fifo_generator_v9_3_0.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/ppm_mod.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/var_delay.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/sig_sync.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/checker.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/new/modulator_top_level.vhd"
vhdl work "c:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/ip/clk_wiz_v3_6_0/clk_wiz_v3_6_0.vhd"
vhdl work "c:/Users/nn_w7/Desktop/Controller/controller.srcs/sources_1/ip/fifo_generator_v9_3_1/fifo_generator_v9_3_1.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sim_1/new/SPI_state.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sim_1/new/SPI_rd.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sim_1/new/SPI_pulse.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sim_1/new/tb_controller.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sim_1/new/tb_uart.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sim_1/new/tb_modulator.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sim_1/new/tb_fifo48200.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sim_1/new/tb_ppm_mod.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sim_1/new/tb_modulator_top_level.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sim_1/new/testCtrl.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sim_1/new/testLibrary.vhd"
vhdl work "C:/Users/nn_w7/Desktop/Controller/controller.srcs/sim_1/new/tb_controller_transactions.vhd"
verilog work C:/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
