// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "03/16/2018 04:48:33"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \Add0~41_sumout ;
wire \flush_D~0_combout ;
wire \flush_D~q ;
wire \always10~0_combout ;
wire \PC[7]~DUPLICATE_q ;
wire \imem~40_combout ;
wire \imem~181_combout ;
wire \imem~180_combout ;
wire \imem~182_combout ;
wire \imem~13_combout ;
wire \imem~14_combout ;
wire \imem~16_combout ;
wire \PC[5]~DUPLICATE_q ;
wire \imem~15_combout ;
wire \imem~17_combout ;
wire \imem~18_combout ;
wire \PC[8]~DUPLICATE_q ;
wire \imem~36_combout ;
wire \imem~37_combout ;
wire \imem~183_combout ;
wire \imem~35_combout ;
wire \imem~38_combout ;
wire \imem~25_combout ;
wire \imem~26_combout ;
wire \imem~184_combout ;
wire \imem~21_combout ;
wire \imem~27_combout ;
wire \Decoder1~1_combout ;
wire \dobranch_A~0_combout ;
wire \imem~173_combout ;
wire \PC[9]~DUPLICATE_q ;
wire \imem~95_combout ;
wire \imem~96_combout ;
wire \imem~94_combout ;
wire \imem~97_combout ;
wire \Selector33~0_combout ;
wire \imem~19_combout ;
wire \imem~22_combout ;
wire \imem~20_combout ;
wire \imem~23_combout ;
wire \imem~24_combout ;
wire \imem~29_combout ;
wire \imem~31_combout ;
wire \imem~32_combout ;
wire \imem~30_combout ;
wire \imem~33_combout ;
wire \imem~34_combout ;
wire \Decoder1~2_combout ;
wire \isjump_D~0_combout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \imem~56_combout ;
wire \imem~54_combout ;
wire \imem~53_combout ;
wire \imem~55_combout ;
wire \imem~57_combout ;
wire \Add0~102 ;
wire \Add0~105_sumout ;
wire \imem~106_combout ;
wire \imem~108_combout ;
wire \imem~107_combout ;
wire \imem~105_combout ;
wire \imem~109_combout ;
wire \imem~146_combout ;
wire \imem~78_combout ;
wire \imem~79_combout ;
wire \imem~80_combout ;
wire \imem~81_combout ;
wire \imem~82_combout ;
wire \imem~145_combout ;
wire \imem~85_combout ;
wire \imem~175_combout ;
wire \imem~174_combout ;
wire \imem~84_combout ;
wire \imem~86_combout ;
wire \imem~144_combout ;
wire \imem~102_combout ;
wire \imem~100_combout ;
wire \imem~101_combout ;
wire \imem~99_combout ;
wire \imem~103_combout ;
wire \imem~143_combout ;
wire \imem~147_combout ;
wire \imem~91_combout ;
wire \imem~88_combout ;
wire \imem~89_combout ;
wire \imem~90_combout ;
wire \imem~92_combout ;
wire \imem~141_combout ;
wire \imem~64_combout ;
wire \imem~66_combout ;
wire \imem~65_combout ;
wire \imem~67_combout ;
wire \imem~68_combout ;
wire \imem~140_combout ;
wire \imem~59_combout ;
wire \imem~60_combout ;
wire \imem~61_combout ;
wire \imem~62_combout ;
wire \imem~63_combout ;
wire \imem~139_combout ;
wire \imem~176_combout ;
wire \imem~74_combout ;
wire \imem~177_combout ;
wire \imem~75_combout ;
wire \imem~76_combout ;
wire \imem~138_combout ;
wire \imem~71_combout ;
wire \imem~178_combout ;
wire \imem~72_combout ;
wire \imem~70_combout ;
wire \imem~73_combout ;
wire \imem~142_combout ;
wire \Add3~42 ;
wire \Add3~26 ;
wire \Add3~30 ;
wire \Add3~34 ;
wire \Add3~38 ;
wire \Add3~110 ;
wire \Add3~94 ;
wire \Add3~98 ;
wire \Add3~102 ;
wire \Add3~105_sumout ;
wire \imem~125_combout ;
wire \imem~161_combout ;
wire \imem~160_combout ;
wire \imem~126_combout ;
wire \imem~39_combout ;
wire \imem~28_combout ;
wire \Decoder1~0_combout ;
wire \Decoder1~3_combout ;
wire \selmemout_M~q ;
wire \selaluout_D~0_combout ;
wire \selaluout_M~q ;
wire \Selector37~0_combout ;
wire \Selector36~0_combout ;
wire \Selector36~1_combout ;
wire \Selector30~0_combout ;
wire \WideOr2~0_combout ;
wire \WideOr2~1_combout ;
wire \WideOr8~0_combout ;
wire \wrreg_M~0_combout ;
wire \wrreg_M~q ;
wire \imem~171_combout ;
wire \imem~172_combout ;
wire \imem~170_combout ;
wire \imem~111_combout ;
wire \imem~112_combout ;
wire \imem~155_combout ;
wire \imem~154_combout ;
wire \imem~123_combout ;
wire \Decoder1~4_combout ;
wire \Selector45~0_combout ;
wire \Selector42~0_combout ;
wire \imem~2_combout ;
wire \imem~3_combout ;
wire \imem~1_combout ;
wire \imem~4_combout ;
wire \imem~5_combout ;
wire \imem~6_combout ;
wire \imem~168_combout ;
wire \imem~120_combout ;
wire \imem~118_combout ;
wire \imem~119_combout ;
wire \imem~121_combout ;
wire \imem~122_combout ;
wire \Selector43~0_combout ;
wire \imem~159_combout ;
wire \imem~157_combout ;
wire \imem~156_combout ;
wire \imem~158_combout ;
wire \imem~124_combout ;
wire \Selector46~0_combout ;
wire \imem~129_combout ;
wire \imem~130_combout ;
wire \imem~131_combout ;
wire \imem~132_combout ;
wire \imem~133_combout ;
wire \imem~134_combout ;
wire \imem~83_combout ;
wire \Selector47~0_combout ;
wire \imem~113_combout ;
wire \imem~114_combout ;
wire \imem~115_combout ;
wire \imem~169_combout ;
wire \imem~116_combout ;
wire \imem~117_combout ;
wire \Selector44~0_combout ;
wire \regs~4168_combout ;
wire \regs~4169_combout ;
wire \regs~683_q ;
wire \regs~715feeder_combout ;
wire \regs~4174_combout ;
wire \regs~4175_combout ;
wire \regs~715_q ;
wire \regs~4200_combout ;
wire \regs~4201_combout ;
wire \regs~555_q ;
wire \regs~4202_combout ;
wire \regs~4203_combout ;
wire \regs~619_q ;
wire \regs~4206_combout ;
wire \regs~4207_combout ;
wire \regs~587_q ;
wire \regs~4204_combout ;
wire \regs~4205_combout ;
wire \regs~523_q ;
wire \regs~3988_combout ;
wire \regs~651feeder_combout ;
wire \regs~4172_combout ;
wire \regs~4173_combout ;
wire \regs~651DUPLICATE_q ;
wire \regs~2953_combout ;
wire \regs~4192_combout ;
wire \regs~4193_combout ;
wire \regs~43_q ;
wire \regs~107feeder_combout ;
wire \regs~4194_combout ;
wire \regs~4195_combout ;
wire \regs~107_q ;
wire \regs~75feeder_combout ;
wire \regs~4198_combout ;
wire \regs~4199_combout ;
wire \regs~75_q ;
wire \regs~4196_combout ;
wire \regs~4197_combout ;
wire \regs~11_q ;
wire \regs~3984_combout ;
wire \regs~203feeder_combout ;
wire \regs~4166_combout ;
wire \regs~4167_combout ;
wire \regs~203_q ;
wire \regs~4162_combout ;
wire \regs~4163_combout ;
wire \regs~235_q ;
wire \regs~171feeder_combout ;
wire \regs~4160_combout ;
wire \regs~4161_combout ;
wire \regs~171_q ;
wire \regs~139feeder_combout ;
wire \regs~4164_combout ;
wire \regs~4165_combout ;
wire \regs~139_q ;
wire \regs~2949_combout ;
wire \regs~4184_combout ;
wire \regs~4185_combout ;
wire \regs~1707_q ;
wire \regs~1771feeder_combout ;
wire \regs~4186_combout ;
wire \regs~4187_combout ;
wire \regs~1771_q ;
wire \regs~1739feeder_combout ;
wire \regs~4190_combout ;
wire \regs~4191_combout ;
wire \regs~1739_q ;
wire \regs~4216_combout ;
wire \regs~4217_combout ;
wire \regs~1579DUPLICATE_q ;
wire \regs~1611feeder_combout ;
wire \regs~4222_combout ;
wire \regs~4223_combout ;
wire \regs~1611_q ;
wire \regs~1643feeder_combout ;
wire \regs~4218_combout ;
wire \regs~4219_combout ;
wire \regs~1643_q ;
wire \regs~1547feeder_combout ;
wire \regs~4220_combout ;
wire \regs~4221_combout ;
wire \regs~1547_q ;
wire \regs~3996_combout ;
wire \regs~1675feeder_combout ;
wire \regs~4188_combout ;
wire \regs~4189_combout ;
wire \regs~1675_q ;
wire \regs~2961_combout ;
wire \regs~4178_combout ;
wire \regs~4179_combout ;
wire \regs~1259_q ;
wire \regs~4176_combout ;
wire \regs~4177_combout ;
wire \regs~1195_q ;
wire \regs~1227feeder_combout ;
wire \regs~4182_combout ;
wire \regs~4183_combout ;
wire \regs~1227_q ;
wire \regs~4208_combout ;
wire \regs~4209_combout ;
wire \regs~1067_q ;
wire \regs~4210_combout ;
wire \regs~4211_combout ;
wire \regs~1131_q ;
wire \regs~1099feeder_combout ;
wire \regs~4214_combout ;
wire \regs~4215_combout ;
wire \regs~1099_q ;
wire \regs~1035feeder_combout ;
wire \regs~4212_combout ;
wire \regs~4213_combout ;
wire \regs~1035_q ;
wire \regs~3992_combout ;
wire \regs~1163feeder_combout ;
wire \regs~4180_combout ;
wire \regs~4181_combout ;
wire \regs~1163_q ;
wire \regs~2957_combout ;
wire \regs~2965_combout ;
wire \imem~69_combout ;
wire \Selector35~0_combout ;
wire \aluin2_A[10]~10_combout ;
wire \imem~44_combout ;
wire \imem~42_combout ;
wire \imem~43_combout ;
wire \imem~41_combout ;
wire \imem~45_combout ;
wire \imem~46_combout ;
wire \regs~682feeder_combout ;
wire \regs~682_q ;
wire \regs~714feeder_combout ;
wire \regs~714_q ;
wire \regs~746feeder_combout ;
wire \regs~4170_combout ;
wire \regs~4171_combout ;
wire \regs~746DUPLICATE_q ;
wire \imem~162_combout ;
wire \imem~163_combout ;
wire \imem~164_combout ;
wire \regs~554feeder_combout ;
wire \regs~554_q ;
wire \imem~151_combout ;
wire \imem~150_combout ;
wire \imem~149_combout ;
wire \imem~152_combout ;
wire \imem~153_combout ;
wire \regs~586feeder_combout ;
wire \regs~586_q ;
wire \regs~618_q ;
wire \regs~522feeder_combout ;
wire \regs~522_q ;
wire \regs~3940_combout ;
wire \regs~650feeder_combout ;
wire \regs~650_q ;
wire \regs~2902_combout ;
wire \imem~48_combout ;
wire \imem~47_combout ;
wire \imem~179_combout ;
wire \imem~49_combout ;
wire \imem~50_combout ;
wire \imem~51_combout ;
wire \regs~1258_q ;
wire \regs~1194_q ;
wire \regs~1226_q ;
wire \regs~1130DUPLICATE_q ;
wire \regs~1066feeder_combout ;
wire \regs~1066_q ;
wire \regs~1098feeder_combout ;
wire \regs~1098_q ;
wire \regs~1034feeder_combout ;
wire \regs~1034_q ;
wire \regs~3944_combout ;
wire \regs~1162_q ;
wire \regs~2906_combout ;
wire \regs~1642_q ;
wire \regs~1578_q ;
wire \regs~1610_q ;
wire \regs~1546_q ;
wire \regs~3948_combout ;
wire \regs~1770feeder_combout ;
wire \regs~1770_q ;
wire \regs~1738feeder_combout ;
wire \regs~1738_q ;
wire \regs~1674feeder_combout ;
wire \regs~1674_q ;
wire \regs~2910_combout ;
wire \regs~234feeder_combout ;
wire \regs~234_q ;
wire \regs~170feeder_combout ;
wire \regs~170_q ;
wire \regs~202_q ;
wire \regs~42feeder_combout ;
wire \regs~42_q ;
wire \regs~106feeder_combout ;
wire \regs~106_q ;
wire \regs~74feeder_combout ;
wire \regs~74_q ;
wire \regs~10feeder_combout ;
wire \regs~10_q ;
wire \regs~3936_combout ;
wire \regs~138DUPLICATE_q ;
wire \regs~2898_combout ;
wire \regs~2914_combout ;
wire \Selector21~0_combout ;
wire \imem~110_combout ;
wire \aluin2_A[9]~13_combout ;
wire \regs~169_q ;
wire \regs~233_q ;
wire \regs~201_q ;
wire \regs~41feeder_combout ;
wire \regs~41_q ;
wire \regs~73feeder_combout ;
wire \regs~73_q ;
wire \regs~105feeder_combout ;
wire \regs~105_q ;
wire \regs~9feeder_combout ;
wire \regs~9DUPLICATE_q ;
wire \regs~3776_combout ;
wire \regs~137feeder_combout ;
wire \regs~137_q ;
wire \regs~2728_combout ;
wire \regs~1065_q ;
wire \regs~1129_q ;
wire \regs~1097feeder_combout ;
wire \regs~1097_q ;
wire \regs~1033feeder_combout ;
wire \regs~1033_q ;
wire \regs~3784_combout ;
wire \regs~1225feeder_combout ;
wire \regs~1225_q ;
wire \regs~1257_q ;
wire \regs~1161feeder_combout ;
wire \regs~1161_q ;
wire \regs~2736_combout ;
wire \regs~681_q ;
wire \regs~745_q ;
wire \regs~713_q ;
wire \regs~617_q ;
wire \regs~585feeder_combout ;
wire \regs~585_q ;
wire \regs~553_q ;
wire \regs~521feeder_combout ;
wire \regs~521_q ;
wire \regs~3780_combout ;
wire \regs~649feeder_combout ;
wire \regs~649_q ;
wire \regs~2732_combout ;
wire \regs~1769feeder_combout ;
wire \regs~1769_q ;
wire \regs~1705_q ;
wire \regs~1737feeder_combout ;
wire \regs~1737_q ;
wire \regs~1577_q ;
wire \regs~1609feeder_combout ;
wire \regs~1609_q ;
wire \regs~1641feeder_combout ;
wire \regs~1641DUPLICATE_q ;
wire \regs~1545feeder_combout ;
wire \regs~1545_q ;
wire \regs~3788_combout ;
wire \regs~1673feeder_combout ;
wire \regs~1673_q ;
wire \regs~2740_combout ;
wire \regs~2744_combout ;
wire \Selector22~0_combout ;
wire \aluin2_A[8]~12_combout ;
wire \regs~744_q ;
wire \regs~680_q ;
wire \regs~712feeder_combout ;
wire \regs~712_q ;
wire \regs~616_q ;
wire \regs~552_q ;
wire \regs~584feeder_combout ;
wire \regs~584_q ;
wire \regs~520_q ;
wire \regs~3636_combout ;
wire \regs~648_q ;
wire \regs~2579_combout ;
wire \regs~1768_q ;
wire \regs~1704_q ;
wire \regs~1736feeder_combout ;
wire \regs~1736_q ;
wire \regs~1640_q ;
wire \regs~1576_q ;
wire \regs~1608_q ;
wire \regs~1544_q ;
wire \regs~3644_combout ;
wire \regs~1672feeder_combout ;
wire \regs~1672_q ;
wire \regs~2587_combout ;
wire \regs~168_q ;
wire \regs~200_q ;
wire \regs~104feeder_combout ;
wire \regs~104_q ;
wire \regs~40feeder_combout ;
wire \regs~40DUPLICATE_q ;
wire \regs~72DUPLICATE_q ;
wire \regs~8_q ;
wire \regs~3632_combout ;
wire \regs~136feeder_combout ;
wire \regs~136_q ;
wire \regs~2575_combout ;
wire \regs~1256_q ;
wire \regs~1192_q ;
wire \regs~1224feeder_combout ;
wire \regs~1224_q ;
wire \regs~1064_q ;
wire \regs~1096feeder_combout ;
wire \regs~1096_q ;
wire \regs~1128_q ;
wire \regs~1032feeder_combout ;
wire \regs~1032_q ;
wire \regs~3640_combout ;
wire \regs~1160_q ;
wire \regs~2583_combout ;
wire \regs~2591_combout ;
wire \Selector23~0_combout ;
wire \imem~87_combout ;
wire \regs~679_q ;
wire \regs~711feeder_combout ;
wire \regs~711_q ;
wire \regs~743_q ;
wire \regs~615_q ;
wire \regs~551_q ;
wire \regs~583feeder_combout ;
wire \regs~583_q ;
wire \regs~519_q ;
wire \regs~3668_combout ;
wire \regs~647feeder_combout ;
wire \regs~647_q ;
wire \regs~2613_combout ;
wire \regs~167feeder_combout ;
wire \regs~167_q ;
wire \regs~199feeder_combout ;
wire \regs~199_q ;
wire \regs~39_q ;
wire \regs~103feeder_combout ;
wire \regs~103_q ;
wire \regs~71feeder_combout ;
wire \regs~71_q ;
wire \regs~7feeder_combout ;
wire \regs~7_q ;
wire \regs~3664_combout ;
wire \regs~135feeder_combout ;
wire \regs~135_q ;
wire \regs~2609_combout ;
wire \regs~1191_q ;
wire \regs~1255_q ;
wire \regs~1223_q ;
wire \regs~1063_q ;
wire \regs~1127_q ;
wire \regs~1095feeder_combout ;
wire \regs~1095_q ;
wire \regs~1031_q ;
wire \regs~3672_combout ;
wire \regs~1159_q ;
wire \regs~2617_combout ;
wire \regs~1703_q ;
wire \regs~1767_q ;
wire \regs~1735feeder_combout ;
wire \regs~1735_q ;
wire \regs~1639feeder_combout ;
wire \regs~1639_q ;
wire \regs~1575_q ;
wire \regs~1607_q ;
wire \regs~1543_q ;
wire \regs~3676_combout ;
wire \regs~1671feeder_combout ;
wire \regs~1671_q ;
wire \regs~2621_combout ;
wire \regs~2625_combout ;
wire \selpcplus_M~q ;
wire \imem~104_combout ;
wire \regs~1766feeder_combout ;
wire \regs~1766_q ;
wire \regs~1734feeder_combout ;
wire \regs~1734_q ;
wire \regs~1702_q ;
wire \regs~1638_q ;
wire \regs~1606_q ;
wire \regs~1574_q ;
wire \regs~1542_q ;
wire \regs~3772_combout ;
wire \regs~1670feeder_combout ;
wire \regs~1670_q ;
wire \regs~2723_combout ;
wire \regs~742feeder_combout ;
wire \regs~742_q ;
wire \regs~710feeder_combout ;
wire \regs~710_q ;
wire \regs~678feeder_combout ;
wire \regs~678DUPLICATE_q ;
wire \regs~614_q ;
wire \regs~550feeder_combout ;
wire \regs~550_q ;
wire \regs~582_q ;
wire \regs~518DUPLICATE_q ;
wire \regs~3764_combout ;
wire \regs~646feeder_combout ;
wire \regs~646_q ;
wire \regs~2715_combout ;
wire \regs~1254_q ;
wire \regs~1222_q ;
wire \regs~1190_q ;
wire \regs~1126_q ;
wire \regs~1094feeder_combout ;
wire \regs~1094_q ;
wire \regs~1062_q ;
wire \regs~1030_q ;
wire \regs~3768_combout ;
wire \regs~1158feeder_combout ;
wire \regs~1158_q ;
wire \regs~2719_combout ;
wire \regs~166feeder_combout ;
wire \regs~166_q ;
wire \regs~198_q ;
wire \regs~102_q ;
wire \regs~70_q ;
wire \regs~38_q ;
wire \regs~6_q ;
wire \regs~3760_combout ;
wire \regs~134feeder_combout ;
wire \regs~134_q ;
wire \regs~2711_combout ;
wire \regs~2727_combout ;
wire \aluout_M[8]~DUPLICATE_q ;
wire \wregval_M[3]~29_combout ;
wire \wregval_M[27]~3_combout ;
wire \imem~93_combout ;
wire \imem~58_combout ;
wire \aluin2_A[13]~0_combout ;
wire \regs~176_q ;
wire \regs~208_q ;
wire \regs~48_q ;
wire \regs~112feeder_combout ;
wire \regs~112_q ;
wire \regs~80feeder_combout ;
wire \regs~80_q ;
wire \regs~16feeder_combout ;
wire \regs~16_q ;
wire \regs~3888_combout ;
wire \regs~144feeder_combout ;
wire \regs~144_q ;
wire \regs~2847_combout ;
wire \regs~688feeder_combout ;
wire \regs~688_q ;
wire \regs~720_q ;
wire \regs~752_q ;
wire \regs~560feeder_combout ;
wire \regs~560_q ;
wire \regs~624feeder_combout ;
wire \regs~624_q ;
wire \regs~592_q ;
wire \regs~528_q ;
wire \regs~3892_combout ;
wire \regs~656_q ;
wire \regs~2851_combout ;
wire \regs~1200_q ;
wire \regs~1232feeder_combout ;
wire \regs~1232_q ;
wire \regs~1264_q ;
wire \regs~1072_q ;
wire \regs~1104feeder_combout ;
wire \regs~1104_q ;
wire \regs~1136feeder_combout ;
wire \regs~1136_q ;
wire \regs~1040feeder_combout ;
wire \regs~1040_q ;
wire \regs~3896_combout ;
wire \regs~1168feeder_combout ;
wire \regs~1168_q ;
wire \regs~2855_combout ;
wire \regs~1776_q ;
wire \regs~1712_q ;
wire \regs~1744_q ;
wire \regs~1648_q ;
wire \regs~1616_q ;
wire \regs~1584_q ;
wire \regs~1552_q ;
wire \regs~3900_combout ;
wire \regs~1680_q ;
wire \regs~2859_combout ;
wire \regs~2863_combout ;
wire \aluin2_A[16]~32_combout ;
wire \Selector15~1_combout ;
wire \aluin2_A[15]~31_combout ;
wire \regs~1775feeder_combout ;
wire \regs~1775_q ;
wire \regs~1743_q ;
wire \regs~1647_q ;
wire \regs~1615_q ;
wire \regs~1583_q ;
wire \regs~1551_q ;
wire \regs~3852_combout ;
wire \regs~1679_q ;
wire \regs~2808_combout ;
wire \regs~239_q ;
wire \regs~175feeder_combout ;
wire \regs~175_q ;
wire \regs~207_q ;
wire \regs~47feeder_combout ;
wire \regs~47_q ;
wire \regs~111_q ;
wire \regs~79feeder_combout ;
wire \regs~79_q ;
wire \regs~15feeder_combout ;
wire \regs~15_q ;
wire \regs~3840_combout ;
wire \regs~143_q ;
wire \regs~2796_combout ;
wire \regs~1263_q ;
wire \regs~1199_q ;
wire \regs~1231feeder_combout ;
wire \regs~1231_q ;
wire \regs~1135_q ;
wire \regs~1071_q ;
wire \regs~1103feeder_combout ;
wire \regs~1103_q ;
wire \regs~1039feeder_combout ;
wire \regs~1039_q ;
wire \regs~3848_combout ;
wire \regs~1167feeder_combout ;
wire \regs~1167_q ;
wire \regs~2804_combout ;
wire \regs~687_q ;
wire \regs~751feeder_combout ;
wire \regs~751_q ;
wire \regs~719feeder_combout ;
wire \regs~719_q ;
wire \regs~559feeder_combout ;
wire \regs~559_q ;
wire \regs~623feeder_combout ;
wire \regs~623_q ;
wire \regs~591_q ;
wire \regs~527_q ;
wire \regs~3844_combout ;
wire \regs~655_q ;
wire \regs~2800_combout ;
wire \regs~2812_combout ;
wire \Selector16~1_combout ;
wire \aluin2_A[14]~9_combout ;
wire \regs~1198_q ;
wire \regs~1262_q ;
wire \regs~1230feeder_combout ;
wire \regs~1230DUPLICATE_q ;
wire \regs~1070DUPLICATE_q ;
wire \regs~1134feeder_combout ;
wire \regs~1134_q ;
wire \regs~1102feeder_combout ;
wire \regs~1102_q ;
wire \regs~1038_q ;
wire \regs~3816_combout ;
wire \regs~1166feeder_combout ;
wire \regs~1166_q ;
wire \regs~2770_combout ;
wire \regs~750feeder_combout ;
wire \regs~750_q ;
wire \regs~686feeder_combout ;
wire \regs~686_q ;
wire \regs~718feeder_combout ;
wire \regs~718_q ;
wire \regs~622feeder_combout ;
wire \regs~622_q ;
wire \regs~558feeder_combout ;
wire \regs~558_q ;
wire \regs~590feeder_combout ;
wire \regs~590DUPLICATE_q ;
wire \regs~526feeder_combout ;
wire \regs~526_q ;
wire \regs~3812_combout ;
wire \regs~654feeder_combout ;
wire \regs~654_q ;
wire \regs~2766_combout ;
wire \regs~1710feeder_combout ;
wire \regs~1710_q ;
wire \regs~1742feeder_combout ;
wire \regs~1742_q ;
wire \regs~1774_q ;
wire \regs~1582_q ;
wire \regs~1646feeder_combout ;
wire \regs~1646DUPLICATE_q ;
wire \regs~1614DUPLICATE_q ;
wire \regs~1550feeder_combout ;
wire \regs~1550_q ;
wire \regs~3820_combout ;
wire \regs~1678feeder_combout ;
wire \regs~1678_q ;
wire \regs~2774_combout ;
wire \regs~238_q ;
wire \regs~206feeder_combout ;
wire \regs~206_q ;
wire \regs~174feeder_combout ;
wire \regs~174_q ;
wire \regs~110_q ;
wire \regs~46_q ;
wire \regs~78feeder_combout ;
wire \regs~78_q ;
wire \regs~14feeder_combout ;
wire \regs~14_q ;
wire \regs~3808_combout ;
wire \regs~142feeder_combout ;
wire \regs~142_q ;
wire \regs~2762_combout ;
wire \regs~2778_combout ;
wire \Selector17~0_combout ;
wire \regs~173feeder_combout ;
wire \regs~173_q ;
wire \regs~205feeder_combout ;
wire \regs~205_q ;
wire \regs~237_q ;
wire \regs~45_q ;
wire \regs~109_q ;
wire \regs~77feeder_combout ;
wire \regs~77_q ;
wire \regs~13feeder_combout ;
wire \regs~13_q ;
wire \regs~4048_combout ;
wire \regs~141feeder_combout ;
wire \regs~141_q ;
wire \regs~3017_combout ;
wire \regs~1261_q ;
wire \regs~1197_q ;
wire \regs~1229feeder_combout ;
wire \regs~1229_q ;
wire \regs~1133_q ;
wire \regs~1069_q ;
wire \regs~1101feeder_combout ;
wire \regs~1101_q ;
wire \regs~1037feeder_combout ;
wire \regs~1037_q ;
wire \regs~4056_combout ;
wire \regs~1165feeder_combout ;
wire \regs~1165_q ;
wire \regs~3025_combout ;
wire \regs~1709_q ;
wire \regs~1773feeder_combout ;
wire \regs~1773_q ;
wire \regs~1741feeder_combout ;
wire \regs~1741_q ;
wire \regs~1581_q ;
wire \regs~1645_q ;
wire \regs~1613_q ;
wire \regs~1549feeder_combout ;
wire \regs~1549_q ;
wire \regs~4060_combout ;
wire \regs~1677feeder_combout ;
wire \regs~1677_q ;
wire \regs~3029_combout ;
wire \regs~685_q ;
wire \regs~717_q ;
wire \regs~621feeder_combout ;
wire \regs~621_q ;
wire \regs~557_q ;
wire \regs~589_q ;
wire \regs~525_q ;
wire \regs~4052_combout ;
wire \regs~653feeder_combout ;
wire \regs~653_q ;
wire \regs~3021_combout ;
wire \regs~3033_combout ;
wire \aluin2_A[13]~18_combout ;
wire \Selector18~0_combout ;
wire \regs~748_q ;
wire \regs~684_q ;
wire \regs~716_q ;
wire \regs~620_q ;
wire \regs~556_q ;
wire \regs~588feeder_combout ;
wire \regs~588_q ;
wire \regs~524feeder_combout ;
wire \regs~524_q ;
wire \regs~4004_combout ;
wire \regs~652_q ;
wire \regs~2970_combout ;
wire \regs~1772feeder_combout ;
wire \regs~1772DUPLICATE_q ;
wire \regs~1708feeder_combout ;
wire \regs~1708_q ;
wire \regs~1740feeder_combout ;
wire \regs~1740_q ;
wire \regs~1644feeder_combout ;
wire \regs~1644_q ;
wire \regs~1580_q ;
wire \regs~1612_q ;
wire \regs~1548feeder_combout ;
wire \regs~1548_q ;
wire \regs~4012_combout ;
wire \regs~1676feeder_combout ;
wire \regs~1676_q ;
wire \regs~2978_combout ;
wire \regs~1260feeder_combout ;
wire \regs~1260_q ;
wire \regs~1196_q ;
wire \regs~1228_q ;
wire \regs~1132feeder_combout ;
wire \regs~1132_q ;
wire \regs~1068_q ;
wire \regs~1100feeder_combout ;
wire \regs~1100DUPLICATE_q ;
wire \regs~1036feeder_combout ;
wire \regs~1036_q ;
wire \regs~4008_combout ;
wire \regs~1164_q ;
wire \regs~2974_combout ;
wire \regs~204feeder_combout ;
wire \regs~204_q ;
wire \regs~236_q ;
wire \regs~44feeder_combout ;
wire \regs~44_q ;
wire \regs~76feeder_combout ;
wire \regs~76DUPLICATE_q ;
wire \regs~108DUPLICATE_q ;
wire \regs~12feeder_combout ;
wire \regs~12_q ;
wire \regs~4000_combout ;
wire \regs~140feeder_combout ;
wire \regs~140_q ;
wire \regs~2966_combout ;
wire \regs~2982_combout ;
wire \aluin2_A[12]~11_combout ;
wire \Selector19~0_combout ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~65_sumout ;
wire \Add2~22 ;
wire \Add2~65_sumout ;
wire \Selector19~1_combout ;
wire \PC[12]~DUPLICATE_q ;
wire \imem~135_combout ;
wire \regs~1125_q ;
wire \regs~1093feeder_combout ;
wire \regs~1093_q ;
wire \regs~1061_q ;
wire \regs~1029_q ;
wire \regs~3736_combout ;
wire \regs~1253_q ;
wire \regs~1221DUPLICATE_q ;
wire \regs~1189_q ;
wire \regs~1157_q ;
wire \regs~2685_combout ;
wire \regs~1701feeder_combout ;
wire \regs~1701_q ;
wire \regs~1765_q ;
wire \regs~1733feeder_combout ;
wire \regs~1733DUPLICATE_q ;
wire \regs~1637feeder_combout ;
wire \regs~1637_q ;
wire \regs~1573_q ;
wire \regs~1605feeder_combout ;
wire \regs~1605_q ;
wire \regs~1541feeder_combout ;
wire \regs~1541_q ;
wire \regs~3740_combout ;
wire \regs~1669feeder_combout ;
wire \regs~1669_q ;
wire \regs~2689_combout ;
wire \regs~741_q ;
wire \regs~677DUPLICATE_q ;
wire \regs~709_q ;
wire \regs~549_q ;
wire \regs~613_q ;
wire \regs~581_q ;
wire \regs~517_q ;
wire \regs~3732_combout ;
wire \regs~645_q ;
wire \regs~2681_combout ;
wire \regs~229feeder_combout ;
wire \regs~229_q ;
wire \regs~197feeder_combout ;
wire \regs~197_q ;
wire \regs~165feeder_combout ;
wire \regs~165_q ;
wire \regs~101DUPLICATE_q ;
wire \regs~37feeder_combout ;
wire \regs~37_q ;
wire \regs~69_q ;
wire \regs~5_q ;
wire \regs~3728_combout ;
wire \regs~133feeder_combout ;
wire \regs~133_q ;
wire \regs~2677_combout ;
wire \regs~2693_combout ;
wire \regs~676_q ;
wire \regs~740_q ;
wire \regs~708DUPLICATE_q ;
wire \regs~548_q ;
wire \regs~612_q ;
wire \regs~580_q ;
wire \regs~516feeder_combout ;
wire \regs~516_q ;
wire \regs~3700_combout ;
wire \regs~644_q ;
wire \regs~2647_combout ;
wire \regs~1188_q ;
wire \regs~1252_q ;
wire \regs~1220_q ;
wire \regs~1124_q ;
wire \regs~1092feeder_combout ;
wire \regs~1092_q ;
wire \regs~1060_q ;
wire \regs~1028feeder_combout ;
wire \regs~1028_q ;
wire \regs~3704_combout ;
wire \regs~1156feeder_combout ;
wire \regs~1156_q ;
wire \regs~2651_combout ;
wire \regs~1764feeder_combout ;
wire \regs~1764DUPLICATE_q ;
wire \regs~1700_q ;
wire \regs~1732_q ;
wire \regs~1572feeder_combout ;
wire \regs~1572_q ;
wire \regs~1604feeder_combout ;
wire \regs~1604_q ;
wire \regs~1636_q ;
wire \regs~1540feeder_combout ;
wire \regs~1540_q ;
wire \regs~3708_combout ;
wire \regs~1668_q ;
wire \regs~2655_combout ;
wire \regs~228_q ;
wire \regs~164_q ;
wire \regs~196feeder_combout ;
wire \regs~196_q ;
wire \regs~36feeder_combout ;
wire \regs~36_q ;
wire \regs~100feeder_combout ;
wire \regs~100_q ;
wire \regs~68feeder_combout ;
wire \regs~68_q ;
wire \regs~4feeder_combout ;
wire \regs~4_q ;
wire \regs~3696_combout ;
wire \regs~132feeder_combout ;
wire \regs~132DUPLICATE_q ;
wire \regs~2643_combout ;
wire \regs~2659_combout ;
wire \Add4~42 ;
wire \Add4~26 ;
wire \Add4~30 ;
wire \Add4~34 ;
wire \Add4~38 ;
wire \Add4~110 ;
wire \Add4~94 ;
wire \Add4~98 ;
wire \Add4~102 ;
wire \Add4~106 ;
wire \Add4~1_sumout ;
wire \Add3~106 ;
wire \Add3~1_sumout ;
wire \pcgood_B[12]~0_combout ;
wire \PC~115_combout ;
wire \Add0~106 ;
wire \Add0~1_sumout ;
wire \aluout_M[19]~DUPLICATE_q ;
wire \regs~1778_q ;
wire \regs~1714_q ;
wire \regs~1746feeder_combout ;
wire \regs~1746_q ;
wire \regs~1650_q ;
wire \regs~1618_q ;
wire \regs~1586_q ;
wire \regs~1554_q ;
wire \regs~3468_combout ;
wire \regs~1682feeder_combout ;
wire \regs~1682_q ;
wire \regs~2400_combout ;
wire \regs~178feeder_combout ;
wire \regs~178DUPLICATE_q ;
wire \regs~242_q ;
wire \regs~210feeder_combout ;
wire \regs~210DUPLICATE_q ;
wire \regs~114_q ;
wire \regs~82feeder_combout ;
wire \regs~82_q ;
wire \regs~50_q ;
wire \regs~18feeder_combout ;
wire \regs~18_q ;
wire \regs~3456_combout ;
wire \regs~146feeder_combout ;
wire \regs~146DUPLICATE_q ;
wire \regs~2388_combout ;
wire \regs~1202_q ;
wire \regs~1266DUPLICATE_q ;
wire \regs~1234feeder_combout ;
wire \regs~1234_q ;
wire \regs~1074feeder_combout ;
wire \regs~1074_q ;
wire \regs~1106feeder_combout ;
wire \regs~1106_q ;
wire \regs~1138feeder_combout ;
wire \regs~1138_q ;
wire \regs~1042feeder_combout ;
wire \regs~1042_q ;
wire \regs~3464_combout ;
wire \regs~1170feeder_combout ;
wire \regs~1170_q ;
wire \regs~2396_combout ;
wire \regs~754_q ;
wire \regs~690feeder_combout ;
wire \regs~690_q ;
wire \regs~722_q ;
wire \regs~562_q ;
wire \regs~626feeder_combout ;
wire \regs~626_q ;
wire \regs~594feeder_combout ;
wire \regs~594_q ;
wire \regs~530feeder_combout ;
wire \regs~530_q ;
wire \regs~3460_combout ;
wire \regs~658_q ;
wire \regs~2392_combout ;
wire \regs~2404_combout ;
wire \aluin2_A[18]~29_combout ;
wire \Selector13~1_combout ;
wire \HexOut[17]~7_combout ;
wire \wrmem_M~0_combout ;
wire \wrmem_M~q ;
wire \always5~0_combout ;
wire \dbus~1_combout ;
wire \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ;
wire \dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ;
wire \imem~98_combout ;
wire \regs~1187_q ;
wire \regs~1251_q ;
wire \regs~1219_q ;
wire \regs~1123feeder_combout ;
wire \regs~1123_q ;
wire \regs~1091feeder_combout ;
wire \regs~1091DUPLICATE_q ;
wire \regs~1059feeder_combout ;
wire \regs~1059_q ;
wire \regs~1027feeder_combout ;
wire \regs~1027_q ;
wire \regs~3560_combout ;
wire \regs~1155_q ;
wire \regs~2498_combout ;
wire \regs~675_q ;
wire \regs~739_q ;
wire \regs~707_q ;
wire \regs~547_q ;
wire \regs~611feeder_combout ;
wire \regs~611_q ;
wire \regs~579feeder_combout ;
wire \regs~579_q ;
wire \regs~515feeder_combout ;
wire \regs~515_q ;
wire \regs~3556_combout ;
wire \regs~643_q ;
wire \regs~2494_combout ;
wire \regs~35_q ;
wire \regs~99_q ;
wire \regs~67feeder_combout ;
wire \regs~67_q ;
wire \regs~3feeder_combout ;
wire \regs~3_q ;
wire \regs~3552_combout ;
wire \regs~195_q ;
wire \regs~227_q ;
wire \regs~131feeder_combout ;
wire \regs~131_q ;
wire \regs~2490_combout ;
wire \regs~1699_q ;
wire \regs~1763feeder_combout ;
wire \regs~1763_q ;
wire \regs~1731feeder_combout ;
wire \regs~1731_q ;
wire \regs~1571_q ;
wire \regs~1635feeder_combout ;
wire \regs~1635_q ;
wire \regs~1603feeder_combout ;
wire \regs~1603_q ;
wire \regs~1539_q ;
wire \regs~3564_combout ;
wire \regs~1667feeder_combout ;
wire \regs~1667DUPLICATE_q ;
wire \regs~2502_combout ;
wire \regs~2506_combout ;
wire \imem~128_combout ;
wire \regs~161_q ;
wire \regs~193feeder_combout ;
wire \regs~193_q ;
wire \regs~97_q ;
wire \regs~33_q ;
wire \regs~65feeder_combout ;
wire \regs~65_q ;
wire \regs~1feeder_combout ;
wire \regs~1_q ;
wire \regs~3568_combout ;
wire \regs~129feeder_combout ;
wire \regs~129_q ;
wire \regs~2507_combout ;
wire \regs~1697_q ;
wire \regs~1729feeder_combout ;
wire \regs~1729_q ;
wire \regs~1761feeder_combout ;
wire \regs~1761_q ;
wire \regs~1569_q ;
wire \regs~1633feeder_combout ;
wire \regs~1633_q ;
wire \regs~1601_q ;
wire \regs~1537_q ;
wire \regs~3580_combout ;
wire \regs~1665feeder_combout ;
wire \regs~1665_q ;
wire \regs~2519_combout ;
wire \regs~545_q ;
wire \regs~577feeder_combout ;
wire \regs~577_q ;
wire \regs~609feeder_combout ;
wire \regs~609DUPLICATE_q ;
wire \regs~513feeder_combout ;
wire \regs~513_q ;
wire \regs~3572_combout ;
wire \regs~673_q ;
wire \regs~705feeder_combout ;
wire \regs~705_q ;
wire \regs~737feeder_combout ;
wire \regs~737_q ;
wire \regs~641feeder_combout ;
wire \regs~641_q ;
wire \regs~2511_combout ;
wire \regs~1185feeder_combout ;
wire \regs~1185_q ;
wire \regs~1249_q ;
wire \regs~1217feeder_combout ;
wire \regs~1217_q ;
wire \regs~1057feeder_combout ;
wire \regs~1057_q ;
wire \regs~1121feeder_combout ;
wire \regs~1121_q ;
wire \regs~1089feeder_combout ;
wire \regs~1089_q ;
wire \regs~1025feeder_combout ;
wire \regs~1025_q ;
wire \regs~3576_combout ;
wire \regs~1153_q ;
wire \regs~2515_combout ;
wire \regs~2523_combout ;
wire \pcgood_B[1]~11_combout ;
wire \PC[1]~2_combout ;
wire \imem~77_combout ;
wire \aluin2_A[1]~8_combout ;
wire \Selector30~2_combout ;
wire \regs~1184_q ;
wire \regs~1248_q ;
wire \regs~1216feeder_combout ;
wire \regs~1216_q ;
wire \regs~1056_q ;
wire \regs~1120_q ;
wire \regs~1088feeder_combout ;
wire \regs~1088_q ;
wire \regs~1024_q ;
wire \regs~3592_combout ;
wire \regs~1152feeder_combout ;
wire \regs~1152_q ;
wire \regs~2532_combout ;
wire \regs~1760_q ;
wire \regs~1632_q ;
wire \regs~1600_q ;
wire \regs~1568_q ;
wire \regs~1536feeder_combout ;
wire \regs~1536_q ;
wire \regs~3596_combout ;
wire \regs~1728feeder_combout ;
wire \regs~1728DUPLICATE_q ;
wire \regs~1696_q ;
wire \regs~1664feeder_combout ;
wire \regs~1664_q ;
wire \regs~2536_combout ;
wire \regs~224feeder_combout ;
wire \regs~224_q ;
wire \regs~192feeder_combout ;
wire \regs~192_q ;
wire \regs~96feeder_combout ;
wire \regs~96_q ;
wire \regs~32feeder_combout ;
wire \regs~32_q ;
wire \regs~64_q ;
wire \regs~0feeder_combout ;
wire \regs~0_q ;
wire \regs~3584_combout ;
wire \regs~128_q ;
wire \regs~2524_combout ;
wire \regs~736_q ;
wire \regs~672DUPLICATE_q ;
wire \regs~704_q ;
wire \regs~608_q ;
wire \regs~544_q ;
wire \regs~576_q ;
wire \regs~512feeder_combout ;
wire \regs~512_q ;
wire \regs~3588_combout ;
wire \regs~640_q ;
wire \regs~2528_combout ;
wire \regs~2540_combout ;
wire \pcgood_B[0]~10_combout ;
wire \PC[0]~1_combout ;
wire \PC[0]~DUPLICATE_q ;
wire \wregval_M[0]~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dbus[0]~2_combout ;
wire \SW[0]~input_o ;
wire \regs~1720_q ;
wire \regs~1752_q ;
wire \regs~1592_q ;
wire \regs~1656feeder_combout ;
wire \regs~1656_q ;
wire \regs~1624feeder_combout ;
wire \regs~1624_q ;
wire \regs~1560_q ;
wire \regs~3356_combout ;
wire \regs~1688_q ;
wire \regs~2281_combout ;
wire \regs~248feeder_combout ;
wire \regs~248_q ;
wire \regs~184_q ;
wire \regs~216_q ;
wire \regs~56_q ;
wire \regs~88feeder_combout ;
wire \regs~88_q ;
wire \regs~120feeder_combout ;
wire \regs~120_q ;
wire \regs~24feeder_combout ;
wire \regs~24_q ;
wire \regs~3344_combout ;
wire \regs~152feeder_combout ;
wire \regs~152_q ;
wire \regs~2269_combout ;
wire \regs~696_q ;
wire \regs~760DUPLICATE_q ;
wire \regs~728_q ;
wire \regs~568_q ;
wire \regs~632_q ;
wire \regs~600feeder_combout ;
wire \regs~600_q ;
wire \regs~536feeder_combout ;
wire \regs~536_q ;
wire \regs~3348_combout ;
wire \regs~664_q ;
wire \regs~2273_combout ;
wire \regs~1272_q ;
wire \regs~1208_q ;
wire \regs~1240feeder_combout ;
wire \regs~1240_q ;
wire \regs~1080_q ;
wire \regs~1112feeder_combout ;
wire \regs~1112_q ;
wire \regs~1144feeder_combout ;
wire \regs~1144_q ;
wire \regs~1048feeder_combout ;
wire \regs~1048_q ;
wire \regs~3352_combout ;
wire \regs~1176feeder_combout ;
wire \regs~1176_q ;
wire \regs~2277_combout ;
wire \regs~2285_combout ;
wire \regs~757_q ;
wire \regs~693_q ;
wire \regs~725feeder_combout ;
wire \regs~725_q ;
wire \regs~565_q ;
wire \regs~597feeder_combout ;
wire \regs~597_q ;
wire \regs~629_q ;
wire \regs~533_q ;
wire \regs~3428_combout ;
wire \regs~661feeder_combout ;
wire \regs~661_q ;
wire \regs~2358_combout ;
wire \regs~1077_q ;
wire \regs~1141_q ;
wire \regs~1109feeder_combout ;
wire \regs~1109_q ;
wire \regs~1045feeder_combout ;
wire \regs~1045_q ;
wire \regs~3432_combout ;
wire \regs~1205_q ;
wire \regs~1237feeder_combout ;
wire \regs~1237_q ;
wire \regs~1269_q ;
wire \regs~1173_q ;
wire \regs~2362_combout ;
wire \regs~213feeder_combout ;
wire \regs~213_q ;
wire \regs~245_q ;
wire \regs~53_q ;
wire \regs~85feeder_combout ;
wire \regs~85_q ;
wire \regs~117_q ;
wire \regs~21feeder_combout ;
wire \regs~21_q ;
wire \regs~3424_combout ;
wire \regs~149feeder_combout ;
wire \regs~149_q ;
wire \regs~2354_combout ;
wire \regs~1781_q ;
wire \regs~1749feeder_combout ;
wire \regs~1749_q ;
wire \regs~1717_q ;
wire \regs~1589_q ;
wire \regs~1653_q ;
wire \regs~1621_q ;
wire \regs~1557feeder_combout ;
wire \regs~1557_q ;
wire \regs~3436_combout ;
wire \regs~1685feeder_combout ;
wire \regs~1685_q ;
wire \regs~2366_combout ;
wire \regs~2370_combout ;
wire \aluin2_A[21]~3_combout ;
wire \Selector10~1_combout ;
wire \regs~692_q ;
wire \regs~724_q ;
wire \regs~756feeder_combout ;
wire \regs~756_q ;
wire \regs~564DUPLICATE_q ;
wire \regs~628_q ;
wire \regs~596feeder_combout ;
wire \regs~596_q ;
wire \regs~532feeder_combout ;
wire \regs~532_q ;
wire \regs~3396_combout ;
wire \regs~660_q ;
wire \regs~2324_combout ;
wire \regs~1780_q ;
wire \regs~1716_q ;
wire \regs~1748feeder_combout ;
wire \regs~1748_q ;
wire \regs~1652_q ;
wire \regs~1620_q ;
wire \regs~1588_q ;
wire \regs~1556_q ;
wire \regs~3404_combout ;
wire \regs~1684feeder_combout ;
wire \regs~1684_q ;
wire \regs~2332_combout ;
wire \regs~180_q ;
wire \regs~212feeder_combout ;
wire \regs~212_q ;
wire \regs~244feeder_combout ;
wire \regs~244_q ;
wire \regs~116feeder_combout ;
wire \regs~116_q ;
wire \regs~84feeder_combout ;
wire \regs~84_q ;
wire \regs~52feeder_combout ;
wire \regs~52_q ;
wire \regs~20_q ;
wire \regs~3392_combout ;
wire \regs~148feeder_combout ;
wire \regs~148_q ;
wire \regs~2320_combout ;
wire \regs~1140_q ;
wire \regs~1108_q ;
wire \regs~1076DUPLICATE_q ;
wire \regs~1044feeder_combout ;
wire \regs~1044_q ;
wire \regs~3400_combout ;
wire \regs~1204_q ;
wire \regs~1236feeder_combout ;
wire \regs~1236_q ;
wire \regs~1172feeder_combout ;
wire \regs~1172_q ;
wire \regs~2328_combout ;
wire \regs~2336_combout ;
wire \regs~1779feeder_combout ;
wire \regs~1779_q ;
wire \regs~1715_q ;
wire \regs~1747feeder_combout ;
wire \regs~1747_q ;
wire \regs~1587_q ;
wire \regs~1651_q ;
wire \regs~1619_q ;
wire \regs~1555feeder_combout ;
wire \regs~1555_q ;
wire \regs~3500_combout ;
wire \regs~1683_q ;
wire \regs~2434_combout ;
wire \regs~755_q ;
wire \regs~691_q ;
wire \regs~723DUPLICATE_q ;
wire \regs~627feeder_combout ;
wire \regs~627_q ;
wire \regs~563_q ;
wire \regs~595_q ;
wire \regs~531_q ;
wire \regs~3492_combout ;
wire \regs~659_q ;
wire \regs~2426_combout ;
wire \regs~179_q ;
wire \regs~243_q ;
wire \regs~211_q ;
wire \regs~51_q ;
wire \regs~115_q ;
wire \regs~83feeder_combout ;
wire \regs~83_q ;
wire \regs~19_q ;
wire \regs~3488_combout ;
wire \regs~147feeder_combout ;
wire \regs~147_q ;
wire \regs~2422_combout ;
wire \regs~1203DUPLICATE_q ;
wire \regs~1267DUPLICATE_q ;
wire \regs~1235_q ;
wire \regs~1139_q ;
wire \regs~1075_q ;
wire \regs~1107feeder_combout ;
wire \regs~1107_q ;
wire \regs~1043feeder_combout ;
wire \regs~1043_q ;
wire \regs~3496_combout ;
wire \regs~1171_q ;
wire \regs~2430_combout ;
wire \regs~2438_combout ;
wire \Add1~26 ;
wire \Add1~30 ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \regs~1777_q ;
wire \regs~1745feeder_combout ;
wire \regs~1745_q ;
wire \regs~1713_q ;
wire \regs~1585_q ;
wire \regs~1649_q ;
wire \regs~1617feeder_combout ;
wire \regs~1617_q ;
wire \regs~1553feeder_combout ;
wire \regs~1553_q ;
wire \regs~3916_combout ;
wire \regs~1681feeder_combout ;
wire \regs~1681_q ;
wire \regs~2876_combout ;
wire \regs~1265_q ;
wire \regs~1233feeder_combout ;
wire \regs~1233_q ;
wire \regs~1137_q ;
wire \regs~1105feeder_combout ;
wire \regs~1105_q ;
wire \regs~1073_q ;
wire \regs~1041feeder_combout ;
wire \regs~1041_q ;
wire \regs~3912_combout ;
wire \regs~1169feeder_combout ;
wire \regs~1169_q ;
wire \regs~2872_combout ;
wire \regs~689_q ;
wire \regs~753_q ;
wire \regs~721_q ;
wire \regs~625_q ;
wire \regs~561_q ;
wire \regs~593feeder_combout ;
wire \regs~593_q ;
wire \regs~529feeder_combout ;
wire \regs~529_q ;
wire \regs~3908_combout ;
wire \regs~657_q ;
wire \regs~2868_combout ;
wire \regs~241_q ;
wire \regs~177_q ;
wire \regs~209feeder_combout ;
wire \regs~209_q ;
wire \regs~113feeder_combout ;
wire \regs~113_q ;
wire \regs~49_q ;
wire \regs~81_q ;
wire \regs~17_q ;
wire \regs~3904_combout ;
wire \regs~145_q ;
wire \regs~2864_combout ;
wire \regs~2880_combout ;
wire \Add2~86 ;
wire \Add2~90 ;
wire \Add2~94 ;
wire \Add2~26 ;
wire \Add2~30 ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \Selector10~0_combout ;
wire \Selector10~2_combout ;
wire \timer|lim[0]~0_combout ;
wire \timer|lim[0]~1_combout ;
wire \timer|cnt[21]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dbus[31]~103_combout ;
wire \regs~1279_q ;
wire \regs~1215feeder_combout ;
wire \regs~1215_q ;
wire \regs~1247_q ;
wire \regs~1087feeder_combout ;
wire \regs~1087DUPLICATE_q ;
wire \regs~1119feeder_combout ;
wire \regs~1119_q ;
wire \regs~1151feeder_combout ;
wire \regs~1151_q ;
wire \regs~1055feeder_combout ;
wire \regs~1055_q ;
wire \regs~4136_combout ;
wire \regs~1183feeder_combout ;
wire \regs~1183_q ;
wire \regs~3110_combout ;
wire \regs~1727_q ;
wire \regs~1791_q ;
wire \regs~1759_q ;
wire \regs~1599_q ;
wire \regs~1663feeder_combout ;
wire \regs~1663_q ;
wire \regs~1631_q ;
wire \regs~1567_q ;
wire \regs~4140_combout ;
wire \regs~1695_q ;
wire \regs~3114_combout ;
wire \regs~191feeder_combout ;
wire \regs~191_q ;
wire \regs~255_q ;
wire \regs~223_q ;
wire \regs~127_q ;
wire \regs~63_q ;
wire \regs~95_q ;
wire \regs~31feeder_combout ;
wire \regs~31_q ;
wire \regs~4128_combout ;
wire \regs~159DUPLICATE_q ;
wire \regs~3102_combout ;
wire \regs~767DUPLICATE_q ;
wire \regs~703feeder_combout ;
wire \regs~703_q ;
wire \regs~735_q ;
wire \regs~639_q ;
wire \regs~575feeder_combout ;
wire \regs~575_q ;
wire \regs~607feeder_combout ;
wire \regs~607_q ;
wire \regs~543feeder_combout ;
wire \regs~543_q ;
wire \regs~4132_combout ;
wire \regs~671_q ;
wire \regs~3106_combout ;
wire \regs~3118_combout ;
wire \timer|wrCtl~0_combout ;
wire \timer|wrCtl~1_combout ;
wire \dbus[3]~3_combout ;
wire \dbus[3]~4_combout ;
wire \dbus[3]~9_combout ;
wire \dbus[5]~5_combout ;
wire \aluin2_A[29]~20_combout ;
wire \regs~1789_q ;
wire \regs~1757_q ;
wire \regs~1725_q ;
wire \regs~1597_q ;
wire \regs~1629_q ;
wire \regs~1661_q ;
wire \regs~1565_q ;
wire \regs~4076_combout ;
wire \regs~1693feeder_combout ;
wire \regs~1693_q ;
wire \regs~3046_combout ;
wire \regs~1213_q ;
wire \regs~1245_q ;
wire \regs~1277feeder_combout ;
wire \regs~1277DUPLICATE_q ;
wire \regs~1085_q ;
wire \regs~1117feeder_combout ;
wire \regs~1117DUPLICATE_q ;
wire \regs~1149feeder_combout ;
wire \regs~1149DUPLICATE_q ;
wire \regs~1053feeder_combout ;
wire \regs~1053_q ;
wire \regs~4072_combout ;
wire \regs~1181_q ;
wire \regs~3042_combout ;
wire \regs~765feeder_combout ;
wire \regs~765_q ;
wire \regs~733_q ;
wire \regs~701_q ;
wire \regs~637feeder_combout ;
wire \regs~637_q ;
wire \regs~605_q ;
wire \regs~573_q ;
wire \regs~541_q ;
wire \regs~4068_combout ;
wire \regs~669_q ;
wire \regs~3038_combout ;
wire \regs~253_q ;
wire \regs~221_q ;
wire \regs~189DUPLICATE_q ;
wire \regs~61_q ;
wire \regs~125feeder_combout ;
wire \regs~125_q ;
wire \regs~93feeder_combout ;
wire \regs~93_q ;
wire \regs~29feeder_combout ;
wire \regs~29_q ;
wire \regs~4064_combout ;
wire \regs~157_q ;
wire \regs~3034_combout ;
wire \regs~3050_combout ;
wire \Selector2~1_combout ;
wire \regs~188_q ;
wire \regs~220feeder_combout ;
wire \regs~220_q ;
wire \regs~124_q ;
wire \regs~60_q ;
wire \regs~92_q ;
wire \regs~28_q ;
wire \regs~3232_combout ;
wire \regs~156_q ;
wire \regs~2150_combout ;
wire \regs~764_q ;
wire \regs~732feeder_combout ;
wire \regs~732_q ;
wire \regs~700_q ;
wire \regs~572_q ;
wire \regs~636_q ;
wire \regs~604_q ;
wire \regs~540_q ;
wire \regs~3236_combout ;
wire \regs~668_q ;
wire \regs~2154_combout ;
wire \regs~1724_q ;
wire \regs~1788_q ;
wire \regs~1756_q ;
wire \regs~1660_q ;
wire \regs~1596_q ;
wire \regs~1628_q ;
wire \regs~1564_q ;
wire \regs~3244_combout ;
wire \regs~1692_q ;
wire \regs~2162_combout ;
wire \regs~1276_q ;
wire \regs~1212_q ;
wire \regs~1244_q ;
wire \regs~1148_q ;
wire \regs~1116_q ;
wire \regs~1084_q ;
wire \regs~1052_q ;
wire \regs~3240_combout ;
wire \regs~1180_q ;
wire \regs~2158_combout ;
wire \regs~2166_combout ;
wire \aluin2_A[28]~28_combout ;
wire \Selector3~1_combout ;
wire \regs~699_q ;
wire \regs~763_q ;
wire \regs~731feeder_combout ;
wire \regs~731_q ;
wire \regs~571_q ;
wire \regs~635_q ;
wire \regs~603_q ;
wire \regs~539_q ;
wire \regs~3204_combout ;
wire \regs~667feeder_combout ;
wire \regs~667_q ;
wire \regs~2120_combout ;
wire \regs~187_q ;
wire \regs~219feeder_combout ;
wire \regs~219_q ;
wire \regs~251_q ;
wire \regs~59_q ;
wire \regs~123feeder_combout ;
wire \regs~123_q ;
wire \regs~91_q ;
wire \regs~27feeder_combout ;
wire \regs~27_q ;
wire \regs~3200_combout ;
wire \regs~155feeder_combout ;
wire \regs~155_q ;
wire \regs~2116_combout ;
wire \regs~1787_q ;
wire \regs~1755_q ;
wire \regs~1723_q ;
wire \regs~1595_q ;
wire \regs~1659_q ;
wire \regs~1627_q ;
wire \regs~1563_q ;
wire \regs~3212_combout ;
wire \regs~1691_q ;
wire \regs~2128_combout ;
wire \regs~1211_q ;
wire \regs~1243feeder_combout ;
wire \regs~1243_q ;
wire \regs~1275_q ;
wire \regs~1147_q ;
wire \regs~1115_q ;
wire \regs~1051_q ;
wire \regs~3208_combout ;
wire \regs~1179_q ;
wire \regs~2124_combout ;
wire \regs~2132_combout ;
wire \aluin2_A[27]~27_combout ;
wire \Selector4~1_combout ;
wire \regs~762feeder_combout ;
wire \regs~762_q ;
wire \regs~730_q ;
wire \regs~698_q ;
wire \regs~634_q ;
wire \regs~570_q ;
wire \regs~602_q ;
wire \regs~538_q ;
wire \regs~3300_combout ;
wire \regs~666_q ;
wire \regs~2222_combout ;
wire \regs~250feeder_combout ;
wire \regs~250DUPLICATE_q ;
wire \regs~218feeder_combout ;
wire \regs~218_q ;
wire \regs~122_q ;
wire \regs~90_q ;
wire \regs~58_q ;
wire \regs~26feeder_combout ;
wire \regs~26_q ;
wire \regs~3296_combout ;
wire \regs~154feeder_combout ;
wire \regs~154_q ;
wire \regs~2218_combout ;
wire \regs~1722feeder_combout ;
wire \regs~1722_q ;
wire \regs~1786_q ;
wire \regs~1754_q ;
wire \regs~1658_q ;
wire \regs~1594_q ;
wire \regs~1626feeder_combout ;
wire \regs~1626_q ;
wire \regs~1562_q ;
wire \regs~3308_combout ;
wire \regs~1690_q ;
wire \regs~2230_combout ;
wire \regs~1274DUPLICATE_q ;
wire \regs~1210_q ;
wire \regs~1242_q ;
wire \regs~1146feeder_combout ;
wire \regs~1146_q ;
wire \regs~1082_q ;
wire \regs~1114_q ;
wire \regs~1050_q ;
wire \regs~3304_combout ;
wire \regs~1178_q ;
wire \regs~2226_combout ;
wire \regs~2234_combout ;
wire \aluin2_A[26]~24_combout ;
wire \Selector5~1_combout ;
wire \wregval_M[0]~9_combout ;
wire \Add3~62 ;
wire \Add3~66 ;
wire \Add3~69_sumout ;
wire \Add4~66 ;
wire \Add4~69_sumout ;
wire \pcgood_B[25]~19_combout ;
wire \PC~31_combout ;
wire \Add0~10 ;
wire \Add0~14 ;
wire \Add0~18 ;
wire \Add0~22 ;
wire \Add0~46 ;
wire \Add0~50 ;
wire \Add0~54 ;
wire \Add0~58 ;
wire \Add0~62 ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \regs~1753_q ;
wire \regs~1785DUPLICATE_q ;
wire \regs~1657_q ;
wire \regs~1625_q ;
wire \regs~1593_q ;
wire \regs~1561_q ;
wire \regs~3276_combout ;
wire \regs~1689_q ;
wire \regs~2196_combout ;
wire \regs~249feeder_combout ;
wire \regs~249_q ;
wire \regs~185_q ;
wire \regs~217feeder_combout ;
wire \regs~217_q ;
wire \regs~121_q ;
wire \regs~57_q ;
wire \regs~89_q ;
wire \regs~25_q ;
wire \regs~3264_combout ;
wire \regs~153_q ;
wire \regs~2184_combout ;
wire \regs~1209_q ;
wire \regs~1241_q ;
wire \regs~1273_q ;
wire \regs~1145_q ;
wire \regs~1113_q ;
wire \regs~1081_q ;
wire \regs~1049feeder_combout ;
wire \regs~1049_q ;
wire \regs~3272_combout ;
wire \regs~1177_q ;
wire \regs~2192_combout ;
wire \regs~761_q ;
wire \regs~729feeder_combout ;
wire \regs~729_q ;
wire \regs~697_q ;
wire \regs~569feeder_combout ;
wire \regs~569_q ;
wire \regs~633feeder_combout ;
wire \regs~633_q ;
wire \regs~601feeder_combout ;
wire \regs~601_q ;
wire \regs~537feeder_combout ;
wire \regs~537_q ;
wire \regs~3268_combout ;
wire \regs~665feeder_combout ;
wire \regs~665_q ;
wire \regs~2188_combout ;
wire \regs~2200_combout ;
wire \aluin2_A[25]~23_combout ;
wire \Selector6~1_combout ;
wire \regs~183feeder_combout ;
wire \regs~183_q ;
wire \regs~215feeder_combout ;
wire \regs~215_q ;
wire \regs~55feeder_combout ;
wire \regs~55DUPLICATE_q ;
wire \regs~119feeder_combout ;
wire \regs~119_q ;
wire \regs~87_q ;
wire \regs~23_q ;
wire \regs~3328_combout ;
wire \regs~151_q ;
wire \regs~2252_combout ;
wire \regs~1783_q ;
wire \regs~1751feeder_combout ;
wire \regs~1751_q ;
wire \regs~1719feeder_combout ;
wire \regs~1719DUPLICATE_q ;
wire \regs~1655_q ;
wire \regs~1591feeder_combout ;
wire \regs~1591_q ;
wire \regs~1623feeder_combout ;
wire \regs~1623_q ;
wire \regs~1559feeder_combout ;
wire \regs~1559_q ;
wire \regs~3340_combout ;
wire \regs~1687feeder_combout ;
wire \regs~1687_q ;
wire \regs~2264_combout ;
wire \regs~1271DUPLICATE_q ;
wire \regs~1239feeder_combout ;
wire \regs~1239_q ;
wire \regs~1207feeder_combout ;
wire \regs~1207_q ;
wire \regs~1143_q ;
wire \regs~1079feeder_combout ;
wire \regs~1079_q ;
wire \regs~1111_q ;
wire \regs~1047feeder_combout ;
wire \regs~1047_q ;
wire \regs~3336_combout ;
wire \regs~1175feeder_combout ;
wire \regs~1175_q ;
wire \regs~2260_combout ;
wire \regs~759feeder_combout ;
wire \regs~759_q ;
wire \regs~727feeder_combout ;
wire \regs~727_q ;
wire \regs~695feeder_combout ;
wire \regs~695_q ;
wire \regs~631feeder_combout ;
wire \regs~631_q ;
wire \regs~567feeder_combout ;
wire \regs~567_q ;
wire \regs~599feeder_combout ;
wire \regs~599_q ;
wire \regs~535feeder_combout ;
wire \regs~535_q ;
wire \regs~3332_combout ;
wire \regs~663feeder_combout ;
wire \regs~663_q ;
wire \regs~2256_combout ;
wire \regs~2268_combout ;
wire \regs~182_q ;
wire \regs~246_q ;
wire \regs~214_q ;
wire \regs~118feeder_combout ;
wire \regs~118_q ;
wire \regs~54_q ;
wire \regs~86_q ;
wire \regs~22feeder_combout ;
wire \regs~22_q ;
wire \regs~3168_combout ;
wire \regs~150DUPLICATE_q ;
wire \regs~2082_combout ;
wire \regs~1718feeder_combout ;
wire \regs~1718DUPLICATE_q ;
wire \regs~1750feeder_combout ;
wire \regs~1750_q ;
wire \regs~1654feeder_combout ;
wire \regs~1654_q ;
wire \regs~1622_q ;
wire \regs~1590feeder_combout ;
wire \regs~1590_q ;
wire \regs~1558feeder_combout ;
wire \regs~1558_q ;
wire \regs~3180_combout ;
wire \regs~1686feeder_combout ;
wire \regs~1686_q ;
wire \regs~2094_combout ;
wire \regs~758_q ;
wire \regs~694feeder_combout ;
wire \regs~694DUPLICATE_q ;
wire \regs~726feeder_combout ;
wire \regs~726_q ;
wire \regs~566feeder_combout ;
wire \regs~566_q ;
wire \regs~630feeder_combout ;
wire \regs~630_q ;
wire \regs~598_q ;
wire \regs~534_q ;
wire \regs~3172_combout ;
wire \regs~662feeder_combout ;
wire \regs~662_q ;
wire \regs~2086_combout ;
wire \regs~1270feeder_combout ;
wire \regs~1270_q ;
wire \regs~1238_q ;
wire \regs~1206_q ;
wire \regs~1142feeder_combout ;
wire \regs~1142_q ;
wire \regs~1078_q ;
wire \regs~1110_q ;
wire \regs~1046feeder_combout ;
wire \regs~1046_q ;
wire \regs~3176_combout ;
wire \regs~1174feeder_combout ;
wire \regs~1174_q ;
wire \regs~2090_combout ;
wire \regs~2098_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \dbus[22]~8_combout ;
wire \timer|Add1~38 ;
wire \timer|Add1~5_sumout ;
wire \timer|wrCnt~0_combout ;
wire \timer|Add2~69_sumout ;
wire \timer|wrCtl~combout ;
wire \timer|clkTimer_div[31]~0_combout ;
wire \timer|Add2~70 ;
wire \timer|Add2~65_sumout ;
wire \timer|Add2~66 ;
wire \timer|Add2~85_sumout ;
wire \timer|Add2~86 ;
wire \timer|Add2~81_sumout ;
wire \timer|Add2~82 ;
wire \timer|Add2~77_sumout ;
wire \timer|Add2~78 ;
wire \timer|Add2~73_sumout ;
wire \timer|Add2~74 ;
wire \timer|Add2~61_sumout ;
wire \timer|Add2~62 ;
wire \timer|Add2~57_sumout ;
wire \timer|Add2~58 ;
wire \timer|Add2~53_sumout ;
wire \timer|Add2~54 ;
wire \timer|Add2~93_sumout ;
wire \timer|Add2~94 ;
wire \timer|Add2~89_sumout ;
wire \timer|Add2~90 ;
wire \timer|Add2~109_sumout ;
wire \timer|Add2~110 ;
wire \timer|Add2~105_sumout ;
wire \timer|Add2~106 ;
wire \timer|Add2~101_sumout ;
wire \timer|Add2~102 ;
wire \timer|Add2~97_sumout ;
wire \timer|Add2~98 ;
wire \timer|Add2~49_sumout ;
wire \timer|Add2~50 ;
wire \timer|Add2~45_sumout ;
wire \timer|Add2~46 ;
wire \timer|Add2~41_sumout ;
wire \timer|Add2~42 ;
wire \timer|Add2~37_sumout ;
wire \timer|Add2~38 ;
wire \timer|Add2~33_sumout ;
wire \timer|Add2~34 ;
wire \timer|Add2~29_sumout ;
wire \timer|Add2~30 ;
wire \timer|Add2~25_sumout ;
wire \timer|Add2~26 ;
wire \timer|Add2~21_sumout ;
wire \timer|Add2~22 ;
wire \timer|Add2~17_sumout ;
wire \timer|Add2~18 ;
wire \timer|Add2~13_sumout ;
wire \timer|Add2~14 ;
wire \timer|Add2~9_sumout ;
wire \timer|Add2~10 ;
wire \timer|Add2~125_sumout ;
wire \timer|Add2~126 ;
wire \timer|Add2~121_sumout ;
wire \timer|Add2~122 ;
wire \timer|Add2~117_sumout ;
wire \timer|Add2~118 ;
wire \timer|Add2~113_sumout ;
wire \timer|Add2~114 ;
wire \timer|Add2~5_sumout ;
wire \timer|Add2~6 ;
wire \timer|Add2~1_sumout ;
wire \timer|LessThan0~7_combout ;
wire \timer|LessThan0~0_combout ;
wire \timer|LessThan0~1_combout ;
wire \timer|LessThan0~2_combout ;
wire \timer|LessThan0~3_combout ;
wire \timer|LessThan0~4_combout ;
wire \timer|clkTimer_div[17]~DUPLICATE_q ;
wire \timer|LessThan0~5_combout ;
wire \timer|LessThan0~6_combout ;
wire \timer|LessThan0~8_combout ;
wire \timer|cnt~0_combout ;
wire \timer|cnt~125_combout ;
wire \dbus[22]~10_combout ;
wire \dbus[22]~11_combout ;
wire \wregval_M[22]~7_combout ;
wire \aluin2_A[22]~1_combout ;
wire \Selector9~1_combout ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \Add2~38 ;
wire \Add2~41_sumout ;
wire \Selector9~0_combout ;
wire \Selector9~2_combout ;
wire \aluout_M[22]~DUPLICATE_q ;
wire \wregval_M[22]~8_combout ;
wire \regs~1782_q ;
wire \regs~1718_q ;
wire \regs~3164_combout ;
wire \regs~2077_combout ;
wire \regs~3152_combout ;
wire \regs~150_q ;
wire \regs~2065_combout ;
wire \regs~694_q ;
wire \regs~3156_combout ;
wire \regs~2069_combout ;
wire \regs~3160_combout ;
wire \regs~2073_combout ;
wire \regs~2081_combout ;
wire \Add1~42 ;
wire \Add1~46 ;
wire \Add1~74 ;
wire \Add1~77_sumout ;
wire \Add2~42 ;
wire \Add2~46 ;
wire \Add2~74 ;
wire \Add2~77_sumout ;
wire \Selector6~0_combout ;
wire \Selector6~2_combout ;
wire \wregval_M[25]~14_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \dbus[25]~18_combout ;
wire \timer|Add1~6 ;
wire \timer|Add1~25_sumout ;
wire \dbus[23]~25_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dbus[23]~24_combout ;
wire \dbus[23]~26_combout ;
wire \timer|cnt~105_combout ;
wire \timer|cnt[23]~DUPLICATE_q ;
wire \timer|Add1~26 ;
wire \timer|Add1~29_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dbus[24]~27_combout ;
wire \dbus[24]~28_combout ;
wire \dbus[24]~29_combout ;
wire \timer|cnt~101_combout ;
wire \timer|Add1~30 ;
wire \timer|Add1~17_sumout ;
wire \timer|cnt~113_combout ;
wire \dbus[25]~19_combout ;
wire \dbus[25]~20_combout ;
wire \wregval_M[25]~15_combout ;
wire \regs~1721_q ;
wire \regs~1785_q ;
wire \regs~3260_combout ;
wire \regs~2179_combout ;
wire \regs~3256_combout ;
wire \regs~2175_combout ;
wire \regs~3248_combout ;
wire \regs~2167_combout ;
wire \regs~3252_combout ;
wire \regs~2171_combout ;
wire \regs~2183_combout ;
wire \Add2~78 ;
wire \Add2~49_sumout ;
wire \Add1~78 ;
wire \Add1~49_sumout ;
wire \Selector5~0_combout ;
wire \Selector5~2_combout ;
wire \Add3~70 ;
wire \Add3~73_sumout ;
wire \Add4~70 ;
wire \Add4~73_sumout ;
wire \pcgood_B[26]~28_combout ;
wire \PC~23_combout ;
wire \PC[26]~DUPLICATE_q ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dbus[26]~21_combout ;
wire \timer|Add1~18 ;
wire \timer|Add1~21_sumout ;
wire \timer|cnt~109_combout ;
wire \timer|cnt[26]~DUPLICATE_q ;
wire \dbus[26]~22_combout ;
wire \dbus[26]~23_combout ;
wire \wregval_M[26]~79_combout ;
wire \regs~186_q ;
wire \regs~250_q ;
wire \regs~3280_combout ;
wire \regs~2201_combout ;
wire \regs~762DUPLICATE_q ;
wire \regs~3284_combout ;
wire \regs~666DUPLICATE_q ;
wire \regs~2205_combout ;
wire \regs~1722DUPLICATE_q ;
wire \regs~3292_combout ;
wire \regs~2213_combout ;
wire \regs~1274_q ;
wire \regs~3288_combout ;
wire \regs~2209_combout ;
wire \regs~2217_combout ;
wire \Add1~50 ;
wire \Add1~53_sumout ;
wire \Add2~50 ;
wire \Add2~53_sumout ;
wire \Selector4~0_combout ;
wire \Selector4~2_combout ;
wire \Add3~74 ;
wire \Add3~77_sumout ;
wire \Add4~74 ;
wire \Add4~77_sumout ;
wire \pcgood_B[27]~29_combout ;
wire \PC~19_combout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \wregval_M[27]~10_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dbus[27]~12_combout ;
wire \timer|Add1~22 ;
wire \timer|Add1~9_sumout ;
wire \timer|cnt~121_combout ;
wire \timer|cnt[27]~DUPLICATE_q ;
wire \dbus[27]~13_combout ;
wire \dbus[27]~14_combout ;
wire \wregval_M[27]~11_combout ;
wire \regs~1083_q ;
wire \regs~1147DUPLICATE_q ;
wire \regs~3192_combout ;
wire \regs~2107_combout ;
wire \regs~3196_combout ;
wire \regs~2111_combout ;
wire \regs~763DUPLICATE_q ;
wire \regs~3188_combout ;
wire \regs~2103_combout ;
wire \regs~251DUPLICATE_q ;
wire \regs~3184_combout ;
wire \regs~2099_combout ;
wire \regs~2115_combout ;
wire \Add2~54 ;
wire \Add2~57_sumout ;
wire \Add1~54 ;
wire \Add1~57_sumout ;
wire \Selector3~0_combout ;
wire \Selector3~2_combout ;
wire \Add3~78 ;
wire \Add3~81_sumout ;
wire \Add4~78 ;
wire \Add4~81_sumout ;
wire \pcgood_B[28]~30_combout ;
wire \PC~15_combout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \wregval_M[28]~12_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dbus[28]~15_combout ;
wire \timer|Add1~10 ;
wire \timer|Add1~13_sumout ;
wire \timer|cnt~117_combout ;
wire \dbus[28]~16_combout ;
wire \dbus[28]~17_combout ;
wire \wregval_M[28]~13_combout ;
wire \regs~252_q ;
wire \regs~3216_combout ;
wire \regs~2133_combout ;
wire \regs~3220_combout ;
wire \regs~2137_combout ;
wire \regs~3224_combout ;
wire \regs~2141_combout ;
wire \regs~1788DUPLICATE_q ;
wire \regs~3228_combout ;
wire \regs~2145_combout ;
wire \regs~2149_combout ;
wire \Add1~58 ;
wire \Add1~61_sumout ;
wire \Add2~58 ;
wire \Add2~61_sumout ;
wire \Selector2~0_combout ;
wire \Selector2~2_combout ;
wire \Add3~82 ;
wire \Add3~85_sumout ;
wire \Add4~82 ;
wire \Add4~85_sumout ;
wire \pcgood_B[29]~31_combout ;
wire \PC~11_combout ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \wregval_M[29]~73_combout ;
wire \wregval_M[29]~74_combout ;
wire \regs~189feeder_combout ;
wire \regs~189_q ;
wire \regs~4080_combout ;
wire \regs~157DUPLICATE_q ;
wire \regs~3051_combout ;
wire \regs~4084_combout ;
wire \regs~3055_combout ;
wire \regs~1277_q ;
wire \regs~1149_q ;
wire \regs~1117_q ;
wire \regs~4088_combout ;
wire \regs~3059_combout ;
wire \regs~4092_combout ;
wire \regs~3063_combout ;
wire \regs~3067_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \dbus[29]~97_combout ;
wire \timer|cnt[29]~DUPLICATE_q ;
wire \dbus[29]~98_combout ;
wire \dbus[29]~99_combout ;
wire \timer|Add1~14 ;
wire \timer|Add1~117_sumout ;
wire \timer|cnt~13_combout ;
wire \timer|Add1~118 ;
wire \timer|Add1~121_sumout ;
wire \timer|cnt~9_combout ;
wire \dbus[30]~101_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dbus[30]~100_combout ;
wire \dbus[30]~102_combout ;
wire \regs~254_q ;
wire \regs~190_q ;
wire \regs~222DUPLICATE_q ;
wire \regs~62_q ;
wire \regs~126feeder_combout ;
wire \regs~126_q ;
wire \regs~94_q ;
wire \regs~30feeder_combout ;
wire \regs~30_q ;
wire \regs~4096_combout ;
wire \regs~158_q ;
wire \regs~3068_combout ;
wire \regs~1726_q ;
wire \regs~1758feeder_combout ;
wire \regs~1758_q ;
wire \regs~1598_q ;
wire \regs~1662DUPLICATE_q ;
wire \regs~1630_q ;
wire \regs~1566feeder_combout ;
wire \regs~1566_q ;
wire \regs~4108_combout ;
wire \regs~1694_q ;
wire \regs~3080_combout ;
wire \regs~1214feeder_combout ;
wire \regs~1214_q ;
wire \regs~1246_q ;
wire \regs~1278_q ;
wire \regs~1086feeder_combout ;
wire \regs~1086_q ;
wire \regs~1150feeder_combout ;
wire \regs~1150_q ;
wire \regs~1118feeder_combout ;
wire \regs~1118_q ;
wire \regs~1054feeder_combout ;
wire \regs~1054_q ;
wire \regs~4104_combout ;
wire \regs~1182_q ;
wire \regs~3076_combout ;
wire \regs~702_q ;
wire \regs~734_q ;
wire \regs~766_q ;
wire \regs~638feeder_combout ;
wire \regs~638DUPLICATE_q ;
wire \regs~574_q ;
wire \regs~606_q ;
wire \regs~542_q ;
wire \regs~4100_combout ;
wire \regs~670_q ;
wire \regs~3072_combout ;
wire \regs~3084_combout ;
wire \aluin2_A[30]~21_combout ;
wire \Selector1~1_combout ;
wire \Add1~62 ;
wire \Add1~97_sumout ;
wire \Add2~62 ;
wire \Add2~97_sumout ;
wire \Selector1~0_combout ;
wire \Selector1~2_combout ;
wire \Add3~86 ;
wire \Add3~89_sumout ;
wire \Add4~86 ;
wire \Add4~89_sumout ;
wire \pcgood_B[30]~20_combout ;
wire \PC~7_combout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \wregval_M[30]~75_combout ;
wire \wregval_M[30]~76_combout ;
wire \regs~1790_q ;
wire \regs~1662_q ;
wire \regs~4124_combout ;
wire \regs~3097_combout ;
wire \regs~638_q ;
wire \regs~4116_combout ;
wire \regs~3089_combout ;
wire \regs~1214DUPLICATE_q ;
wire \regs~4120_combout ;
wire \regs~3093_combout ;
wire \regs~222_q ;
wire \regs~190DUPLICATE_q ;
wire \regs~4112_combout ;
wire \regs~3085_combout ;
wire \regs~3101_combout ;
wire \Add1~98 ;
wire \Add1~101_sumout ;
wire \Add2~98 ;
wire \Add2~101_sumout ;
wire \Selector0~0_combout ;
wire \aluin2_A[31]~22_combout ;
wire \Selector0~1_combout ;
wire \Selector0~2_combout ;
wire \wregval_M[31]~77_combout ;
wire \wregval_M[31]~78_combout ;
wire \regs~767_q ;
wire \regs~703DUPLICATE_q ;
wire \regs~4148_combout ;
wire \regs~3123_combout ;
wire \regs~4144_combout ;
wire \regs~159_q ;
wire \regs~3119_combout ;
wire \regs~4156_combout ;
wire \regs~3131_combout ;
wire \regs~1087_q ;
wire \regs~4152_combout ;
wire \regs~3127_combout ;
wire \regs~3135_combout ;
wire \timer|Add1~122 ;
wire \timer|Add1~125_sumout ;
wire \timer|cnt~5_combout ;
wire \dbus[31]~104_combout ;
wire \dbus[31]~105_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dbus[20]~30_combout ;
wire \dbus[20]~31_combout ;
wire \dbus[20]~32_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dbus[19]~39_combout ;
wire \dbus[19]~40_combout ;
wire \dbus[19]~41_combout ;
wire \dbus[18]~37_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dbus[18]~36_combout ;
wire \dbus[18]~38_combout ;
wire \timer|lim[18]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dbus[16]~79_combout ;
wire \timer|cnt~1_combout ;
wire \timer|Add1~1_sumout ;
wire \timer|cnt~2_combout ;
wire \timer|cnt~129_combout ;
wire \timer|Add1~2 ;
wire \timer|Add1~57_sumout ;
wire \timer|cnt~4_combout ;
wire \timer|ready~0_combout ;
wire \timer|ready~1_combout ;
wire \timer|ready~2_combout ;
wire \timer|ready~q ;
wire \timer|overrun~0_combout ;
wire \timer|overrun~1_combout ;
wire \timer|overrun~q ;
wire \dbus[1]~52_combout ;
wire \dbus[1]~53_combout ;
wire \dbus[1]~108_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dbus[1]~51_combout ;
wire \dbus[1]~54_combout ;
wire \aluout_M[27]~DUPLICATE_q ;
wire \aluout_M[28]~DUPLICATE_q ;
wire \Equal2~2_combout ;
wire \Equal2~0_combout ;
wire \keys|Equal1~0_combout ;
wire \aluin2_A[17]~33_combout ;
wire \Selector14~1_combout ;
wire \Add2~93_sumout ;
wire \Add1~90 ;
wire \Add1~93_sumout ;
wire \Selector14~0_combout ;
wire \Selector14~2_combout ;
wire \aluout_M[17]~DUPLICATE_q ;
wire \aluout_M[16]~DUPLICATE_q ;
wire \Equal2~4_combout ;
wire \keys|Equal1~1_combout ;
wire \keys|wrKctrl~combout ;
wire \SW[3]~input_o ;
wire \switches|sdata[3]~feeder_combout ;
wire \switches|sdata[3]~DUPLICATE_q ;
wire \switches|prev[9]~1_combout ;
wire \SW[4]~input_o ;
wire \switches|Equal3~1_combout ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \switches|Equal3~0_combout ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \switches|sdata[7]~DUPLICATE_q ;
wire \switches|Equal3~2_combout ;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \switches|Equal3~3_combout ;
wire \switches|Equal3~4_combout ;
wire \switches|prev[9]~0_combout ;
wire \switches|ready~0_combout ;
wire \keys|ready~0_combout ;
wire \switches|ready~1_combout ;
wire \switches|ready~q ;
wire \switches|overrun~0_combout ;
wire \switches|overrun~q ;
wire \KEY[1]~input_o ;
wire \keys|prev[1]~2_combout ;
wire \KEY[2]~input_o ;
wire \keys|prev[2]~3_combout ;
wire \KEY[3]~input_o ;
wire \keys|prev[3]~4_combout ;
wire \keys|Equal2~1_combout ;
wire \keys|prev[3]~0_combout ;
wire \KEY[0]~input_o ;
wire \keys|prev[0]~1_combout ;
wire \keys|Equal2~0_combout ;
wire \keys|ready~1_combout ;
wire \keys|ready~q ;
wire \keys|ready~2_combout ;
wire \keys|overrun~0_combout ;
wire \keys|overrun~q ;
wire \keys|DBUS[31]~0_combout ;
wire \keys|rdKctrl~combout ;
wire \dbus[1]~50_combout ;
wire \timer|cnt~73_combout ;
wire \timer|Add1~58 ;
wire \timer|Add1~53_sumout ;
wire \switches|sdata[2]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \dbus[2]~47_combout ;
wire \dbus[4]~46_combout ;
wire \timer|lim[2]~feeder_combout ;
wire \dbus[2]~48_combout ;
wire \dbus[2]~49_combout ;
wire \timer|cnt~77_combout ;
wire \timer|Add1~54 ;
wire \timer|Add1~49_sumout ;
wire \timer|cnt~3_combout ;
wire \keys|ie~0_combout ;
wire \keys|ie~q ;
wire \dbus[3]~42_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dbus[3]~43_combout ;
wire \dbus[3]~107_combout ;
wire \dbus[3]~44_combout ;
wire \dbus[3]~45_combout ;
wire \timer|cnt~81_combout ;
wire \timer|cnt[3]~DUPLICATE_q ;
wire \timer|Add1~50 ;
wire \timer|Add1~69_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dbus[4]~61_combout ;
wire \dbus[4]~62_combout ;
wire \dbus[4]~63_combout ;
wire \timer|cnt~61_combout ;
wire \timer|cnt[4]~DUPLICATE_q ;
wire \timer|Add1~70 ;
wire \timer|Add1~73_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dbus[5]~64_combout ;
wire \dbus[5]~65_combout ;
wire \dbus[5]~66_combout ;
wire \timer|cnt~57_combout ;
wire \timer|Add1~74 ;
wire \timer|Add1~77_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dbus[6]~67_combout ;
wire \dbus[6]~68_combout ;
wire \dbus[6]~69_combout ;
wire \timer|cnt~53_combout ;
wire \timer|cnt[6]~DUPLICATE_q ;
wire \timer|Add1~78 ;
wire \timer|Add1~65_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dbus[7]~58_combout ;
wire \dbus[7]~59_combout ;
wire \dbus[7]~60_combout ;
wire \timer|cnt~65_combout ;
wire \timer|cnt[7]~DUPLICATE_q ;
wire \timer|Add1~66 ;
wire \timer|Add1~61_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dbus[8]~55_combout ;
wire \dbus[8]~56_combout ;
wire \dbus[8]~57_combout ;
wire \timer|cnt~69_combout ;
wire \timer|cnt[8]~DUPLICATE_q ;
wire \timer|Add1~62 ;
wire \timer|Add1~81_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \dbus[9]~70_combout ;
wire \dbus[9]~71_combout ;
wire \dbus[9]~72_combout ;
wire \timer|cnt~49_combout ;
wire \timer|Add1~82 ;
wire \timer|Add1~101_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dbus[10]~85_combout ;
wire \dbus[10]~86_combout ;
wire \dbus[10]~87_combout ;
wire \timer|cnt~29_combout ;
wire \timer|Add1~102 ;
wire \timer|Add1~105_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \dbus[11]~88_combout ;
wire \dbus[11]~89_combout ;
wire \dbus[11]~90_combout ;
wire \timer|cnt~25_combout ;
wire \timer|Add1~106 ;
wire \timer|Add1~109_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dbus[12]~91_combout ;
wire \dbus[12]~92_combout ;
wire \dbus[12]~93_combout ;
wire \timer|cnt~21_combout ;
wire \timer|Add1~110 ;
wire \timer|Add1~113_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \dbus[13]~94_combout ;
wire \dbus[13]~95_combout ;
wire \dbus[13]~96_combout ;
wire \timer|cnt~17_combout ;
wire \timer|Add1~114 ;
wire \timer|Add1~85_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dbus[14]~73_combout ;
wire \dbus[14]~74_combout ;
wire \dbus[14]~75_combout ;
wire \timer|cnt~45_combout ;
wire \timer|Add1~86 ;
wire \timer|Add1~89_sumout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dbus[15]~76_combout ;
wire \dbus[15]~77_combout ;
wire \dbus[15]~78_combout ;
wire \timer|cnt~41_combout ;
wire \timer|Add1~90 ;
wire \timer|Add1~93_sumout ;
wire \timer|cnt~37_combout ;
wire \dbus[16]~80_combout ;
wire \dbus[16]~81_combout ;
wire \timer|lim[8]~DUPLICATE_q ;
wire \timer|lim[5]~DUPLICATE_q ;
wire \timer|Add0~122 ;
wire \timer|Add0~126 ;
wire \timer|Add0~114 ;
wire \timer|Add0~42 ;
wire \timer|Add0~46 ;
wire \timer|Add0~34 ;
wire \timer|Add0~82 ;
wire \timer|Add0~86 ;
wire \timer|Add0~74 ;
wire \timer|Add0~30 ;
wire \timer|Add0~38 ;
wire \timer|Add0~118 ;
wire \timer|Add0~106 ;
wire \timer|Add0~18 ;
wire \timer|Add0~22 ;
wire \timer|Add0~26 ;
wire \timer|Add0~98 ;
wire \timer|Add0~102 ;
wire \timer|Add0~78 ;
wire \timer|Add0~66 ;
wire \timer|Add0~14 ;
wire \timer|Add0~110 ;
wire \timer|Add0~90 ;
wire \timer|Add0~94 ;
wire \timer|Add0~6 ;
wire \timer|Add0~50 ;
wire \timer|Add0~54 ;
wire \timer|Add0~58 ;
wire \timer|Add0~70 ;
wire \timer|Add0~62 ;
wire \timer|Add0~10 ;
wire \timer|Add0~1_sumout ;
wire \timer|Add0~69_sumout ;
wire \timer|Add0~65_sumout ;
wire \timer|Add0~73_sumout ;
wire \timer|Add0~85_sumout ;
wire \timer|Add0~81_sumout ;
wire \timer|atLim~8_combout ;
wire \timer|Add0~77_sumout ;
wire \timer|atLim~9_combout ;
wire \timer|atLim~10_combout ;
wire \timer|Add0~57_sumout ;
wire \timer|Add0~61_sumout ;
wire \timer|Add0~89_sumout ;
wire \timer|Add0~109_sumout ;
wire \timer|Add0~105_sumout ;
wire \timer|Add0~121_sumout ;
wire \timer|Add0~125_sumout ;
wire \timer|atLim~12_combout ;
wire \timer|Add0~113_sumout ;
wire \timer|Add0~117_sumout ;
wire \timer|atLim~13_combout ;
wire \timer|atLim~14_combout ;
wire \timer|Add1~94 ;
wire \timer|Add1~97_sumout ;
wire \timer|cnt~33_combout ;
wire \timer|cnt[17]~DUPLICATE_q ;
wire \timer|Add0~97_sumout ;
wire \timer|Add0~101_sumout ;
wire \timer|atLim~11_combout ;
wire \timer|Add0~93_sumout ;
wire \timer|atLim~15_combout ;
wire \timer|atLim~16_combout ;
wire \timer|Add0~49_sumout ;
wire \timer|Add0~53_sumout ;
wire \timer|atLim~7_combout ;
wire \timer|Add0~9_sumout ;
wire \timer|Add0~5_sumout ;
wire \timer|Add0~21_sumout ;
wire \timer|Add0~17_sumout ;
wire \timer|atLim~0_combout ;
wire \timer|Add0~13_sumout ;
wire \timer|Equal4~3_combout ;
wire \timer|Equal4~4_combout ;
wire \timer|Equal4~5_combout ;
wire \timer|Equal4~6_combout ;
wire \timer|Equal4~7_combout ;
wire \timer|Equal4~0_combout ;
wire \timer|Equal4~1_combout ;
wire \timer|Equal4~2_combout ;
wire \timer|Add0~29_sumout ;
wire \timer|atLim~1_combout ;
wire \timer|Add0~33_sumout ;
wire \timer|Add0~37_sumout ;
wire \timer|Add0~41_sumout ;
wire \timer|Add0~45_sumout ;
wire \timer|atLim~2_combout ;
wire \timer|atLim~3_combout ;
wire \timer|Add0~25_sumout ;
wire \timer|atLim~4_combout ;
wire \timer|atLim~5_combout ;
wire \timer|atLim~6_combout ;
wire \timer|atLim~combout ;
wire \timer|Add1~98 ;
wire \timer|Add1~41_sumout ;
wire \timer|cnt~89_combout ;
wire \timer|Add1~42 ;
wire \timer|Add1~45_sumout ;
wire \timer|cnt~85_combout ;
wire \timer|Add1~46 ;
wire \timer|Add1~33_sumout ;
wire \timer|cnt~97_combout ;
wire \timer|Add1~34 ;
wire \timer|Add1~37_sumout ;
wire \timer|cnt~93_combout ;
wire \dbus[21]~34_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dbus[21]~33_combout ;
wire \dbus[21]~35_combout ;
wire \wregval_M[21]~22_combout ;
wire \wregval_M[21]~23_combout ;
wire \regs~181_q ;
wire \regs~3408_combout ;
wire \regs~2337_combout ;
wire \regs~3416_combout ;
wire \regs~2345_combout ;
wire \regs~3412_combout ;
wire \regs~2341_combout ;
wire \regs~3420_combout ;
wire \regs~2349_combout ;
wire \regs~2353_combout ;
wire \Add4~50 ;
wire \Add4~53_sumout ;
wire \Add3~46 ;
wire \Add3~50 ;
wire \Add3~53_sumout ;
wire \pcgood_B[21]~15_combout ;
wire \PC~47_combout ;
wire \Add0~53_sumout ;
wire \Add3~54 ;
wire \Add3~57_sumout ;
wire \Add4~54 ;
wire \Add4~57_sumout ;
wire \pcgood_B[22]~16_combout ;
wire \PC~35_combout ;
wire \Add0~57_sumout ;
wire \Add3~58 ;
wire \Add3~61_sumout ;
wire \Add4~58 ;
wire \Add4~61_sumout ;
wire \pcgood_B[23]~17_combout ;
wire \PC~39_combout ;
wire \PC[23]~DUPLICATE_q ;
wire \Add0~61_sumout ;
wire \aluin2_A[23]~25_combout ;
wire \Selector8~1_combout ;
wire \Add2~45_sumout ;
wire \Add1~45_sumout ;
wire \Selector8~0_combout ;
wire \Selector8~2_combout ;
wire \wregval_M[23]~16_combout ;
wire \wregval_M[23]~17_combout ;
wire \regs~247feeder_combout ;
wire \regs~247_q ;
wire \regs~215DUPLICATE_q ;
wire \regs~55_q ;
wire \regs~3312_combout ;
wire \regs~2235_combout ;
wire \regs~1719_q ;
wire \regs~3324_combout ;
wire \regs~2247_combout ;
wire \regs~1271_q ;
wire \regs~1143DUPLICATE_q ;
wire \regs~3320_combout ;
wire \regs~2243_combout ;
wire \regs~599DUPLICATE_q ;
wire \regs~631DUPLICATE_q ;
wire \regs~535DUPLICATE_q ;
wire \regs~3316_combout ;
wire \regs~2239_combout ;
wire \regs~2251_combout ;
wire \Add4~62 ;
wire \Add4~65_sumout ;
wire \Add3~65_sumout ;
wire \pcgood_B[24]~18_combout ;
wire \PC~27_combout ;
wire \Add0~65_sumout ;
wire \aluout_M[24]~DUPLICATE_q ;
wire \wregval_M[24]~18_combout ;
wire \wregval_M[24]~19_combout ;
wire \regs~1784_q ;
wire \regs~3372_combout ;
wire \regs~2298_combout ;
wire \regs~3360_combout ;
wire \regs~2286_combout ;
wire \regs~760_q ;
wire \regs~3364_combout ;
wire \regs~2290_combout ;
wire \regs~3368_combout ;
wire \regs~2294_combout ;
wire \regs~2302_combout ;
wire \Add1~73_sumout ;
wire \Add2~73_sumout ;
wire \Selector7~0_combout ;
wire \aluin2_A[24]~26_combout ;
wire \Selector7~1_combout ;
wire \Selector7~2_combout ;
wire \Equal2~3_combout ;
wire \keys|Equal0~1_combout ;
wire \keys|Equal0~2_combout ;
wire \switches|Add0~125_sumout ;
wire \switches|Equal2~1_combout ;
wire \switches|Equal2~0_combout ;
wire \switches|bouncing~0_combout ;
wire \switches|bouncing~q ;
wire \switches|bounceTimer[31]~0_combout ;
wire \switches|Add0~126 ;
wire \switches|Add0~121_sumout ;
wire \switches|Add0~122 ;
wire \switches|Add0~117_sumout ;
wire \switches|Add0~118 ;
wire \switches|Add0~113_sumout ;
wire \switches|Add0~114 ;
wire \switches|Add0~109_sumout ;
wire \switches|Add0~110 ;
wire \switches|Add0~105_sumout ;
wire \switches|Add0~106 ;
wire \switches|Add0~53_sumout ;
wire \switches|Add0~54 ;
wire \switches|Add0~49_sumout ;
wire \switches|bounceTimer[7]~DUPLICATE_q ;
wire \switches|Add0~50 ;
wire \switches|Add0~45_sumout ;
wire \switches|Add0~46 ;
wire \switches|Add0~41_sumout ;
wire \switches|Add0~42 ;
wire \switches|Add0~37_sumout ;
wire \switches|Add0~38 ;
wire \switches|Add0~33_sumout ;
wire \switches|Add0~34 ;
wire \switches|Add0~29_sumout ;
wire \switches|Add0~30 ;
wire \switches|Add0~25_sumout ;
wire \switches|Add0~26 ;
wire \switches|Add0~21_sumout ;
wire \switches|Add0~22 ;
wire \switches|Add0~17_sumout ;
wire \switches|Add0~18 ;
wire \switches|Add0~13_sumout ;
wire \switches|Add0~14 ;
wire \switches|Add0~9_sumout ;
wire \switches|Add0~10 ;
wire \switches|Add0~5_sumout ;
wire \switches|bounceTimer[16]~DUPLICATE_q ;
wire \switches|bounceTimer[15]~DUPLICATE_q ;
wire \switches|LessThan0~0_combout ;
wire \switches|Add0~6 ;
wire \switches|Add0~1_sumout ;
wire \switches|Add0~2 ;
wire \switches|Add0~101_sumout ;
wire \switches|Add0~102 ;
wire \switches|Add0~97_sumout ;
wire \switches|Add0~98 ;
wire \switches|Add0~93_sumout ;
wire \switches|Add0~94 ;
wire \switches|Add0~89_sumout ;
wire \switches|Add0~90 ;
wire \switches|Add0~69_sumout ;
wire \switches|Add0~70 ;
wire \switches|Add0~65_sumout ;
wire \switches|Add0~66 ;
wire \switches|Add0~85_sumout ;
wire \switches|Add0~86 ;
wire \switches|Add0~81_sumout ;
wire \switches|Add0~82 ;
wire \switches|Add0~61_sumout ;
wire \switches|Add0~62 ;
wire \switches|Add0~57_sumout ;
wire \switches|Add0~58 ;
wire \switches|Add0~77_sumout ;
wire \switches|Add0~78 ;
wire \switches|Add0~73_sumout ;
wire \switches|LessThan0~3_combout ;
wire \switches|LessThan0~4_combout ;
wire \switches|LessThan0~5_combout ;
wire \switches|bounceTimer[13]~DUPLICATE_q ;
wire \switches|bounceTimer[6]~DUPLICATE_q ;
wire \switches|bounceTimer[8]~DUPLICATE_q ;
wire \switches|LessThan0~1_combout ;
wire \switches|LessThan0~2_combout ;
wire \switches|sdata[0]~0_combout ;
wire \switches|sdata[0]~1_combout ;
wire \switches|ready~DUPLICATE_q ;
wire \dbus[0]~0_combout ;
wire \dbus[0]~106_combout ;
wire \timer|ready~DUPLICATE_q ;
wire \dbus[0]~6_combout ;
wire \dbus[0]~7_combout ;
wire \always6~0_combout ;
wire \always6~1_combout ;
wire \wregval_M[0]~2_combout ;
wire \wregval_M[0]~5_combout ;
wire \regs~160_q ;
wire \regs~3136_combout ;
wire \regs~2048_combout ;
wire \regs~672_q ;
wire \regs~3140_combout ;
wire \regs~2052_combout ;
wire \regs~1728_q ;
wire \regs~3148_combout ;
wire \regs~2060_combout ;
wire \regs~1184DUPLICATE_q ;
wire \regs~3144_combout ;
wire \regs~2056_combout ;
wire \regs~2064_combout ;
wire \imem~127_combout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add2~130_cout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \Selector30~1_combout ;
wire \Selector30~3_combout ;
wire \wregval_M[1]~36_combout ;
wire \HexOut[1]~0_combout ;
wire \wregval_M[1]~35_combout ;
wire \wregval_M[1]~37_combout ;
wire \wregval_M[1]~38_combout ;
wire \regs~225_q ;
wire \regs~3600_combout ;
wire \regs~2541_combout ;
wire \regs~673DUPLICATE_q ;
wire \regs~609_q ;
wire \regs~3604_combout ;
wire \regs~2545_combout ;
wire \regs~1089DUPLICATE_q ;
wire \regs~3608_combout ;
wire \regs~2549_combout ;
wire \regs~3612_combout ;
wire \regs~2553_combout ;
wire \regs~2557_combout ;
wire \Add1~6 ;
wire \Add1~110 ;
wire \Add1~122 ;
wire \Add1~118 ;
wire \Add1~125_sumout ;
wire \aluin2_A[5]~17_combout ;
wire \Selector26~0_combout ;
wire \Add2~6 ;
wire \Add2~110 ;
wire \Add2~122 ;
wire \Add2~118 ;
wire \Add2~125_sumout ;
wire \Selector26~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dbus[17]~82_combout ;
wire \dbus[17]~83_combout ;
wire \dbus[17]~84_combout ;
wire \wregval_M[17]~63_combout ;
wire \wregval_M[17]~64_combout ;
wire \regs~1201_q ;
wire \regs~3928_combout ;
wire \regs~2889_combout ;
wire \regs~3932_combout ;
wire \regs~2893_combout ;
wire \regs~3920_combout ;
wire \regs~2881_combout ;
wire \regs~689DUPLICATE_q ;
wire \regs~3924_combout ;
wire \regs~2885_combout ;
wire \regs~2897_combout ;
wire \Add1~94 ;
wire \Add1~25_sumout ;
wire \Add2~25_sumout ;
wire \Selector13~0_combout ;
wire \Selector13~2_combout ;
wire \wregval_M[18]~24_combout ;
wire \wregval_M[18]~25_combout ;
wire \regs~1266_q ;
wire \regs~1138DUPLICATE_q ;
wire \regs~3448_combout ;
wire \regs~2379_combout ;
wire \regs~3452_combout ;
wire \regs~2383_combout ;
wire \regs~3444_combout ;
wire \regs~2375_combout ;
wire \regs~210_q ;
wire \regs~178_q ;
wire \regs~3440_combout ;
wire \regs~146_q ;
wire \regs~2371_combout ;
wire \regs~2387_combout ;
wire \imem~136_combout ;
wire \imem~148_combout ;
wire \Add4~2 ;
wire \Add4~114 ;
wire \Add4~6 ;
wire \Add4~10 ;
wire \Add4~14 ;
wire \Add4~18 ;
wire \Add4~22 ;
wire \Add4~46 ;
wire \Add4~49_sumout ;
wire \Add3~49_sumout ;
wire \pcgood_B[20]~14_combout ;
wire \PC~43_combout ;
wire \PC[20]~DUPLICATE_q ;
wire \Add0~49_sumout ;
wire \HexOut[20]~8_combout ;
wire \wregval_M[20]~20_combout ;
wire \wregval_M[20]~21_combout ;
wire \regs~1268_q ;
wire \regs~1076_q ;
wire \regs~3384_combout ;
wire \regs~2311_combout ;
wire \regs~3388_combout ;
wire \regs~2315_combout ;
wire \regs~564_q ;
wire \regs~596DUPLICATE_q ;
wire \regs~3380_combout ;
wire \regs~2307_combout ;
wire \regs~3376_combout ;
wire \regs~2303_combout ;
wire \regs~2319_combout ;
wire \aluin2_A[20]~2_combout ;
wire \Selector11~1_combout ;
wire \Add1~33_sumout ;
wire \Add2~33_sumout ;
wire \Selector11~0_combout ;
wire \Selector11~2_combout ;
wire \WideNor0~1_combout ;
wire \WideNor0~2_combout ;
wire \WideNor0~3_combout ;
wire \WideNor0~0_combout ;
wire \WideNor0~combout ;
wire \wregval_M[10]~6_combout ;
wire \HexOut[12]~5_combout ;
wire \wregval_M[12]~69_combout ;
wire \wregval_M[12]~70_combout ;
wire \regs~172feeder_combout ;
wire \regs~172_q ;
wire \regs~108_q ;
wire \regs~76_q ;
wire \regs~12DUPLICATE_q ;
wire \regs~4016_combout ;
wire \regs~2983_combout ;
wire \regs~1708DUPLICATE_q ;
wire \regs~1772_q ;
wire \regs~1740DUPLICATE_q ;
wire \regs~4028_combout ;
wire \regs~2995_combout ;
wire \regs~684DUPLICATE_q ;
wire \regs~716DUPLICATE_q ;
wire \regs~4020_combout ;
wire \regs~2987_combout ;
wire \regs~1228DUPLICATE_q ;
wire \regs~1100_q ;
wire \regs~4024_combout ;
wire \regs~2991_combout ;
wire \regs~2999_combout ;
wire \Add1~66 ;
wire \Add1~69_sumout ;
wire \Add2~66 ;
wire \Add2~69_sumout ;
wire \Selector18~1_combout ;
wire \Add0~2 ;
wire \Add0~113_sumout ;
wire \HexOut[13]~6_combout ;
wire \wregval_M[13]~71_combout ;
wire \wregval_M[13]~72_combout ;
wire \regs~749_q ;
wire \regs~4036_combout ;
wire \regs~3004_combout ;
wire \regs~4044_combout ;
wire \regs~3012_combout ;
wire \regs~4032_combout ;
wire \regs~3000_combout ;
wire \regs~4040_combout ;
wire \regs~3008_combout ;
wire \regs~3016_combout ;
wire \Add2~70 ;
wire \Add2~81_sumout ;
wire \Add1~70 ;
wire \Add1~81_sumout ;
wire \Selector17~1_combout ;
wire \wregval_M[14]~57_combout ;
wire \wregval_M[14]~58_combout ;
wire \regs~1774feeder_combout ;
wire \regs~1774DUPLICATE_q ;
wire \regs~1646_q ;
wire \regs~1614_q ;
wire \regs~3836_combout ;
wire \regs~2791_combout ;
wire \regs~3824_combout ;
wire \regs~2779_combout ;
wire \regs~590_q ;
wire \regs~3828_combout ;
wire \regs~2783_combout ;
wire \regs~1198DUPLICATE_q ;
wire \regs~1230_q ;
wire \regs~1070_q ;
wire \regs~3832_combout ;
wire \regs~2787_combout ;
wire \regs~2795_combout ;
wire \Add2~82 ;
wire \Add2~85_sumout ;
wire \Add1~82 ;
wire \Add1~85_sumout ;
wire \Selector16~0_combout ;
wire \Selector16~2_combout ;
wire \wregval_M[15]~59_combout ;
wire \wregval_M[15]~60_combout ;
wire \regs~1711_q ;
wire \regs~1743DUPLICATE_q ;
wire \regs~1647DUPLICATE_q ;
wire \regs~3868_combout ;
wire \regs~2825_combout ;
wire \regs~3856_combout ;
wire \regs~2813_combout ;
wire \regs~559DUPLICATE_q ;
wire \regs~3860_combout ;
wire \regs~2817_combout ;
wire \regs~1231DUPLICATE_q ;
wire \regs~3864_combout ;
wire \regs~2821_combout ;
wire \regs~2829_combout ;
wire \Add1~86 ;
wire \Add1~89_sumout ;
wire \Add2~89_sumout ;
wire \Selector15~0_combout ;
wire \Selector15~2_combout ;
wire \wregval_M[16]~61_combout ;
wire \wregval_M[16]~62_combout ;
wire \regs~240_q ;
wire \regs~3872_combout ;
wire \regs~2830_combout ;
wire \regs~3876_combout ;
wire \regs~2834_combout ;
wire \regs~1104DUPLICATE_q ;
wire \regs~3880_combout ;
wire \regs~2838_combout ;
wire \regs~1744DUPLICATE_q ;
wire \regs~3884_combout ;
wire \regs~2842_combout ;
wire \regs~2846_combout ;
wire \Add4~13_sumout ;
wire \Add3~2 ;
wire \Add3~114 ;
wire \Add3~6 ;
wire \Add3~10 ;
wire \Add3~13_sumout ;
wire \pcgood_B[16]~3_combout ;
wire \PC~63_combout ;
wire \PC[16]~DUPLICATE_q ;
wire \Add0~13_sumout ;
wire \Add3~14 ;
wire \Add3~17_sumout ;
wire \Add4~17_sumout ;
wire \pcgood_B[17]~4_combout ;
wire \PC~59_combout ;
wire \Add0~17_sumout ;
wire \Add3~18 ;
wire \Add3~21_sumout ;
wire \Add4~21_sumout ;
wire \pcgood_B[18]~5_combout ;
wire \PC~55_combout ;
wire \PC[18]~DUPLICATE_q ;
wire \Add0~21_sumout ;
wire \Add3~22 ;
wire \Add3~45_sumout ;
wire \Add4~45_sumout ;
wire \pcgood_B[19]~13_combout ;
wire \PC~51_combout ;
wire \Add0~45_sumout ;
wire \wregval_M[19]~26_combout ;
wire \wregval_M[19]~27_combout ;
wire \regs~1203_q ;
wire \regs~1267_q ;
wire \regs~3480_combout ;
wire \regs~1171DUPLICATE_q ;
wire \regs~2413_combout ;
wire \regs~3472_combout ;
wire \regs~2405_combout ;
wire \regs~3484_combout ;
wire \regs~2417_combout ;
wire \regs~723_q ;
wire \regs~3476_combout ;
wire \regs~2409_combout ;
wire \regs~2421_combout ;
wire \aluin2_A[19]~30_combout ;
wire \Selector12~1_combout ;
wire \Add1~29_sumout ;
wire \Add2~29_sumout ;
wire \Selector12~0_combout ;
wire \Selector12~2_combout ;
wire \Equal2~1_combout ;
wire \Equal2~5_combout ;
wire \HexOut[4]~2_combout ;
wire \wregval_M[4]~45_combout ;
wire \wregval_M[4]~46_combout ;
wire \wregval_M[4]~47_combout ;
wire \regs~228feeder_combout ;
wire \regs~228DUPLICATE_q ;
wire \regs~196DUPLICATE_q ;
wire \regs~3680_combout ;
wire \regs~132_q ;
wire \regs~2626_combout ;
wire \regs~708_q ;
wire \regs~3684_combout ;
wire \regs~2630_combout ;
wire \regs~1252DUPLICATE_q ;
wire \regs~3688_combout ;
wire \regs~2634_combout ;
wire \regs~1764_q ;
wire \regs~1636DUPLICATE_q ;
wire \regs~3692_combout ;
wire \regs~2638_combout ;
wire \regs~2642_combout ;
wire \aluin2_A[4]~16_combout ;
wire \Selector27~0_combout ;
wire \Add1~117_sumout ;
wire \Add2~117_sumout ;
wire \Selector27~1_combout ;
wire \aluout_M[4]~DUPLICATE_q ;
wire \wregval_M[0]~0_combout ;
wire \wregval_M[3]~28_combout ;
wire \wregval_M[3]~30_combout ;
wire \regs~163feeder_combout ;
wire \regs~163_q ;
wire \regs~3504_combout ;
wire \regs~2439_combout ;
wire \regs~3508_combout ;
wire \regs~2443_combout ;
wire \regs~3516_combout ;
wire \regs~1667_q ;
wire \regs~2451_combout ;
wire \regs~1123DUPLICATE_q ;
wire \regs~1091_q ;
wire \regs~1027DUPLICATE_q ;
wire \regs~3512_combout ;
wire \regs~2447_combout ;
wire \regs~2455_combout ;
wire \aluin2_A[3]~5_combout ;
wire \Selector28~0_combout ;
wire \Add1~121_sumout ;
wire \Add2~121_sumout ;
wire \Selector28~1_combout ;
wire \keys|Equal0~0_combout ;
wire \memout_M[0]~0_combout ;
wire \wregval_M[2]~33_combout ;
wire \wregval_M[2]~32_combout ;
wire \wregval_M[2]~31_combout ;
wire \wregval_M[2]~34_combout ;
wire \regs~1250_q ;
wire \regs~1186feeder_combout ;
wire \regs~1186DUPLICATE_q ;
wire \regs~1218feeder_combout ;
wire \regs~1218DUPLICATE_q ;
wire \regs~1058feeder_combout ;
wire \regs~1058DUPLICATE_q ;
wire \regs~1122feeder_combout ;
wire \regs~1122_q ;
wire \regs~1090feeder_combout ;
wire \regs~1090_q ;
wire \regs~1026_q ;
wire \regs~3528_combout ;
wire \regs~1154feeder_combout ;
wire \regs~1154_q ;
wire \regs~2464_combout ;
wire \regs~610feeder_combout ;
wire \regs~610_q ;
wire \regs~578_q ;
wire \regs~546_q ;
wire \regs~514_q ;
wire \regs~3524_combout ;
wire \regs~674_q ;
wire \regs~706feeder_combout ;
wire \regs~706_q ;
wire \regs~738feeder_combout ;
wire \regs~738DUPLICATE_q ;
wire \regs~642feeder_combout ;
wire \regs~642_q ;
wire \regs~2460_combout ;
wire \regs~1698_q ;
wire \regs~1730_q ;
wire \regs~1762_q ;
wire \regs~1570feeder_combout ;
wire \regs~1570DUPLICATE_q ;
wire \regs~1634_q ;
wire \regs~1602_q ;
wire \regs~1538_q ;
wire \regs~3532_combout ;
wire \regs~1666DUPLICATE_q ;
wire \regs~2468_combout ;
wire \regs~162_q ;
wire \regs~226_q ;
wire \regs~194feeder_combout ;
wire \regs~194_q ;
wire \regs~34_q ;
wire \regs~98_q ;
wire \regs~66feeder_combout ;
wire \regs~66_q ;
wire \regs~2feeder_combout ;
wire \regs~2_q ;
wire \regs~3520_combout ;
wire \regs~130feeder_combout ;
wire \regs~130_q ;
wire \regs~2456_combout ;
wire \regs~2472_combout ;
wire \Add1~109_sumout ;
wire \aluin2_A[2]~4_combout ;
wire \Selector29~0_combout ;
wire \Add2~109_sumout ;
wire \Selector29~1_combout ;
wire \always6~2_combout ;
wire \wregval_M[25]~1_combout ;
wire \HexOut[5]~DUPLICATE_q ;
wire \wregval_M[5]~48_combout ;
wire \wregval_M[5]~49_combout ;
wire \wregval_M[5]~50_combout ;
wire \regs~1765DUPLICATE_q ;
wire \regs~1733_q ;
wire \regs~3724_combout ;
wire \regs~1669DUPLICATE_q ;
wire \regs~2672_combout ;
wire \regs~1221_q ;
wire \regs~3720_combout ;
wire \regs~2668_combout ;
wire \regs~197DUPLICATE_q ;
wire \regs~101_q ;
wire \regs~3712_combout ;
wire \regs~2660_combout ;
wire \regs~677_q ;
wire \regs~3716_combout ;
wire \regs~2664_combout ;
wire \regs~2676_combout ;
wire \Add1~126 ;
wire \Add1~9_sumout ;
wire \aluin2_A[6]~15_combout ;
wire \Selector25~0_combout ;
wire \Add2~126 ;
wire \Add2~9_sumout ;
wire \Selector25~1_combout ;
wire \HexOut[6]~3_combout ;
wire \wregval_M[6]~51_combout ;
wire \wregval_M[6]~52_combout ;
wire \wregval_M[6]~53_combout ;
wire \regs~230feeder_combout ;
wire \regs~230_q ;
wire \regs~6DUPLICATE_q ;
wire \regs~3744_combout ;
wire \regs~2694_combout ;
wire \regs~1094DUPLICATE_q ;
wire \regs~3752_combout ;
wire \regs~2702_combout ;
wire \regs~678_q ;
wire \regs~742DUPLICATE_q ;
wire \regs~582DUPLICATE_q ;
wire \regs~518_q ;
wire \regs~3748_combout ;
wire \regs~2698_combout ;
wire \regs~1766DUPLICATE_q ;
wire \regs~3756_combout ;
wire \regs~2706_combout ;
wire \regs~2710_combout ;
wire \Add1~10 ;
wire \Add1~113_sumout ;
wire \aluin2_A[7]~14_combout ;
wire \Selector24~0_combout ;
wire \Add2~10 ;
wire \Add2~113_sumout ;
wire \Selector24~1_combout ;
wire \wregval_M[7]~42_combout ;
wire \wregval_M[7]~43_combout ;
wire \wregval_M[7]~44_combout ;
wire \regs~231_q ;
wire \regs~3648_combout ;
wire \regs~2592_combout ;
wire \regs~3656_combout ;
wire \regs~2600_combout ;
wire \regs~3652_combout ;
wire \regs~2596_combout ;
wire \regs~3660_combout ;
wire \regs~2604_combout ;
wire \regs~2608_combout ;
wire \Add1~114 ;
wire \Add1~105_sumout ;
wire \Add2~114 ;
wire \Add2~105_sumout ;
wire \Selector23~1_combout ;
wire \wregval_M[8]~39_combout ;
wire \wregval_M[8]~40_combout ;
wire \wregval_M[8]~41_combout ;
wire \regs~232_q ;
wire \regs~40_q ;
wire \regs~72_q ;
wire \regs~3616_combout ;
wire \regs~2558_combout ;
wire \regs~3624_combout ;
wire \regs~2566_combout ;
wire \regs~3620_combout ;
wire \regs~2562_combout ;
wire \regs~3628_combout ;
wire \regs~2570_combout ;
wire \regs~2574_combout ;
wire \Add1~106 ;
wire \Add1~13_sumout ;
wire \Add2~106 ;
wire \Add2~13_sumout ;
wire \Selector22~1_combout ;
wire \wregval_M[9]~54_combout ;
wire \wregval_M[9]~55_combout ;
wire \wregval_M[9]~56_combout ;
wire \regs~1193_q ;
wire \regs~3800_combout ;
wire \regs~2753_combout ;
wire \regs~1577DUPLICATE_q ;
wire \regs~1641_q ;
wire \regs~3804_combout ;
wire \regs~2757_combout ;
wire \regs~3796_combout ;
wire \regs~2749_combout ;
wire \regs~41DUPLICATE_q ;
wire \regs~9_q ;
wire \regs~3792_combout ;
wire \regs~2745_combout ;
wire \regs~2761_combout ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \Selector21~1_combout ;
wire \HexOut[10]~4_combout ;
wire \wregval_M[10]~65_combout ;
wire \wregval_M[10]~66_combout ;
wire \regs~1706_q ;
wire \regs~3964_combout ;
wire \regs~1674DUPLICATE_q ;
wire \regs~2927_combout ;
wire \regs~170DUPLICATE_q ;
wire \regs~42DUPLICATE_q ;
wire \regs~3952_combout ;
wire \regs~138_q ;
wire \regs~2915_combout ;
wire \regs~1130_q ;
wire \regs~3960_combout ;
wire \regs~2923_combout ;
wire \regs~746_q ;
wire \regs~554DUPLICATE_q ;
wire \regs~3956_combout ;
wire \regs~2919_combout ;
wire \regs~2931_combout ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \aluin2_A[11]~19_combout ;
wire \Selector20~0_combout ;
wire \Add1~21_sumout ;
wire \Selector20~1_combout ;
wire \wregval_M[11]~67_combout ;
wire \wregval_M[11]~68_combout ;
wire \regs~747_q ;
wire \regs~715DUPLICATE_q ;
wire \regs~3972_combout ;
wire \regs~651_q ;
wire \regs~2936_combout ;
wire \regs~1227DUPLICATE_q ;
wire \regs~3976_combout ;
wire \regs~2940_combout ;
wire \regs~1771DUPLICATE_q ;
wire \regs~1579_q ;
wire \regs~1611DUPLICATE_q ;
wire \regs~1643DUPLICATE_q ;
wire \regs~3980_combout ;
wire \regs~2944_combout ;
wire \regs~171DUPLICATE_q ;
wire \regs~3968_combout ;
wire \regs~2932_combout ;
wire \regs~2948_combout ;
wire \Add4~105_sumout ;
wire \pcgood_B[11]~22_combout ;
wire \PC~107_combout ;
wire \imem~52_combout ;
wire \imem~137_combout ;
wire \Add3~9_sumout ;
wire \Add4~9_sumout ;
wire \pcgood_B[15]~2_combout ;
wire \PC~103_combout ;
wire \PC[15]~DUPLICATE_q ;
wire \Add3~90 ;
wire \Add3~117_sumout ;
wire \Add4~90 ;
wire \Add4~117_sumout ;
wire \pcgood_B[31]~24_combout ;
wire \PC~3_combout ;
wire \Add0~90 ;
wire \Add0~117_sumout ;
wire \Equal1~34_combout ;
wire \Add4~113_sumout ;
wire \Add4~109_sumout ;
wire \Equal1~31_combout ;
wire \Add3~113_sumout ;
wire \Add3~109_sumout ;
wire \Equal1~32_combout ;
wire \Equal1~33_combout ;
wire \Equal1~16_combout ;
wire \Equal1~28_combout ;
wire \Equal1~27_combout ;
wire \Equal1~8_combout ;
wire \Equal1~10_combout ;
wire \Equal1~12_combout ;
wire \Equal1~11_combout ;
wire \Equal1~13_combout ;
wire \Equal1~14_combout ;
wire \Equal1~30_combout ;
wire \Equal1~29_combout ;
wire \Equal1~9_combout ;
wire \Equal1~24_combout ;
wire \Equal1~23_combout ;
wire \Equal1~7_combout ;
wire \Add3~97_sumout ;
wire \Add3~93_sumout ;
wire \Equal1~19_combout ;
wire \Add4~101_sumout ;
wire \Add4~93_sumout ;
wire \Add4~97_sumout ;
wire \Equal1~18_combout ;
wire \Equal1~20_combout ;
wire \Add3~101_sumout ;
wire \Equal1~15_combout ;
wire \Equal1~17_combout ;
wire \pcgood_B[13]~23_combout ;
wire \PC~99_combout ;
wire \PC[13]~DUPLICATE_q ;
wire \Add0~114 ;
wire \Add0~5_sumout ;
wire \Add3~5_sumout ;
wire \Add4~5_sumout ;
wire \pcgood_B[14]~1_combout ;
wire \PC~95_combout ;
wire \PC[14]~DUPLICATE_q ;
wire \aluin2_A[0]~6_combout ;
wire \Selector38~0_combout ;
wire \Add1~1_sumout ;
wire \Selector31~15_combout ;
wire \Add2~1_sumout ;
wire \Selector31~16_combout ;
wire \Selector31~17_combout ;
wire \Selector31~18_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~0_combout ;
wire \Equal0~0_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~4_combout ;
wire \Equal0~5_combout ;
wire \LessThan1~17_combout ;
wire \Selector31~0_combout ;
wire \Selector31~1_combout ;
wire \aluout_A~1_combout ;
wire \aluout_A~5_combout ;
wire \aluout_A~4_combout ;
wire \aluout_A~3_combout ;
wire \aluout_A~2_combout ;
wire \aluout_A~0_combout ;
wire \Equal0~1_combout ;
wire \aluout_A~8_combout ;
wire \aluout_A~7_combout ;
wire \Equal0~3_combout ;
wire \aluout_A~6_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \Equal0~2_combout ;
wire \aluout_A~9_combout ;
wire \Equal0~6_combout ;
wire \Equal0~7_combout ;
wire \Equal0~8_combout ;
wire \Selector31~2_combout ;
wire \LessThan1~7_combout ;
wire \aluin2_A[0]~7_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~15_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~13_combout ;
wire \Equal0~4_combout ;
wire \LessThan1~16_combout ;
wire \LessThan1~19_combout ;
wire \LessThan1~18_combout ;
wire \Selector31~4_combout ;
wire \Selector31~3_combout ;
wire \Selector31~5_combout ;
wire \Selector31~6_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \Selector31~13_combout ;
wire \Selector31~9_combout ;
wire \Selector31~10_combout ;
wire \Selector31~7_combout ;
wire \Selector31~8_combout ;
wire \Selector31~11_combout ;
wire \Selector31~20_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~13_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~9_combout ;
wire \Selector31~12_combout ;
wire \Selector31~14_combout ;
wire \Selector31~19_combout ;
wire \Add3~33_sumout ;
wire \Equal1~40_combout ;
wire \Add3~37_sumout ;
wire \Add4~33_sumout ;
wire \Add4~37_sumout ;
wire \Equal1~39_combout ;
wire \Equal1~3_combout ;
wire \Equal1~4_combout ;
wire \Equal1~22_combout ;
wire \Equal1~21_combout ;
wire \Equal1~0_combout ;
wire \Equal1~36_combout ;
wire \Equal1~35_combout ;
wire \Equal1~1_combout ;
wire \Add3~41_sumout ;
wire \Equal1~25_combout ;
wire \Add4~41_sumout ;
wire \Equal1~26_combout ;
wire \Equal1~5_combout ;
wire \Add3~29_sumout ;
wire \Add4~25_sumout ;
wire \Add4~29_sumout ;
wire \Equal1~37_combout ;
wire \Add3~25_sumout ;
wire \Equal1~38_combout ;
wire \Equal1~2_combout ;
wire \Equal1~6_combout ;
wire \pcgood_B[2]~12_combout ;
wire \PC~91_combout ;
wire \PC[2]~DUPLICATE_q ;
wire \Add0~42 ;
wire \Add0~25_sumout ;
wire \pcgood_B[3]~6_combout ;
wire \PC~87_combout ;
wire \PC[3]~DUPLICATE_q ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \pcgood_B[4]~7_combout ;
wire \PC~83_combout ;
wire \PC[4]~DUPLICATE_q ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \pcgood_B[5]~8_combout ;
wire \PC~79_combout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \pcgood_B[6]~9_combout ;
wire \PC~71_combout ;
wire \PC[6]~DUPLICATE_q ;
wire \Add0~38 ;
wire \Add0~109_sumout ;
wire \pcgood_B[7]~27_combout ;
wire \PC~67_combout ;
wire \Add0~110 ;
wire \Add0~93_sumout ;
wire \pcgood_B[8]~25_combout ;
wire \PC~0_combout ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \pcgood_B[9]~26_combout ;
wire \PC~75_combout ;
wire \Add0~98 ;
wire \Add0~101_sumout ;
wire \pcgood_B[10]~21_combout ;
wire \PC~111_combout ;
wire \imem~0_combout ;
wire \imem~10_combout ;
wire \imem~8_combout ;
wire \imem~7_combout ;
wire \imem~9_combout ;
wire \imem~11_combout ;
wire \imem~12_combout ;
wire \regs~1186_q ;
wire \regs~1218_q ;
wire \regs~1058_q ;
wire \regs~3544_combout ;
wire \regs~2481_combout ;
wire \regs~738_q ;
wire \regs~3540_combout ;
wire \regs~2477_combout ;
wire \regs~194DUPLICATE_q ;
wire \regs~3536_combout ;
wire \regs~2473_combout ;
wire \regs~1570_q ;
wire \regs~3548_combout ;
wire \regs~1666_q ;
wire \regs~2485_combout ;
wire \regs~2489_combout ;
wire \HexOut[2]~1_combout ;
wire \ss0|OUT~0_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~5_combout ;
wire \ss0|OUT~6_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~3_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~6_combout ;
wire \HexOut[8]~DUPLICATE_q ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~1_combout ;
wire \ss2|OUT~2_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~6_combout ;
wire \ss3|OUT~0_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~5_combout ;
wire \ss3|OUT~6_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~1_combout ;
wire \ss4|OUT~2_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~6_combout ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~1_combout ;
wire \ss5|OUT~2_combout ;
wire \ss5|OUT~3_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~6_combout ;
wire [31:0] PC;
wire [9:0] led;
wire [31:0] \switches|bounceTimer ;
wire [5:0] wregno_M;
wire [31:0] \timer|clkTimer_div ;
wire [23:0] HexOut;
wire [31:0] \switches|sdata ;
wire [31:0] wmemval_M;
wire [31:0] aluout_M;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [31:0] \timer|cnt ;
wire [31:0] \timer|lim ;
wire [31:0] pcplus_M;
wire [31:0] \keys|prev ;
wire [31:0] \switches|prev ;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(led[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(led[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(led[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(led[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(led[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(led[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(led[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(led[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(led[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(led[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y0_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "60.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N0
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \PC[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add0~42  = CARRY(( \PC[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N33
cyclonev_lcell_comb \flush_D~0 (
// Equation(s):
// \flush_D~0_combout  = ( !\flush_D~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flush_D~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flush_D~0 .extended_lut = "off";
defparam \flush_D~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \flush_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N34
dffeas flush_D(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\flush_D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flush_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam flush_D.is_wysiwyg = "true";
defparam flush_D.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N9
cyclonev_lcell_comb \always10~0 (
// Equation(s):
// \always10~0_combout  = ( \flush_D~q  ) # ( !\flush_D~q  & ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flush_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~0 .extended_lut = "off";
defparam \always10~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \always10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N13
dffeas \PC[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \PC[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N30
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( \imem~0_combout  & ( (!\PC[7]~DUPLICATE_q  & PC[5]) ) )

	.dataa(gnd),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'h0000000000CC00CC;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N6
cyclonev_lcell_comb \imem~181 (
// Equation(s):
// \imem~181_combout  = ( \PC[4]~DUPLICATE_q  & ( \imem~40_combout  & ( (!\PC[2]~DUPLICATE_q  & ((!PC[9] & (\PC[6]~DUPLICATE_q  & !PC[3])) # (PC[9] & (!\PC[6]~DUPLICATE_q  & PC[3])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \imem~40_combout  & ( 
// (\PC[2]~DUPLICATE_q  & (PC[3] & (!PC[9] $ (!\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\imem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~181 .extended_lut = "off";
defparam \imem~181 .lut_mask = 64'h0000000000140820;
defparam \imem~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N12
cyclonev_lcell_comb \imem~180 (
// Equation(s):
// \imem~180_combout  = ( !PC[9] & ( \imem~40_combout  & ( (!\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & !PC[3]))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[9]),
	.dataf(!\imem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~180 .extended_lut = "off";
defparam \imem~180 .lut_mask = 64'h0000000020000000;
defparam \imem~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N27
cyclonev_lcell_comb \imem~182 (
// Equation(s):
// \imem~182_combout  = ( PC[8] & ( \imem~180_combout  & ( \imem~181_combout  ) ) ) # ( !PC[8] & ( \imem~180_combout  ) ) # ( PC[8] & ( !\imem~180_combout  & ( \imem~181_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~181_combout ),
	.datad(gnd),
	.datae(!PC[8]),
	.dataf(!\imem~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~182 .extended_lut = "off";
defparam \imem~182 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \imem~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N30
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( PC[8] & ( \PC[6]~DUPLICATE_q  & ( (!PC[5] & ((!\PC[4]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (PC[7]))))) # (PC[5] & (PC[7])) ) ) ) # ( PC[8] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[7] & 
// (!PC[5] & ((\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) # (PC[7] & (PC[5] & ((!\PC[4]~DUPLICATE_q ) # (!\PC[3]~DUPLICATE_q )))) ) ) ) # ( !PC[8] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[4]~DUPLICATE_q  & (!PC[5] & !\PC[3]~DUPLICATE_q )) # 
// (\PC[4]~DUPLICATE_q  & (PC[5] & \PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h800225A4000035D5;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N36
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( PC[8] & ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[4]~DUPLICATE_q ) # (!\PC[3]~DUPLICATE_q ))) ) ) ) # ( !PC[8] & ( \PC[6]~DUPLICATE_q  & ( (!PC[7]) # ((!PC[5]) # ((!\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) ) ) ) # ( PC[8] & ( 
// !\PC[6]~DUPLICATE_q  & ( (!PC[7] & (!\PC[4]~DUPLICATE_q  $ (((\PC[3]~DUPLICATE_q ) # (PC[5]))))) ) ) ) # ( !PC[8] & ( !\PC[6]~DUPLICATE_q  ) )

	.dataa(!PC[7]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'hFFFF8222FEFAAA88;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N42
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( PC[8] & ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[4]~DUPLICATE_q  & (PC[5] & \PC[3]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & (!PC[5])))) ) ) ) # ( !PC[8] & ( \PC[6]~DUPLICATE_q  & ( (PC[7] & ((!\PC[4]~DUPLICATE_q  & (PC[5])) # 
// (\PC[4]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ))))) ) ) ) # ( PC[8] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[7] & (((\PC[3]~DUPLICATE_q ) # (PC[5])) # (\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h00002AAA04152028;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N19
dffeas \PC[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( !\PC[7]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (PC[8] & (!\PC[5]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[8] & (\PC[5]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & 
// !\PC[3]~DUPLICATE_q ))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (PC[8] & (\PC[4]~DUPLICATE_q  & \PC[3]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[8]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h0334100004040000;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N48
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( \imem~15_combout  & ( PC[9] & ( (!\PC[2]~DUPLICATE_q  & (\imem~14_combout )) # (\PC[2]~DUPLICATE_q  & ((\imem~16_combout ))) ) ) ) # ( !\imem~15_combout  & ( PC[9] & ( (!\PC[2]~DUPLICATE_q  & (\imem~14_combout )) # 
// (\PC[2]~DUPLICATE_q  & ((\imem~16_combout ))) ) ) ) # ( \imem~15_combout  & ( !PC[9] & ( (\imem~13_combout ) # (\PC[2]~DUPLICATE_q ) ) ) ) # ( !\imem~15_combout  & ( !PC[9] & ( (!\PC[2]~DUPLICATE_q  & \imem~13_combout ) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\imem~16_combout ),
	.datae(!\imem~15_combout ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h222277770A5F0A5F;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N54
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( \imem~0_combout  & ( \imem~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h000000000000FFFF;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N43
dffeas \PC[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N1
dffeas \PC[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & (!PC[6] & ((\PC[8]~DUPLICATE_q )))) # (PC[9] & (((\PC[2]~DUPLICATE_q  & !\PC[8]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( 
// (!\PC[2]~DUPLICATE_q  & (!PC[6] & ((\PC[8]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & ((!PC[9] & (PC[6] & \PC[8]~DUPLICATE_q )) # (PC[9] & ((!\PC[8]~DUPLICATE_q ))))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & 
// (!PC[9] & (!PC[6] $ (\PC[8]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & (!\PC[8]~DUPLICATE_q  & ((!PC[6]) # (PC[9])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[8]~DUPLICATE_q  & ((!PC[9] & (!PC[6])) # (PC[9] & ((\PC[2]~DUPLICATE_q 
// ))))) ) ) )

	.dataa(!PC[6]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'hA300A340039803A0;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & (\PC[2]~DUPLICATE_q  & (!PC[6] & \PC[8]~DUPLICATE_q ))) # (PC[9] & (((PC[6] & !\PC[8]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & 
// (!\PC[2]~DUPLICATE_q  & (PC[6] & \PC[8]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'h0008000000000520;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \imem~183 (
// Equation(s):
// \imem~183_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & (\PC[8]~DUPLICATE_q  & ((!PC[6]) # (\PC[2]~DUPLICATE_q )))) # (PC[9] & (!\PC[8]~DUPLICATE_q  & (!PC[6] $ (!\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( 
// \PC[5]~DUPLICATE_q  & ( (!PC[9] & (((\PC[2]~DUPLICATE_q  & \PC[8]~DUPLICATE_q )))) # (PC[9] & (!\PC[8]~DUPLICATE_q  & (!PC[6] $ (!\PC[2]~DUPLICATE_q )))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & ((!PC[9] & 
// ((\PC[8]~DUPLICATE_q ))) # (PC[9] & (!PC[6] & !\PC[8]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & ((!PC[9] & (PC[6] & \PC[8]~DUPLICATE_q )) # (PC[9] & ((!\PC[8]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[6]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~183 .extended_lut = "off";
defparam \imem~183 .lut_mask = 64'h03100230063006B0;
defparam \imem~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!PC[9] & ((!PC[6]) # (\PC[8]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & (!PC[6] $ (((\PC[8]~DUPLICATE_q ))))) # 
// (PC[9] & (!PC[6] & (!\PC[2]~DUPLICATE_q  & \PC[8]~DUPLICATE_q ))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!PC[6] & (!PC[9] & !\PC[8]~DUPLICATE_q )) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & 
// (((!PC[9] & \PC[8]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & ((!PC[9] & (!PC[6])) # (PC[9] & ((\PC[8]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[6]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'h20E3A000A05880C0;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( \imem~183_combout  & ( \imem~35_combout  & ( (!\PC[3]~DUPLICATE_q  & (((!\PC[7]~DUPLICATE_q ) # (\imem~37_combout )))) # (\PC[3]~DUPLICATE_q  & (((\PC[7]~DUPLICATE_q )) # (\imem~36_combout ))) ) ) ) # ( !\imem~183_combout  & ( 
// \imem~35_combout  & ( (!\PC[3]~DUPLICATE_q  & (((!\PC[7]~DUPLICATE_q ) # (\imem~37_combout )))) # (\PC[3]~DUPLICATE_q  & (\imem~36_combout  & (!\PC[7]~DUPLICATE_q ))) ) ) ) # ( \imem~183_combout  & ( !\imem~35_combout  & ( (!\PC[3]~DUPLICATE_q  & 
// (((\PC[7]~DUPLICATE_q  & \imem~37_combout )))) # (\PC[3]~DUPLICATE_q  & (((\PC[7]~DUPLICATE_q )) # (\imem~36_combout ))) ) ) ) # ( !\imem~183_combout  & ( !\imem~35_combout  & ( (!\PC[3]~DUPLICATE_q  & (((\PC[7]~DUPLICATE_q  & \imem~37_combout )))) # 
// (\PC[3]~DUPLICATE_q  & (\imem~36_combout  & (!\PC[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\imem~36_combout ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\imem~37_combout ),
	.datae(!\imem~183_combout ),
	.dataf(!\imem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( PC[8] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q  & ((\PC[7]~DUPLICATE_q ))))) ) ) ) # ( PC[8] & ( !\PC[6]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & 
// ((!\PC[5]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h000050040000404C;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( PC[8] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !PC[8] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & 
// ((!\PC[7]~DUPLICATE_q ) # ((!\PC[4]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( PC[8] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ) ) ) ) # ( !PC[8] & ( !\PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'hCCCCAA00CCC82A20;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \imem~184 (
// Equation(s):
// \imem~184_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & ((!PC[8] & (\PC[7]~DUPLICATE_q )) # (PC[8] & (!\PC[7]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (PC[8] & 
// (!\PC[7]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[8] & (!\PC[7]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[8]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~184 .extended_lut = "off";
defparam \imem~184 .lut_mask = 64'h0000400404040602;
defparam \imem~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N30
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( \PC[8]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[5] & (\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q ))) ) ) ) # ( \PC[8]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[5] & ((!\PC[4]~DUPLICATE_q  & 
// (!\PC[3]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[8]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[5] & (!\PC[7]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ 
// (!\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[8]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h1400144000000200;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( \PC[2]~DUPLICATE_q  & ( \imem~21_combout  & ( (!PC[9]) # (\imem~184_combout ) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \imem~21_combout  & ( (!PC[9] & (\imem~25_combout )) # (PC[9] & ((\imem~26_combout ))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( 
// !\imem~21_combout  & ( (PC[9] & \imem~184_combout ) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\imem~21_combout  & ( (!PC[9] & (\imem~25_combout )) # (PC[9] & ((\imem~26_combout ))) ) ) )

	.dataa(!\imem~25_combout ),
	.datab(!\imem~26_combout ),
	.datac(!PC[9]),
	.datad(!\imem~184_combout ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\imem~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'h5353000F5353F0FF;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N57
cyclonev_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = ( \imem~27_combout  & ( !\imem~0_combout  ) ) # ( !\imem~27_combout  & ( (!\imem~0_combout ) # (!\imem~38_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(!\imem~38_combout ),
	.datae(gnd),
	.dataf(!\imem~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1 .extended_lut = "off";
defparam \Decoder1~1 .lut_mask = 64'hFFF0FFF0F0F0F0F0;
defparam \Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N42
cyclonev_lcell_comb \dobranch_A~0 (
// Equation(s):
// \dobranch_A~0_combout  = ( \Decoder1~1_combout  & ( (!\always10~0_combout  & (!\imem~182_combout  & \imem~18_combout )) ) )

	.dataa(gnd),
	.datab(!\always10~0_combout ),
	.datac(!\imem~182_combout ),
	.datad(!\imem~18_combout ),
	.datae(gnd),
	.dataf(!\Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dobranch_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dobranch_A~0 .extended_lut = "off";
defparam \dobranch_A~0 .lut_mask = 64'h0000000000C000C0;
defparam \dobranch_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N54
cyclonev_lcell_comb \imem~173 (
// Equation(s):
// \imem~173_combout  = ( PC[9] & ( PC[6] & ( ((PC[5] & ((!\PC[4]~DUPLICATE_q ) # (!PC[3])))) # (\PC[8]~DUPLICATE_q ) ) ) ) # ( !PC[9] & ( PC[6] & ( !\PC[8]~DUPLICATE_q  ) ) ) # ( PC[9] & ( !PC[6] & ( \PC[8]~DUPLICATE_q  ) ) ) # ( !PC[9] & ( !PC[6] & ( 
// (!\PC[8]~DUPLICATE_q ) # ((!PC[5]) # ((\PC[4]~DUPLICATE_q  & PC[3]))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[9]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~173 .extended_lut = "off";
defparam \imem~173 .lut_mask = 64'hEEEF5555AAAA7775;
defparam \imem~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N37
dffeas \PC[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N48
cyclonev_lcell_comb \imem~95 (
// Equation(s):
// \imem~95_combout  = ( PC[5] & ( PC[6] & ( (!\PC[8]~DUPLICATE_q  & (!\PC[9]~DUPLICATE_q )) # (\PC[8]~DUPLICATE_q  & ((!\PC[9]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( !PC[5] & ( PC[6] & ( (!\PC[9]~DUPLICATE_q ) # 
// ((\PC[8]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) ) ) ) # ( PC[5] & ( !PC[6] & ( (!\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (\PC[8]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((!\PC[9]~DUPLICATE_q ))))) # (\PC[4]~DUPLICATE_q  & 
// (!\PC[9]~DUPLICATE_q  & (!\PC[8]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( !PC[6] & ( (\PC[8]~DUPLICATE_q  & ((!\PC[9]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))) # (\PC[9]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & 
// \PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~95 .extended_lut = "off";
defparam \imem~95 .lut_mask = 64'h044554C8CDCC9DCD;
defparam \imem~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N24
cyclonev_lcell_comb \imem~96 (
// Equation(s):
// \imem~96_combout  = ( PC[5] & ( PC[6] & ( (!\PC[9]~DUPLICATE_q ) # (((\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) # (\PC[8]~DUPLICATE_q )) ) ) ) # ( !PC[5] & ( PC[6] & ( (!\PC[3]~DUPLICATE_q ) # (!\PC[9]~DUPLICATE_q  $ (\PC[8]~DUPLICATE_q )) ) ) ) # ( 
// PC[5] & ( !PC[6] & ( (!\PC[9]~DUPLICATE_q  & ((!\PC[8]~DUPLICATE_q ) # (!\PC[4]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )))) # (\PC[9]~DUPLICATE_q  & (((!\PC[3]~DUPLICATE_q ) # (\PC[8]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( !PC[6] & ( (!\PC[9]~DUPLICATE_q ) # 
// ((!\PC[3]~DUPLICATE_q ) # (\PC[8]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~96 .extended_lut = "off";
defparam \imem~96 .lut_mask = 64'hFFCFF7CBFFC3DFCF;
defparam \imem~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N12
cyclonev_lcell_comb \imem~94 (
// Equation(s):
// \imem~94_combout  = ( PC[5] & ( PC[6] & ( (!\PC[8]~DUPLICATE_q  & ((!\PC[9]~DUPLICATE_q ) # (!\PC[3]~DUPLICATE_q ))) # (\PC[8]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # (\PC[9]~DUPLICATE_q ))) ) ) ) # ( !PC[5] & ( PC[6] & ( (!\PC[8]~DUPLICATE_q ) # 
// ((\PC[9]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )) ) ) ) # ( PC[5] & ( !PC[6] & ( (!\PC[3]~DUPLICATE_q  & (!\PC[8]~DUPLICATE_q  $ (((!\PC[9]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q ))))) # (\PC[3]~DUPLICATE_q  & ((!\PC[8]~DUPLICATE_q ) # (!\PC[9]~DUPLICATE_q  $ 
// (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( !PC[6] & ( (!\PC[8]~DUPLICATE_q  & (\PC[9]~DUPLICATE_q )) # (\PC[8]~DUPLICATE_q  & ((!\PC[9]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (\PC[3]~DUPLICATE_q ))) # (\PC[9]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & 
// !\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[9]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~94 .extended_lut = "off";
defparam \imem~94 .lut_mask = 64'h63266ABEBABABBDD;
defparam \imem~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N30
cyclonev_lcell_comb \imem~97 (
// Equation(s):
// \imem~97_combout  = ( \imem~96_combout  & ( \imem~94_combout  & ( (!\PC[2]~DUPLICATE_q ) # ((!\PC[7]~DUPLICATE_q  & ((\imem~95_combout ))) # (\PC[7]~DUPLICATE_q  & (\imem~173_combout ))) ) ) ) # ( !\imem~96_combout  & ( \imem~94_combout  & ( 
// (!\PC[7]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # ((\imem~95_combout )))) # (\PC[7]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (\imem~173_combout ))) ) ) ) # ( \imem~96_combout  & ( !\imem~94_combout  & ( (!\PC[7]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & 
// ((\imem~95_combout )))) # (\PC[7]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # ((\imem~173_combout )))) ) ) ) # ( !\imem~96_combout  & ( !\imem~94_combout  & ( (\PC[2]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & ((\imem~95_combout ))) # (\PC[7]~DUPLICATE_q  & 
// (\imem~173_combout )))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\imem~173_combout ),
	.datad(!\imem~95_combout ),
	.datae(!\imem~96_combout ),
	.dataf(!\imem~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~97 .extended_lut = "off";
defparam \imem~97 .lut_mask = 64'h0123456789ABCDEF;
defparam \imem~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N21
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( \imem~27_combout  & ( \imem~97_combout  & ( (!\imem~38_combout ) # (!\imem~0_combout ) ) ) ) # ( !\imem~27_combout  & ( \imem~97_combout  & ( (!\imem~0_combout ) # (!\imem~17_combout ) ) ) ) # ( \imem~27_combout  & ( 
// !\imem~97_combout  & ( (!\imem~38_combout ) # (!\imem~0_combout ) ) ) ) # ( !\imem~27_combout  & ( !\imem~97_combout  & ( (!\imem~0_combout ) # ((\imem~38_combout  & !\imem~17_combout )) ) ) )

	.dataa(!\imem~38_combout ),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(!\imem~17_combout ),
	.datae(!\imem~27_combout ),
	.dataf(!\imem~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'hF5F0FAFAFFF0FAFA;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[7] & ( (\PC[8]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (PC[6]))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( PC[7] & ( (\PC[8]~DUPLICATE_q  & (PC[6] & ((\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( 
// !\PC[5]~DUPLICATE_q  & ( !PC[7] & ( (\PC[4]~DUPLICATE_q  & (\PC[8]~DUPLICATE_q  & ((!PC[6]) # (!\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h1110000001033303;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( PC[8] & ( \PC[4]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[8] & ( \PC[4]~DUPLICATE_q  & ( 
// (\PC[6]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ))) ) ) ) # ( PC[8] & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (((!\PC[5]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q ))))) ) ) ) # ( !PC[8] 
// & ( !\PC[4]~DUPLICATE_q  & ( (\PC[6]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h00013090000110A0;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( PC[8] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !PC[8] & ( \PC[6]~DUPLICATE_q  & ( 
// (!\PC[7]~DUPLICATE_q ) # ((!\PC[5]~DUPLICATE_q ) # ((!\PC[3]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( PC[8] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ) ) ) ) # ( !PC[8] & ( !\PC[6]~DUPLICATE_q  ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'hFFFFAA00FFEA2AA0;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( \imem~20_combout  & ( \imem~21_combout  & ( (!PC[9] & (((\PC[2]~DUPLICATE_q )) # (\imem~19_combout ))) # (PC[9] & (((!\PC[2]~DUPLICATE_q ) # (\imem~22_combout )))) ) ) ) # ( !\imem~20_combout  & ( \imem~21_combout  & ( (!PC[9] & 
// (((\PC[2]~DUPLICATE_q )) # (\imem~19_combout ))) # (PC[9] & (((\PC[2]~DUPLICATE_q  & \imem~22_combout )))) ) ) ) # ( \imem~20_combout  & ( !\imem~21_combout  & ( (!PC[9] & (\imem~19_combout  & (!\PC[2]~DUPLICATE_q ))) # (PC[9] & (((!\PC[2]~DUPLICATE_q ) # 
// (\imem~22_combout )))) ) ) ) # ( !\imem~20_combout  & ( !\imem~21_combout  & ( (!PC[9] & (\imem~19_combout  & (!\PC[2]~DUPLICATE_q ))) # (PC[9] & (((\PC[2]~DUPLICATE_q  & \imem~22_combout )))) ) ) )

	.dataa(!\imem~19_combout ),
	.datab(!PC[9]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\imem~22_combout ),
	.datae(!\imem~20_combout ),
	.dataf(!\imem~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h404370734C4F7C7F;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( \imem~23_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N0
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( PC[8] & ( \PC[6]~DUPLICATE_q  & ( (PC[9] & (!\PC[7]~DUPLICATE_q  & (PC[5] & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( PC[8] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & (\PC[7]~DUPLICATE_q  & (PC[5] & !\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h0000020000000400;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N15
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & (\PC[7]~DUPLICATE_q  & ((PC[8])))) # (PC[9] & (!PC[8] & ((!\PC[7]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q )))) ) ) # ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & !PC[8]) ) )

	.dataa(!PC[9]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'h5500550054225422;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N18
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( PC[8] & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & (!\PC[7]~DUPLICATE_q  & (PC[5] & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( PC[8] & ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & (!\PC[7]~DUPLICATE_q  & (!PC[5] & !\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h0000400000000800;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N6
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( PC[8] & ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & (!\PC[7]~DUPLICATE_q  & (PC[5] & \PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'h0000000400000000;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N24
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( \PC[3]~DUPLICATE_q  & ( \imem~30_combout  & ( (!\PC[2]~DUPLICATE_q  & (\imem~31_combout )) # (\PC[2]~DUPLICATE_q  & ((\imem~32_combout ))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \imem~30_combout  & ( (\PC[2]~DUPLICATE_q ) # 
// (\imem~29_combout ) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\imem~30_combout  & ( (!\PC[2]~DUPLICATE_q  & (\imem~31_combout )) # (\PC[2]~DUPLICATE_q  & ((\imem~32_combout ))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\imem~30_combout  & ( (\imem~29_combout  & 
// !\PC[2]~DUPLICATE_q ) ) ) )

	.dataa(!\imem~29_combout ),
	.datab(!\imem~31_combout ),
	.datac(!\imem~32_combout ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'h5500330F55FF330F;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N12
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( \imem~33_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N14
dffeas \PC[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N6
cyclonev_lcell_comb \Decoder1~2 (
// Equation(s):
// \Decoder1~2_combout  = ( !\imem~24_combout  & ( (!\imem~34_combout  & (\imem~18_combout  & (\Decoder1~1_combout  & \imem~182_combout ))) ) )

	.dataa(!\imem~34_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\Decoder1~1_combout ),
	.datad(!\imem~182_combout ),
	.datae(gnd),
	.dataf(!\imem~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~2 .extended_lut = "off";
defparam \Decoder1~2 .lut_mask = 64'h0002000200000000;
defparam \Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N33
cyclonev_lcell_comb \isjump_D~0 (
// Equation(s):
// \isjump_D~0_combout  = ( \Decoder1~2_combout  & ( !\always10~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isjump_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isjump_D~0 .extended_lut = "off";
defparam \isjump_D~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \isjump_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N36
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \PC[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~114  ))
// \Add0~6  = CARRY(( \PC[14]~DUPLICATE_q  ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N39
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \PC[15]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \PC[15]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N50
dffeas \PC[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N56
dffeas \PC[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N54
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( !PC[9] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (!PC[3] & PC[5])) # (\PC[4]~DUPLICATE_q  & (PC[3] & !PC[5])))) ) ) ) # ( !PC[9] & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!PC[3] $ 
// ((!\PC[6]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & (!PC[3] & ((PC[5]) # (\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[9]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h2C6C000010800000;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N42
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( PC[9] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & ((!PC[3] & ((PC[5]))) # (PC[3] & (\PC[6]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & (PC[3])) # (\PC[6]~DUPLICATE_q  & ((!PC[5]))))) ) ) ) # ( !PC[9] & 
// ( \PC[2]~DUPLICATE_q  & ( (!PC[5] & ((!PC[3] $ (\PC[6]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q ))) # (PC[5] & (!\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (!PC[3])))) ) ) ) # ( PC[9] & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & 
// (((\PC[6]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & ((!PC[5]) # ((!PC[3] & \PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[9] & ( !\PC[2]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & ((!PC[3] & ((!PC[5]))) # (PC[3] & (!\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[9]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'h54105F0ED760179A;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N36
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( !PC[9] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (PC[5] & (!PC[3] $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[9] & ( !\PC[2]~DUPLICATE_q  & ( !PC[3] ) ) ) # ( !PC[9] & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (PC[3] 
// & PC[5])) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[9]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h0022CCCC00280000;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N48
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( PC[9] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & PC[5])) ) ) ) # ( PC[9] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[3] & ((!\PC[4]~DUPLICATE_q ) # ((!\PC[6]~DUPLICATE_q ) # (!PC[5])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[9]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'h0000CCC80000000A;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N0
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( \imem~53_combout  & ( \imem~55_combout  & ( (!PC[8]) # ((!\PC[7]~DUPLICATE_q  & ((\imem~54_combout ))) # (\PC[7]~DUPLICATE_q  & (\imem~56_combout ))) ) ) ) # ( !\imem~53_combout  & ( \imem~55_combout  & ( (!PC[8] & 
// (\PC[7]~DUPLICATE_q )) # (PC[8] & ((!\PC[7]~DUPLICATE_q  & ((\imem~54_combout ))) # (\PC[7]~DUPLICATE_q  & (\imem~56_combout )))) ) ) ) # ( \imem~53_combout  & ( !\imem~55_combout  & ( (!PC[8] & (!\PC[7]~DUPLICATE_q )) # (PC[8] & ((!\PC[7]~DUPLICATE_q  & 
// ((\imem~54_combout ))) # (\PC[7]~DUPLICATE_q  & (\imem~56_combout )))) ) ) ) # ( !\imem~53_combout  & ( !\imem~55_combout  & ( (PC[8] & ((!\PC[7]~DUPLICATE_q  & ((\imem~54_combout ))) # (\PC[7]~DUPLICATE_q  & (\imem~56_combout )))) ) ) )

	.dataa(!PC[8]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~56_combout ),
	.datad(!\imem~54_combout ),
	.datae(!\imem~53_combout ),
	.dataf(!\imem~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'h014589CD2367ABEF;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N24
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( PC[10] ) + ( GND ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( PC[10] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N27
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( PC[11] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \imem~106 (
// Equation(s):
// \imem~106_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[6] & ( (!\PC[8]~DUPLICATE_q  & (!PC[9])) # (\PC[8]~DUPLICATE_q  & (((\PC[4]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[6] & ( (!PC[9] & (((!\PC[8]~DUPLICATE_q )))) # 
// (PC[9] & (\PC[4]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & \PC[8]~DUPLICATE_q ))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[6] & ( (\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  & ((\PC[8]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & (!PC[9] & !\PC[8]~DUPLICATE_q )))) 
// ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !PC[6] & ( (\PC[5]~DUPLICATE_q  & ((!PC[9] & (\PC[4]~DUPLICATE_q )) # (PC[9] & (!\PC[4]~DUPLICATE_q  & \PC[8]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~106 .extended_lut = "off";
defparam \imem~106 .lut_mask = 64'h02060230AA01AA03;
defparam \imem~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \imem~108 (
// Equation(s):
// \imem~108_combout  = ( PC[9] & ( PC[6] & ( \PC[8]~DUPLICATE_q  ) ) ) # ( !PC[9] & ( PC[6] & ( !\PC[8]~DUPLICATE_q  ) ) ) # ( PC[9] & ( !PC[6] & ( \PC[8]~DUPLICATE_q  ) ) ) # ( !PC[9] & ( !PC[6] & ( (!\PC[8]~DUPLICATE_q ) # ((!\PC[5]~DUPLICATE_q  & 
// (\PC[2]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~108 .extended_lut = "off";
defparam \imem~108 .lut_mask = 64'hDCCE3333CCCC3333;
defparam \imem~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \imem~107 (
// Equation(s):
// \imem~107_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[6] & ( (!PC[9]) # ((!\PC[4]~DUPLICATE_q ) # ((!\PC[5]~DUPLICATE_q ) # (\PC[8]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[6] & ( (!PC[9] & ((!\PC[8]~DUPLICATE_q ) # ((!\PC[4]~DUPLICATE_q  & 
// !\PC[5]~DUPLICATE_q )))) # (PC[9] & (((\PC[8]~DUPLICATE_q )))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[8]~DUPLICATE_q ) # (PC[9]) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !PC[6] & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q ) # (!\PC[8]~DUPLICATE_q ))) # 
// (PC[9] & ((\PC[8]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~107 .extended_lut = "off";
defparam \imem~107 .lut_mask = 64'hAAF5FF55AAD5FEFF;
defparam \imem~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \imem~105 (
// Equation(s):
// \imem~105_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[6] & ( (!\PC[8]~DUPLICATE_q ) # ((\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (PC[9])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[6] & ( (!PC[9] & (((!\PC[8]~DUPLICATE_q )))) # (PC[9] & 
// (\PC[8]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q )))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[6] & ( (!PC[9] & (!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & \PC[8]~DUPLICATE_q ))) # (PC[9] & (((!\PC[8]~DUPLICATE_q )))) ) ) ) # ( 
// !\PC[2]~DUPLICATE_q  & ( !PC[6] & ( (\PC[4]~DUPLICATE_q  & ((!PC[9] & (\PC[5]~DUPLICATE_q  & !\PC[8]~DUPLICATE_q )) # (PC[9] & (!\PC[5]~DUPLICATE_q  & \PC[8]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~105 .extended_lut = "off";
defparam \imem~105 .lut_mask = 64'h02105580AA45FF31;
defparam \imem~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \imem~109 (
// Equation(s):
// \imem~109_combout  = ( \imem~107_combout  & ( \imem~105_combout  & ( (!\PC[3]~DUPLICATE_q ) # ((!\PC[7]~DUPLICATE_q  & (\imem~106_combout )) # (\PC[7]~DUPLICATE_q  & ((\imem~108_combout )))) ) ) ) # ( !\imem~107_combout  & ( \imem~105_combout  & ( 
// (!\PC[3]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & (\imem~106_combout )) # (\PC[7]~DUPLICATE_q  & ((\imem~108_combout ))))) ) ) ) # ( \imem~107_combout  & ( !\imem~105_combout  & ( (!\PC[3]~DUPLICATE_q  & 
// (\PC[7]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & (\imem~106_combout )) # (\PC[7]~DUPLICATE_q  & ((\imem~108_combout ))))) ) ) ) # ( !\imem~107_combout  & ( !\imem~105_combout  & ( (\PC[3]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & 
// (\imem~106_combout )) # (\PC[7]~DUPLICATE_q  & ((\imem~108_combout ))))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~106_combout ),
	.datad(!\imem~108_combout ),
	.datae(!\imem~107_combout ),
	.dataf(!\imem~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~109 .extended_lut = "off";
defparam \imem~109 .lut_mask = 64'h041526378C9DAEBF;
defparam \imem~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N9
cyclonev_lcell_comb \imem~146 (
// Equation(s):
// \imem~146_combout  = ( \imem~52_combout  & ( \imem~109_combout  ) ) # ( !\imem~52_combout  & ( \imem~109_combout  ) ) # ( !\imem~52_combout  & ( !\imem~109_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~52_combout ),
	.dataf(!\imem~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~146 .extended_lut = "off";
defparam \imem~146 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \imem~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N42
cyclonev_lcell_comb \imem~78 (
// Equation(s):
// \imem~78_combout  = ( \PC[4]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!PC[9] & (!PC[6] & \PC[5]~DUPLICATE_q ))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!PC[6]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~78 .extended_lut = "off";
defparam \imem~78 .lut_mask = 64'h0000000000800080;
defparam \imem~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N48
cyclonev_lcell_comb \imem~79 (
// Equation(s):
// \imem~79_combout  = ( PC[9] & ( \PC[2]~DUPLICATE_q  & ( (PC[6] & (\PC[5]~DUPLICATE_q  & (!PC[3] & !\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[6]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~79 .extended_lut = "off";
defparam \imem~79 .lut_mask = 64'h0000000000001000;
defparam \imem~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N54
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( PC[9] & ( \PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & ((!PC[6] & (!\PC[4]~DUPLICATE_q  & PC[3])) # (PC[6] & ((!PC[3]))))) ) ) ) # ( !PC[9] & ( \PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (!PC[6] & 
// !PC[3])) # (\PC[4]~DUPLICATE_q  & ((PC[3]))))) ) ) ) # ( PC[9] & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!PC[3] & (!\PC[4]~DUPLICATE_q  $ (!PC[6])))) # (\PC[2]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (!PC[6] $ (!PC[3])))) ) ) ) # ( !PC[9] & ( 
// !\PC[5]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!PC[3] & (!\PC[2]~DUPLICATE_q  $ (PC[6])))) # (\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (!PC[6] $ (!PC[3])))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[3]),
	.datae(!PC[9]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'h8510291080220A80;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N30
cyclonev_lcell_comb \imem~81 (
// Equation(s):
// \imem~81_combout  = ( !PC[9] & ( \PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (!PC[6] & PC[3]))) ) ) ) # ( !PC[9] & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & ((!PC[3])))) # (\PC[2]~DUPLICATE_q  & 
// (!PC[6] & ((!\PC[4]~DUPLICATE_q ) # (PC[3])))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[3]),
	.datae(!PC[9]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~81 .extended_lut = "off";
defparam \imem~81 .lut_mask = 64'hC850000000800000;
defparam \imem~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N36
cyclonev_lcell_comb \imem~82 (
// Equation(s):
// \imem~82_combout  = ( \imem~80_combout  & ( \imem~81_combout  & ( ((!\PC[7]~DUPLICATE_q  & (\imem~78_combout )) # (\PC[7]~DUPLICATE_q  & ((\imem~79_combout )))) # (PC[8]) ) ) ) # ( !\imem~80_combout  & ( \imem~81_combout  & ( (!\PC[7]~DUPLICATE_q  & 
// (\imem~78_combout  & ((!PC[8])))) # (\PC[7]~DUPLICATE_q  & (((PC[8]) # (\imem~79_combout )))) ) ) ) # ( \imem~80_combout  & ( !\imem~81_combout  & ( (!\PC[7]~DUPLICATE_q  & (((PC[8])) # (\imem~78_combout ))) # (\PC[7]~DUPLICATE_q  & (((\imem~79_combout  & 
// !PC[8])))) ) ) ) # ( !\imem~80_combout  & ( !\imem~81_combout  & ( (!PC[8] & ((!\PC[7]~DUPLICATE_q  & (\imem~78_combout )) # (\PC[7]~DUPLICATE_q  & ((\imem~79_combout ))))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\imem~78_combout ),
	.datac(!\imem~79_combout ),
	.datad(!PC[8]),
	.datae(!\imem~80_combout ),
	.dataf(!\imem~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~82 .extended_lut = "off";
defparam \imem~82 .lut_mask = 64'h270027AA275527FF;
defparam \imem~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N3
cyclonev_lcell_comb \imem~145 (
// Equation(s):
// \imem~145_combout  = ( \imem~82_combout  & ( \imem~52_combout  ) )

	.dataa(gnd),
	.datab(!\imem~52_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~145 .extended_lut = "off";
defparam \imem~145 .lut_mask = 64'h0000000033333333;
defparam \imem~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N30
cyclonev_lcell_comb \imem~85 (
// Equation(s):
// \imem~85_combout  = ( \PC[9]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  ) ) # ( !\PC[9]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (!PC[5] & (!\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q ))) ) ) ) # ( \PC[9]~DUPLICATE_q  & ( 
// !\PC[8]~DUPLICATE_q  & ( (PC[5] & (!\PC[3]~DUPLICATE_q  & \PC[2]~DUPLICATE_q )) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( !\PC[8]~DUPLICATE_q  ) )

	.dataa(!PC[5]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~85 .extended_lut = "off";
defparam \imem~85 .lut_mask = 64'hFFFF00448000FFFF;
defparam \imem~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N42
cyclonev_lcell_comb \imem~175 (
// Equation(s):
// \imem~175_combout  = ( \PC[9]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (PC[5] & \PC[3]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (!PC[5] & (!\PC[2]~DUPLICATE_q  $ (\PC[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\PC[9]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (!PC[5] & !\PC[3]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (!PC[5])))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( 
// !\PC[8]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (PC[5] & ((!\PC[2]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~175 .extended_lut = "off";
defparam \imem~175 .lut_mask = 64'h0405000020144012;
defparam \imem~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N6
cyclonev_lcell_comb \imem~174 (
// Equation(s):
// \imem~174_combout  = ( \PC[9]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (!PC[5] & (!\PC[4]~DUPLICATE_q  $ (!\PC[2]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )))) # (PC[5] & (((!\PC[2]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( 
// !\PC[9]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (!PC[5])))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( !\PC[8]~DUPLICATE_q  ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~174 .extended_lut = "off";
defparam \imem~174 .lut_mask = 64'hFFFF000014009D65;
defparam \imem~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N30
cyclonev_lcell_comb \imem~84 (
// Equation(s):
// \imem~84_combout  = ( PC[9] & ( \PC[8]~DUPLICATE_q  ) ) # ( !PC[9] & ( \PC[8]~DUPLICATE_q  & ( (PC[3] & ((!\PC[2]~DUPLICATE_q  & (PC[5] & !\PC[4]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & (!PC[5] & \PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[9] & ( 
// !\PC[8]~DUPLICATE_q  ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!PC[3]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~84 .extended_lut = "off";
defparam \imem~84 .lut_mask = 64'hFFFF00000204FFFF;
defparam \imem~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N36
cyclonev_lcell_comb \imem~86 (
// Equation(s):
// \imem~86_combout  = ( \PC[7]~DUPLICATE_q  & ( \imem~84_combout  & ( (!PC[6]) # (\imem~85_combout ) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \imem~84_combout  & ( (!PC[6] & (\imem~175_combout )) # (PC[6] & ((\imem~174_combout ))) ) ) ) # ( \PC[7]~DUPLICATE_q  & 
// ( !\imem~84_combout  & ( (\imem~85_combout  & PC[6]) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\imem~84_combout  & ( (!PC[6] & (\imem~175_combout )) # (PC[6] & ((\imem~174_combout ))) ) ) )

	.dataa(!\imem~85_combout ),
	.datab(!\imem~175_combout ),
	.datac(!PC[6]),
	.datad(!\imem~174_combout ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\imem~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~86 .extended_lut = "off";
defparam \imem~86 .lut_mask = 64'h303F0505303FF5F5;
defparam \imem~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N0
cyclonev_lcell_comb \imem~144 (
// Equation(s):
// \imem~144_combout  = ( \imem~86_combout  & ( \imem~52_combout  ) ) # ( \imem~86_combout  & ( !\imem~52_combout  ) ) # ( !\imem~86_combout  & ( !\imem~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~86_combout ),
	.dataf(!\imem~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~144 .extended_lut = "off";
defparam \imem~144 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \imem~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N0
cyclonev_lcell_comb \imem~102 (
// Equation(s):
// \imem~102_combout  = ( !PC[9] & ( PC[6] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )) ) ) ) # ( !PC[9] & ( !PC[6] & ( (\PC[3]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & 
// (!\PC[5]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~102 .extended_lut = "off";
defparam \imem~102 .lut_mask = 64'h0026000000880000;
defparam \imem~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N45
cyclonev_lcell_comb \imem~100 (
// Equation(s):
// \imem~100_combout  = ( PC[6] & ( (\PC[2]~DUPLICATE_q  & (PC[9] & (\PC[5]~DUPLICATE_q  & !PC[3]))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~100 .extended_lut = "off";
defparam \imem~100 .lut_mask = 64'h0000000001000100;
defparam \imem~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N54
cyclonev_lcell_comb \imem~101 (
// Equation(s):
// \imem~101_combout  = ( PC[9] & ( PC[6] & ( (!\PC[3]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (((!\PC[5]~DUPLICATE_q  & \PC[4]~DUPLICATE_q ))))) ) ) ) # ( !PC[9] & ( PC[6] & ( (\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ 
// (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( PC[9] & ( !PC[6] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q )))) ) ) ) 
// # ( !PC[9] & ( !PC[6] & ( (!\PC[4]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~101 .extended_lut = "off";
defparam \imem~101 .lut_mask = 64'h800608140600A600;
defparam \imem~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N18
cyclonev_lcell_comb \imem~99 (
// Equation(s):
// \imem~99_combout  = ( !PC[9] & ( \PC[5]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & !PC[6]))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!PC[9]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~99 .extended_lut = "off";
defparam \imem~99 .lut_mask = 64'h0000000002000000;
defparam \imem~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N36
cyclonev_lcell_comb \imem~103 (
// Equation(s):
// \imem~103_combout  = ( \imem~101_combout  & ( \imem~99_combout  & ( (!\PC[7]~DUPLICATE_q ) # ((!PC[8] & ((\imem~100_combout ))) # (PC[8] & (\imem~102_combout ))) ) ) ) # ( !\imem~101_combout  & ( \imem~99_combout  & ( (!\PC[7]~DUPLICATE_q  & (((!PC[8])))) 
// # (\PC[7]~DUPLICATE_q  & ((!PC[8] & ((\imem~100_combout ))) # (PC[8] & (\imem~102_combout )))) ) ) ) # ( \imem~101_combout  & ( !\imem~99_combout  & ( (!\PC[7]~DUPLICATE_q  & (((PC[8])))) # (\PC[7]~DUPLICATE_q  & ((!PC[8] & ((\imem~100_combout ))) # 
// (PC[8] & (\imem~102_combout )))) ) ) ) # ( !\imem~101_combout  & ( !\imem~99_combout  & ( (\PC[7]~DUPLICATE_q  & ((!PC[8] & ((\imem~100_combout ))) # (PC[8] & (\imem~102_combout )))) ) ) )

	.dataa(!\imem~102_combout ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~100_combout ),
	.datad(!PC[8]),
	.datae(!\imem~101_combout ),
	.dataf(!\imem~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~103 .extended_lut = "off";
defparam \imem~103 .lut_mask = 64'h031103DDCF11CFDD;
defparam \imem~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N24
cyclonev_lcell_comb \imem~143 (
// Equation(s):
// \imem~143_combout  = ( \imem~103_combout  & ( \imem~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~103_combout ),
	.dataf(!\imem~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~143 .extended_lut = "off";
defparam \imem~143 .lut_mask = 64'h000000000000FFFF;
defparam \imem~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N54
cyclonev_lcell_comb \imem~147 (
// Equation(s):
// \imem~147_combout  = ( \imem~52_combout  & ( \imem~97_combout  ) ) # ( !\imem~52_combout  & ( \imem~97_combout  ) ) # ( !\imem~52_combout  & ( !\imem~97_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~52_combout ),
	.dataf(!\imem~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~147 .extended_lut = "off";
defparam \imem~147 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \imem~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N36
cyclonev_lcell_comb \imem~91 (
// Equation(s):
// \imem~91_combout  = ( PC[9] & ( PC[6] & ( (!\PC[7]~DUPLICATE_q  & (!PC[5] & (\PC[4]~DUPLICATE_q  & !PC[3]))) ) ) ) # ( !PC[9] & ( PC[6] & ( (!\PC[7]~DUPLICATE_q  & (!PC[5] & (\PC[4]~DUPLICATE_q  & !PC[3]))) ) ) ) # ( PC[9] & ( !PC[6] & ( 
// (!\PC[7]~DUPLICATE_q  & (!PC[5] & (\PC[4]~DUPLICATE_q  & PC[3]))) ) ) ) # ( !PC[9] & ( !PC[6] & ( (!PC[5] & ((!\PC[4]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & !PC[3])) # (\PC[4]~DUPLICATE_q  & ((PC[3]))))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[9]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~91 .extended_lut = "off";
defparam \imem~91 .lut_mask = 64'h800C000808000800;
defparam \imem~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \imem~88 (
// Equation(s):
// \imem~88_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[6] & ( (PC[9] & (PC[5] & (\PC[4]~DUPLICATE_q  & !PC[3]))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[6] & ( (PC[9] & (PC[5] & PC[3])) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[6] & ( (PC[9] & (!PC[5] & PC[3])) ) ) ) 
// # ( !\PC[7]~DUPLICATE_q  & ( !PC[6] & ( (PC[3] & ((!PC[9] & (PC[5] & \PC[4]~DUPLICATE_q )) # (PC[9] & (!PC[5])))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88 .extended_lut = "off";
defparam \imem~88 .lut_mask = 64'h0046004400110100;
defparam \imem~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \imem~89 (
// Equation(s):
// \imem~89_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[6] & ( (!PC[9] & ((!PC[5] & (!\PC[4]~DUPLICATE_q  & !PC[3])) # (PC[5] & ((PC[3]))))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[6] & ( (!PC[3] & ((!\PC[4]~DUPLICATE_q  & (PC[9])) # (\PC[4]~DUPLICATE_q  & 
// ((PC[5]))))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[6] & ( (!PC[9] & (PC[5] & (!\PC[4]~DUPLICATE_q  & PC[3]))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !PC[6] & ( (!PC[5] & (PC[9] & (\PC[4]~DUPLICATE_q  & !PC[3]))) # (PC[5] & (PC[3] & (!PC[9] $ 
// (!\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89 .extended_lut = "off";
defparam \imem~89 .lut_mask = 64'h0412002053008022;
defparam \imem~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N15
cyclonev_lcell_comb \imem~90 (
// Equation(s):
// \imem~90_combout  = ( PC[7] & ( PC[6] & ( (PC[5] & (PC[9] & (!\PC[4]~DUPLICATE_q  & !PC[3]))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[9]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[7]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~90 .extended_lut = "off";
defparam \imem~90 .lut_mask = 64'h0000000000001000;
defparam \imem~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \imem~92 (
// Equation(s):
// \imem~92_combout  = ( \imem~89_combout  & ( \imem~90_combout  & ( (!\PC[8]~DUPLICATE_q  & (((\PC[2]~DUPLICATE_q ) # (\imem~88_combout )))) # (\PC[8]~DUPLICATE_q  & (((!\PC[2]~DUPLICATE_q )) # (\imem~91_combout ))) ) ) ) # ( !\imem~89_combout  & ( 
// \imem~90_combout  & ( (!\PC[8]~DUPLICATE_q  & (((\PC[2]~DUPLICATE_q ) # (\imem~88_combout )))) # (\PC[8]~DUPLICATE_q  & (\imem~91_combout  & ((\PC[2]~DUPLICATE_q )))) ) ) ) # ( \imem~89_combout  & ( !\imem~90_combout  & ( (!\PC[8]~DUPLICATE_q  & 
// (((\imem~88_combout  & !\PC[2]~DUPLICATE_q )))) # (\PC[8]~DUPLICATE_q  & (((!\PC[2]~DUPLICATE_q )) # (\imem~91_combout ))) ) ) ) # ( !\imem~89_combout  & ( !\imem~90_combout  & ( (!\PC[8]~DUPLICATE_q  & (((\imem~88_combout  & !\PC[2]~DUPLICATE_q )))) # 
// (\PC[8]~DUPLICATE_q  & (\imem~91_combout  & ((\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\imem~91_combout ),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!\imem~88_combout ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\imem~89_combout ),
	.dataf(!\imem~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~92 .extended_lut = "off";
defparam \imem~92 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \imem~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N0
cyclonev_lcell_comb \imem~141 (
// Equation(s):
// \imem~141_combout  = ( \imem~92_combout  & ( \imem~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~92_combout ),
	.dataf(!\imem~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~141 .extended_lut = "off";
defparam \imem~141 .lut_mask = 64'h000000000000FFFF;
defparam \imem~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N48
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( \PC[3]~DUPLICATE_q  & ( PC[6] & ( (!PC[9] & (((!\PC[8]~DUPLICATE_q )))) # (PC[9] & (PC[5] & ((!\PC[8]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( PC[6] & ( (!PC[9] & (((!\PC[8]~DUPLICATE_q )))) # 
// (PC[9] & (\PC[8]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (PC[5])))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !PC[6] & ( (PC[5] & ((!\PC[8]~DUPLICATE_q ) # ((!PC[9] & \PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[8]~DUPLICATE_q  & 
// (!PC[9] & (!PC[5] $ (\PC[4]~DUPLICATE_q )))) # (\PC[8]~DUPLICATE_q  & (!PC[5] & (!PC[9] $ (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'h82843302AA51BB01;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N30
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( \PC[3]~DUPLICATE_q  & ( PC[6] & ( (!PC[9] & (!PC[5] & \PC[8]~DUPLICATE_q )) # (PC[9] & ((!\PC[8]~DUPLICATE_q ))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( PC[6] & ( !PC[9] $ (!\PC[8]~DUPLICATE_q ) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !PC[6] & 
// ( (!PC[5] & (!PC[9] $ (!\PC[8]~DUPLICATE_q ))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !PC[6] & ( (!PC[9] & (\PC[8]~DUPLICATE_q  & ((\PC[4]~DUPLICATE_q ) # (PC[5])))) # (PC[9] & (((!\PC[8]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'h552A448855AA5588;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N24
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( \PC[3]~DUPLICATE_q  & ( PC[6] & ( (!\PC[8]~DUPLICATE_q  & (!PC[9])) # (\PC[8]~DUPLICATE_q  & ((!PC[5] & (!PC[9] & !\PC[4]~DUPLICATE_q )) # (PC[5] & ((\PC[4]~DUPLICATE_q ))))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( PC[6] & ( 
// (!\PC[8]~DUPLICATE_q ) # ((!PC[5] & ((\PC[4]~DUPLICATE_q ))) # (PC[5] & (PC[9]))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !PC[6] & ( (!PC[9] & (\PC[4]~DUPLICATE_q  & (!PC[5] $ (!\PC[8]~DUPLICATE_q )))) # (PC[9] & (\PC[8]~DUPLICATE_q  & (!PC[5] $ 
// (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !PC[6] & ( (!PC[9] & (!PC[5] & (\PC[4]~DUPLICATE_q  & \PC[8]~DUPLICATE_q ))) # (PC[9] & (((!\PC[8]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'h5508021CFF1DAA83;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N6
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( \PC[3]~DUPLICATE_q  & ( PC[6] & ( !PC[9] $ (\PC[8]~DUPLICATE_q ) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( PC[6] & ( (!PC[9]) # ((!PC[5]) # ((!\PC[4]~DUPLICATE_q ) # (\PC[8]~DUPLICATE_q ))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !PC[6] & ( 
// (!PC[9] & ((!PC[5]) # (!\PC[8]~DUPLICATE_q ))) # (PC[9] & ((\PC[8]~DUPLICATE_q ))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !PC[6] & ( ((!PC[5]) # (!\PC[8]~DUPLICATE_q )) # (PC[9]) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'hFFDDAADDFEFFAA55;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N12
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( PC[7] & ( \imem~67_combout  & ( (!\imem~66_combout ) # (\PC[2]~DUPLICATE_q ) ) ) ) # ( !PC[7] & ( \imem~67_combout  & ( (!\PC[2]~DUPLICATE_q  & (\imem~64_combout )) # (\PC[2]~DUPLICATE_q  & ((\imem~65_combout ))) ) ) ) # ( PC[7] & ( 
// !\imem~67_combout  & ( (!\imem~66_combout  & !\PC[2]~DUPLICATE_q ) ) ) ) # ( !PC[7] & ( !\imem~67_combout  & ( (!\PC[2]~DUPLICATE_q  & (\imem~64_combout )) # (\PC[2]~DUPLICATE_q  & ((\imem~65_combout ))) ) ) )

	.dataa(!\imem~64_combout ),
	.datab(!\imem~66_combout ),
	.datac(!\imem~65_combout ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[7]),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'h550FCC00550FCCFF;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N39
cyclonev_lcell_comb \imem~140 (
// Equation(s):
// \imem~140_combout  = ( \imem~68_combout  ) # ( !\imem~68_combout  & ( !\imem~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~52_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~140 .extended_lut = "off";
defparam \imem~140 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \imem~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( \PC[8]~DUPLICATE_q  & ( PC[6] & ( (!\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (\PC[3]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & 
// ((!\PC[3]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !\PC[8]~DUPLICATE_q  & ( PC[6] ) ) # ( \PC[8]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q 
// ))))) # (\PC[5]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[8]~DUPLICATE_q  & ( !PC[6] & ( (\PC[5]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q ))) # 
// (\PC[2]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[8]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h044162A4FFFF4335;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( \PC[8]~DUPLICATE_q  & ( PC[6] & ( (!\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (\PC[4]~DUPLICATE_q )))) # (\PC[5]~DUPLICATE_q  & (((!\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( 
// !\PC[8]~DUPLICATE_q  & ( PC[6] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )) ) ) ) # ( \PC[8]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & 
// ((!\PC[2]~DUPLICATE_q ))))) # (\PC[3]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[8]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[8]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'h00C0AC1200C0D705;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N48
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( \PC[8]~DUPLICATE_q  & ( PC[6] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )) ) ) ) # ( !\PC[8]~DUPLICATE_q  & ( PC[6] ) ) # ( \PC[8]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  
// & (!\PC[2]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (!\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[8]~DUPLICATE_q  & ( !PC[6] ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[8]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'hFFFF88E0FFFF00C0;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[3] & ( \PC[8]~DUPLICATE_q  ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[3] & ( ((!\PC[2]~DUPLICATE_q  & ((!PC[5]) # (!\PC[6]~DUPLICATE_q )))) # (\PC[8]~DUPLICATE_q ) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[3] & ( 
// ((PC[5] & (\PC[6]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q ))) # (\PC[8]~DUPLICATE_q ) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[3] & ( ((PC[5] & (\PC[6]~DUPLICATE_q  & \PC[2]~DUPLICATE_q ))) # (\PC[8]~DUPLICATE_q ) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'h33373733FB333333;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N36
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( PC[7] & ( \imem~62_combout  & ( (\imem~61_combout ) # (PC[9]) ) ) ) # ( !PC[7] & ( \imem~62_combout  & ( (!PC[9] & (\imem~59_combout )) # (PC[9] & ((\imem~60_combout ))) ) ) ) # ( PC[7] & ( !\imem~62_combout  & ( (!PC[9] & 
// \imem~61_combout ) ) ) ) # ( !PC[7] & ( !\imem~62_combout  & ( (!PC[9] & (\imem~59_combout )) # (PC[9] & ((\imem~60_combout ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\imem~59_combout ),
	.datac(!\imem~60_combout ),
	.datad(!\imem~61_combout ),
	.datae(!PC[7]),
	.dataf(!\imem~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h272700AA272755FF;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N27
cyclonev_lcell_comb \imem~139 (
// Equation(s):
// \imem~139_combout  = ( \imem~63_combout  ) # ( !\imem~63_combout  & ( !\imem~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~52_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~139 .extended_lut = "off";
defparam \imem~139 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \imem~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \imem~176 (
// Equation(s):
// \imem~176_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[6] & ( (!PC[9] & (!PC[3] & (!PC[5] $ (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[6] & ( (!PC[9] & (PC[5] & !PC[3])) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[6] & ( (!PC[9] & (PC[3] & 
// (!PC[5] $ (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[4]~DUPLICATE_q  & (((!PC[5] & PC[3])))) # (\PC[4]~DUPLICATE_q  & ((!PC[9] & ((PC[3]))) # (PC[9] & (!PC[5])))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~176 .extended_lut = "off";
defparam \imem~176 .lut_mask = 64'h04CE008222008200;
defparam \imem~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[6] & ( (PC[9] & (PC[5] & (\PC[4]~DUPLICATE_q  & !PC[3]))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !PC[6] & ( (!PC[9] & (PC[5] & (\PC[4]~DUPLICATE_q  & PC[3]))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'h0002000000000100;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N24
cyclonev_lcell_comb \imem~177 (
// Equation(s):
// \imem~177_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (!PC[9] & (!PC[6] & ((!\PC[4]~DUPLICATE_q ) # (PC[3])))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (!PC[3] & (!PC[9] & (!PC[6] & \PC[4]~DUPLICATE_q ))) ) ) ) # ( 
// \PC[5]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( (!PC[9] & ((!PC[3] & ((!\PC[4]~DUPLICATE_q ))) # (PC[3] & (!PC[6] & \PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & ((!PC[3] & (!PC[9] $ (PC[6]))) 
// # (PC[3] & (!PC[9] & PC[6])))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[9]),
	.datac(!PC[6]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~177 .extended_lut = "off";
defparam \imem~177 .lut_mask = 64'h860088400080C040;
defparam \imem~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N6
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[6] & ( (PC[9] & ((!PC[5] & (\PC[4]~DUPLICATE_q )) # (PC[5] & (!\PC[4]~DUPLICATE_q  & !PC[3])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[6] & ( (PC[9] & (\PC[4]~DUPLICATE_q  & !PC[3])) ) ) ) # ( 
// \PC[7]~DUPLICATE_q  & ( !PC[6] & ( (PC[9] & (!PC[3] & (!PC[5] $ (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !PC[6] & ( (PC[9] & (!PC[3] & (!PC[5] $ (!\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'h1400410005001404;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = ( \imem~177_combout  & ( \imem~75_combout  & ( (!\PC[8]~DUPLICATE_q  & (((\PC[2]~DUPLICATE_q ) # (\imem~74_combout )))) # (\PC[8]~DUPLICATE_q  & (((!\PC[2]~DUPLICATE_q )) # (\imem~176_combout ))) ) ) ) # ( !\imem~177_combout  & ( 
// \imem~75_combout  & ( (!\PC[8]~DUPLICATE_q  & (((\PC[2]~DUPLICATE_q ) # (\imem~74_combout )))) # (\PC[8]~DUPLICATE_q  & (\imem~176_combout  & ((\PC[2]~DUPLICATE_q )))) ) ) ) # ( \imem~177_combout  & ( !\imem~75_combout  & ( (!\PC[8]~DUPLICATE_q  & 
// (((\imem~74_combout  & !\PC[2]~DUPLICATE_q )))) # (\PC[8]~DUPLICATE_q  & (((!\PC[2]~DUPLICATE_q )) # (\imem~176_combout ))) ) ) ) # ( !\imem~177_combout  & ( !\imem~75_combout  & ( (!\PC[8]~DUPLICATE_q  & (((\imem~74_combout  & !\PC[2]~DUPLICATE_q )))) # 
// (\PC[8]~DUPLICATE_q  & (\imem~176_combout  & ((\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\imem~176_combout ),
	.datab(!\imem~74_combout ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\imem~177_combout ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "off";
defparam \imem~76 .lut_mask = 64'h30053F0530F53FF5;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N0
cyclonev_lcell_comb \imem~138 (
// Equation(s):
// \imem~138_combout  = ( \imem~76_combout  & ( \imem~52_combout  ) )

	.dataa(gnd),
	.datab(!\imem~52_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~138 .extended_lut = "off";
defparam \imem~138 .lut_mask = 64'h0000000033333333;
defparam \imem~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N30
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[6] & ( (!PC[9] & (!\PC[2]~DUPLICATE_q  $ (((!\PC[5]~DUPLICATE_q ) # (\PC[7]~DUPLICATE_q ))))) # (PC[9] & (((\PC[7]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[6] & ( 
// (!PC[9] & (!\PC[7]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q )))) # (PC[9] & ((!\PC[5]~DUPLICATE_q  $ (!\PC[2]~DUPLICATE_q )) # (\PC[7]~DUPLICATE_q ))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[6] & ( (!PC[9] & (\PC[5]~DUPLICATE_q  & 
// (!\PC[2]~DUPLICATE_q  $ (\PC[7]~DUPLICATE_q )))) # (PC[9] & (((\PC[5]~DUPLICATE_q  & \PC[2]~DUPLICATE_q )) # (\PC[7]~DUPLICATE_q ))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[5]~DUPLICATE_q  & ((!PC[9] $ (\PC[7]~DUPLICATE_q )))) # 
// (\PC[5]~DUPLICATE_q  & (PC[9] & ((!\PC[2]~DUPLICATE_q ) # (\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'hA40F411FD60F633F;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N24
cyclonev_lcell_comb \imem~178 (
// Equation(s):
// \imem~178_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[6] & ( (!PC[9]) # ((!\PC[7]~DUPLICATE_q ) # ((!\PC[5]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q ))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[6] & ( (!\PC[5]~DUPLICATE_q ) # ((!\PC[2]~DUPLICATE_q ) # ((!PC[9]) # 
// (!\PC[7]~DUPLICATE_q ))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[5]~DUPLICATE_q ) # (((\PC[7]~DUPLICATE_q ) # (PC[9])) # (\PC[2]~DUPLICATE_q )) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[5]~DUPLICATE_q ) # ((\PC[7]~DUPLICATE_q ) # 
// (PC[9])) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~178 .extended_lut = "off";
defparam \imem~178 .lut_mask = 64'hAFFFBFFFFFFEFFF8;
defparam \imem~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N36
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[6] & ( (((!\PC[2]~DUPLICATE_q  & !PC[9])) # (\PC[7]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[6] & ( ((!PC[9] & (!\PC[5]~DUPLICATE_q  $ (\PC[2]~DUPLICATE_q )))) # 
// (\PC[7]~DUPLICATE_q ) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[6] & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q )))) # (PC[9] & (((\PC[7]~DUPLICATE_q )))) ) ) ) # ( 
// !\PC[4]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[9] $ (\PC[7]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  & (PC[9] & \PC[7]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q  & ((\PC[7]~DUPLICATE_q ) # (PC[9]))))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'hC11F604F90FFD5FF;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( PC[9] & ( PC[6] & ( (!\PC[2]~DUPLICATE_q  & (PC[5] & (\PC[4]~DUPLICATE_q  & \PC[7]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & (!PC[5] $ (!\PC[4]~DUPLICATE_q  $ (\PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[9] & ( PC[6] ) ) # ( PC[9] & ( 
// !PC[6] & ( (\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (((\PC[7]~DUPLICATE_q ) # (PC[5]))))) ) ) ) # ( !PC[9] & ( !PC[6] & ( ((!\PC[2]~DUPLICATE_q  & ((\PC[4]~DUPLICATE_q ) # (PC[5]))) # (\PC[2]~DUPLICATE_q  & (!PC[5]))) # (\PC[7]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'h6EFF4105FFFF1443;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N18
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( \imem~72_combout  & ( \imem~70_combout  & ( (!\PC[3]~DUPLICATE_q  & (((!\PC[8]~DUPLICATE_q )) # (\imem~71_combout ))) # (\PC[3]~DUPLICATE_q  & (((\PC[8]~DUPLICATE_q ) # (\imem~178_combout )))) ) ) ) # ( !\imem~72_combout  & ( 
// \imem~70_combout  & ( (!\PC[3]~DUPLICATE_q  & (((!\PC[8]~DUPLICATE_q )) # (\imem~71_combout ))) # (\PC[3]~DUPLICATE_q  & (((\imem~178_combout  & !\PC[8]~DUPLICATE_q )))) ) ) ) # ( \imem~72_combout  & ( !\imem~70_combout  & ( (!\PC[3]~DUPLICATE_q  & 
// (\imem~71_combout  & ((\PC[8]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & (((\PC[8]~DUPLICATE_q ) # (\imem~178_combout )))) ) ) ) # ( !\imem~72_combout  & ( !\imem~70_combout  & ( (!\PC[3]~DUPLICATE_q  & (\imem~71_combout  & ((\PC[8]~DUPLICATE_q )))) # 
// (\PC[3]~DUPLICATE_q  & (((\imem~178_combout  & !\PC[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\imem~71_combout ),
	.datac(!\imem~178_combout ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\imem~72_combout ),
	.dataf(!\imem~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'h05220577AF22AF77;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N0
cyclonev_lcell_comb \imem~142 (
// Equation(s):
// \imem~142_combout  = ( \imem~73_combout  ) # ( !\imem~73_combout  & ( !\imem~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~52_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~142 .extended_lut = "off";
defparam \imem~142 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \imem~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N0
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( (((\imem~142_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add0~41_sumout  ) + ( !VCC ))
// \Add3~42  = CARRY(( (((\imem~142_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add0~41_sumout  ) + ( !VCC ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~142_combout ),
	.datae(gnd),
	.dataf(!\Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N3
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \Add0~25_sumout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~138_combout ))) ) + ( \Add3~42  ))
// \Add3~26  = CARRY(( \Add0~25_sumout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~138_combout ))) ) + ( \Add3~42  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\imem~138_combout ),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N6
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \Add0~29_sumout  ) + ( (((\imem~139_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( \Add0~29_sumout  ) + ( (((\imem~139_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add3~26  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\imem~139_combout ),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h00008000000000FF;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N9
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( (((\imem~140_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add0~33_sumout  ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( (((\imem~140_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add0~33_sumout  ) + ( \Add3~30  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~140_combout ),
	.datae(gnd),
	.dataf(!\Add0~33_sumout ),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N12
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( \Add0~37_sumout  ) + ( (!\PC[15]~DUPLICATE_q  & (!PC[14] & (!PC[13] & \imem~141_combout ))) ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( \Add0~37_sumout  ) + ( (!\PC[15]~DUPLICATE_q  & (!PC[14] & (!PC[13] & \imem~141_combout ))) ) + ( \Add3~34  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\imem~141_combout ),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N15
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( (((\imem~147_combout ) # (PC[13])) # (PC[14])) # (\PC[15]~DUPLICATE_q ) ) + ( \Add0~109_sumout  ) + ( \Add3~38  ))
// \Add3~110  = CARRY(( (((\imem~147_combout ) # (PC[13])) # (PC[14])) # (\PC[15]~DUPLICATE_q ) ) + ( \Add0~109_sumout  ) + ( \Add3~38  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\imem~147_combout ),
	.datae(gnd),
	.dataf(!\Add0~109_sumout ),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N18
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( \Add0~93_sumout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~143_combout ))) ) + ( \Add3~110  ))
// \Add3~94  = CARRY(( \Add0~93_sumout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~143_combout ))) ) + ( \Add3~110  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~93_sumout ),
	.datae(gnd),
	.dataf(!\imem~143_combout ),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N21
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( \Add0~97_sumout  ) + ( (((\imem~144_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add3~94  ))
// \Add3~98  = CARRY(( \Add0~97_sumout  ) + ( (((\imem~144_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add3~94  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~97_sumout ),
	.datae(gnd),
	.dataf(!\imem~144_combout ),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h00008000000000FF;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N24
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~145_combout ))) ) + ( \Add0~101_sumout  ) + ( \Add3~98  ))
// \Add3~102  = CARRY(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~145_combout ))) ) + ( \Add0~101_sumout  ) + ( \Add3~98  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~145_combout ),
	.datae(gnd),
	.dataf(!\Add0~101_sumout ),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000FF0000000080;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N27
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( \Add0~105_sumout  ) + ( (((\imem~146_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add3~102  ))
// \Add3~106  = CARRY(( \Add0~105_sumout  ) + ( (((\imem~146_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add3~102  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~105_sumout ),
	.datae(gnd),
	.dataf(!\imem~146_combout ),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h00008000000000FF;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N8
dffeas \PC[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N32
dffeas \PC[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \imem~125 (
// Equation(s):
// \imem~125_combout  = ( PC[6] & ( \PC[5]~DUPLICATE_q  & ( (PC[9] & (PC[4] & ((!PC[3]) # (!PC[2])))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[2]),
	.datac(!PC[9]),
	.datad(!PC[4]),
	.datae(!PC[6]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~125 .extended_lut = "off";
defparam \imem~125 .lut_mask = 64'h000000000000000E;
defparam \imem~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \imem~161 (
// Equation(s):
// \imem~161_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (!PC[8]) # ((!\PC[6]~DUPLICATE_q  & PC[4])) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (!PC[8]) # ((!PC[4] & ((!\PC[3]~DUPLICATE_q ))) # (PC[4] & (!\PC[6]~DUPLICATE_q 
// ))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( ((!\PC[6]~DUPLICATE_q  & (PC[4] & !\PC[3]~DUPLICATE_q ))) # (PC[8]) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (PC[4] & (!PC[8] & !\PC[3]~DUPLICATE_q 
// ))) # (\PC[6]~DUPLICATE_q  & (((PC[8])))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[8]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~161 .extended_lut = "off";
defparam \imem~161 .lut_mask = 64'h25052F0FFEF2F2F2;
defparam \imem~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \imem~160 (
// Equation(s):
// \imem~160_combout  = ( PC[6] & ( \PC[5]~DUPLICATE_q  & ( (!PC[4] & ((!PC[3] & (!PC[2] $ (PC[9]))) # (PC[3] & (!PC[2] & PC[9])))) ) ) ) # ( !PC[6] & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!PC[3] $ (PC[4])) # (PC[2]))) # (PC[9] & (!PC[4] & ((PC[2]) # 
// (PC[3])))) ) ) ) # ( PC[6] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[3] & (!PC[2] & (!PC[9] $ (PC[4])))) # (PC[3] & (((PC[2] & !PC[4])) # (PC[9]))) ) ) ) # ( !PC[6] & ( !\PC[5]~DUPLICATE_q  & ( (PC[3] & (PC[2] & (!PC[9] & PC[4]))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[2]),
	.datac(!PC[9]),
	.datad(!PC[4]),
	.datae(!PC[6]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~160 .extended_lut = "off";
defparam \imem~160 .lut_mask = 64'h0010950DB7708600;
defparam \imem~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \imem~126 (
// Equation(s):
// \imem~126_combout  = ( \imem~161_combout  & ( \imem~160_combout  & ( (\imem~0_combout  & (((!PC[7]) # (\imem~125_combout )) # (PC[8]))) ) ) ) # ( !\imem~161_combout  & ( \imem~160_combout  & ( (!PC[8] & (\imem~125_combout  & (\imem~0_combout  & PC[7]))) ) 
// ) ) # ( \imem~161_combout  & ( !\imem~160_combout  & ( (!PC[8] & (\imem~125_combout  & (\imem~0_combout  & PC[7]))) ) ) ) # ( !\imem~161_combout  & ( !\imem~160_combout  & ( (!PC[8] & (\imem~125_combout  & (\imem~0_combout  & PC[7]))) ) ) )

	.dataa(!PC[8]),
	.datab(!\imem~125_combout ),
	.datac(!\imem~0_combout ),
	.datad(!PC[7]),
	.datae(!\imem~161_combout ),
	.dataf(!\imem~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~126 .extended_lut = "off";
defparam \imem~126 .lut_mask = 64'h0002000200020F07;
defparam \imem~126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \pcplus_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[11] .is_wysiwyg = "true";
defparam \pcplus_M[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N0
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( \imem~38_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(!\imem~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~38_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h0000333300003333;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N45
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( \imem~27_combout  & ( \imem~0_combout  ) )

	.dataa(!\imem~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h0000000055555555;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N18
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( \imem~24_combout  & ( (!\imem~34_combout  & (!\imem~39_combout  & (!\imem~182_combout  & \imem~28_combout ))) ) )

	.dataa(!\imem~34_combout ),
	.datab(!\imem~39_combout ),
	.datac(!\imem~182_combout ),
	.datad(!\imem~28_combout ),
	.datae(gnd),
	.dataf(!\imem~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h0000000000800080;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N27
cyclonev_lcell_comb \Decoder1~3 (
// Equation(s):
// \Decoder1~3_combout  = ( \Decoder1~0_combout  & ( !\imem~18_combout  ) )

	.dataa(gnd),
	.datab(!\imem~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~3 .extended_lut = "off";
defparam \Decoder1~3 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas selmemout_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Decoder1~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_M.is_wysiwyg = "true";
defparam selmemout_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N36
cyclonev_lcell_comb \selaluout_D~0 (
// Equation(s):
// \selaluout_D~0_combout  = ( \imem~28_combout  & ( \imem~182_combout  ) ) # ( !\imem~28_combout  & ( \imem~182_combout  & ( ((!\imem~18_combout ) # ((\imem~39_combout ) # (\imem~34_combout ))) # (\imem~24_combout ) ) ) ) # ( \imem~28_combout  & ( 
// !\imem~182_combout  & ( (!\imem~24_combout ) # (((\imem~39_combout ) # (\imem~34_combout )) # (\imem~18_combout )) ) ) ) # ( !\imem~28_combout  & ( !\imem~182_combout  ) )

	.dataa(!\imem~24_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\imem~34_combout ),
	.datad(!\imem~39_combout ),
	.datae(!\imem~28_combout ),
	.dataf(!\imem~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selaluout_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selaluout_D~0 .extended_lut = "off";
defparam \selaluout_D~0 .lut_mask = 64'hFFFFBFFFDFFFFFFF;
defparam \selaluout_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N37
dffeas selaluout_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\selaluout_D~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_M.is_wysiwyg = "true";
defparam selaluout_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N54
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( \imem~23_combout  & ( !\imem~27_combout  & ( (\imem~0_combout  & (!\imem~17_combout  $ (!\imem~38_combout ))) ) ) ) # ( !\imem~23_combout  & ( !\imem~27_combout  & ( (!\imem~17_combout  & (!\imem~38_combout  & (\imem~0_combout  
// & \imem~76_combout ))) ) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\imem~38_combout ),
	.datac(!\imem~0_combout ),
	.datad(!\imem~76_combout ),
	.datae(!\imem~23_combout ),
	.dataf(!\imem~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h0008060600000000;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N42
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( \imem~52_combout  & ( (((\imem~63_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) ) # ( !\imem~52_combout  )

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~63_combout ),
	.datae(gnd),
	.dataf(!\imem~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'hFFFFFFFF7FFF7FFF;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N18
cyclonev_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = ( \imem~23_combout  & ( \imem~182_combout  ) ) # ( !\imem~23_combout  & ( \imem~182_combout  ) ) # ( \imem~23_combout  & ( !\imem~182_combout  & ( (!\imem~0_combout  & \Selector36~0_combout ) ) ) ) # ( !\imem~23_combout  & ( 
// !\imem~182_combout  & ( (\Selector36~0_combout  & ((!\imem~0_combout ) # ((!\imem~38_combout  & !\imem~17_combout )))) ) ) )

	.dataa(!\imem~0_combout ),
	.datab(!\imem~38_combout ),
	.datac(!\imem~17_combout ),
	.datad(!\Selector36~0_combout ),
	.datae(!\imem~23_combout ),
	.dataf(!\imem~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~1 .extended_lut = "off";
defparam \Selector36~1 .lut_mask = 64'h00EA00AAFFFFFFFF;
defparam \Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N9
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( !\Selector36~1_combout  & ( !\Selector38~0_combout  & ( !\Selector37~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector37~0_combout ),
	.datad(gnd),
	.datae(!\Selector36~1_combout ),
	.dataf(!\Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'hF0F0000000000000;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( \imem~182_combout  ) # ( !\imem~182_combout  & ( (!\imem~18_combout  & ((\imem~34_combout ) # (\imem~24_combout ))) ) )

	.dataa(gnd),
	.datab(!\imem~24_combout ),
	.datac(!\imem~34_combout ),
	.datad(!\imem~18_combout ),
	.datae(gnd),
	.dataf(!\imem~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h3F003F00FFFFFFFF;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \WideOr2~1 (
// Equation(s):
// \WideOr2~1_combout  = ( \Decoder1~1_combout  & ( \WideOr2~0_combout  ) ) # ( !\Decoder1~1_combout  & ( \WideOr2~0_combout  ) ) # ( !\Decoder1~1_combout  & ( !\WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Decoder1~1_combout ),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~1 .extended_lut = "off";
defparam \WideOr2~1 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N21
cyclonev_lcell_comb \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = ( \imem~24_combout  & ( ((!\imem~39_combout ) # (!\imem~182_combout )) # (\imem~34_combout ) ) ) # ( !\imem~24_combout  & ( (!\imem~182_combout  & (\imem~34_combout )) # (\imem~182_combout  & ((!\imem~39_combout ))) ) )

	.dataa(!\imem~34_combout ),
	.datab(!\imem~39_combout ),
	.datac(gnd),
	.datad(!\imem~182_combout ),
	.datae(gnd),
	.dataf(!\imem~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr8~0 .extended_lut = "off";
defparam \WideOr8~0 .lut_mask = 64'h55CC55CCFFDDFFDD;
defparam \WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N48
cyclonev_lcell_comb \wrreg_M~0 (
// Equation(s):
// \wrreg_M~0_combout  = ( \imem~28_combout  & ( \Decoder1~2_combout  & ( !\always10~0_combout  ) ) ) # ( !\imem~28_combout  & ( \Decoder1~2_combout  & ( !\always10~0_combout  ) ) ) # ( \imem~28_combout  & ( !\Decoder1~2_combout  & ( (!\always10~0_combout  & 
// (\Decoder1~0_combout  & !\imem~18_combout )) ) ) ) # ( !\imem~28_combout  & ( !\Decoder1~2_combout  & ( (!\always10~0_combout  & (!\imem~18_combout  & ((!\WideOr8~0_combout ) # (\Decoder1~0_combout )))) ) ) )

	.dataa(!\WideOr8~0_combout ),
	.datab(!\always10~0_combout ),
	.datac(!\Decoder1~0_combout ),
	.datad(!\imem~18_combout ),
	.datae(!\imem~28_combout ),
	.dataf(!\Decoder1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_M~0 .extended_lut = "off";
defparam \wrreg_M~0 .lut_mask = 64'h8C000C00CCCCCCCC;
defparam \wrreg_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N49
dffeas wrreg_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrreg_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_M.is_wysiwyg = "true";
defparam wrreg_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N51
cyclonev_lcell_comb \imem~171 (
// Equation(s):
// \imem~171_combout  = ( PC[9] & ( \PC[4]~DUPLICATE_q  & ( (\PC[8]~DUPLICATE_q  & (((\PC[2]~DUPLICATE_q  & !PC[3])) # (PC[5]))) ) ) ) # ( !PC[9] & ( \PC[4]~DUPLICATE_q  & ( (!\PC[8]~DUPLICATE_q ) # ((\PC[2]~DUPLICATE_q  & (!PC[5] & !PC[3]))) ) ) ) # ( PC[9] 
// & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (\PC[8]~DUPLICATE_q  & !PC[3])) ) ) ) # ( !PC[9] & ( !\PC[4]~DUPLICATE_q  & ( !\PC[8]~DUPLICATE_q  ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!PC[9]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~171 .extended_lut = "off";
defparam \imem~171 .lut_mask = 64'hF0F00A00F4F00703;
defparam \imem~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N39
cyclonev_lcell_comb \imem~172 (
// Equation(s):
// \imem~172_combout  = ( PC[9] & ( \PC[8]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (!PC[5] & (!\PC[2]~DUPLICATE_q  $ (PC[3])))) ) ) ) # ( !PC[9] & ( \PC[8]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & ((!PC[3])))) # (\PC[4]~DUPLICATE_q  & 
// (PC[3] & (!\PC[2]~DUPLICATE_q  $ (!PC[5])))) ) ) ) # ( !PC[9] & ( !\PC[8]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (PC[5] & PC[3])) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[3]),
	.datae(!PC[9]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~172 .extended_lut = "off";
defparam \imem~172 .lut_mask = 64'h0003000088122010;
defparam \imem~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N24
cyclonev_lcell_comb \imem~170 (
// Equation(s):
// \imem~170_combout  = ( PC[9] & ( \PC[8]~DUPLICATE_q  ) ) # ( !PC[9] & ( \PC[8]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!PC[5] & (!PC[3] & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( PC[9] & ( !\PC[8]~DUPLICATE_q  & ( (PC[5] & ((!\PC[2]~DUPLICATE_q  & (PC[3] & 
// \PC[4]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & (!PC[3] & !\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[9] & ( !\PC[8]~DUPLICATE_q  ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!PC[3]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~170 .extended_lut = "off";
defparam \imem~170 .lut_mask = 64'hFFFF10028000FFFF;
defparam \imem~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N6
cyclonev_lcell_comb \imem~111 (
// Equation(s):
// \imem~111_combout  = ( \PC[6]~DUPLICATE_q  & ( \imem~84_combout  & ( (!\PC[7]~DUPLICATE_q  & (\imem~171_combout )) # (\PC[7]~DUPLICATE_q  & ((\imem~170_combout ))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \imem~84_combout  & ( (\PC[7]~DUPLICATE_q ) # 
// (\imem~172_combout ) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\imem~84_combout  & ( (!\PC[7]~DUPLICATE_q  & (\imem~171_combout )) # (\PC[7]~DUPLICATE_q  & ((\imem~170_combout ))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\imem~84_combout  & ( (\imem~172_combout  & 
// !\PC[7]~DUPLICATE_q ) ) ) )

	.dataa(!\imem~171_combout ),
	.datab(!\imem~172_combout ),
	.datac(!\imem~170_combout ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\imem~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~111 .extended_lut = "off";
defparam \imem~111 .lut_mask = 64'h3300550F33FF550F;
defparam \imem~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N12
cyclonev_lcell_comb \imem~112 (
// Equation(s):
// \imem~112_combout  = ( \PC[14]~DUPLICATE_q  & ( \imem~111_combout  ) ) # ( !\PC[14]~DUPLICATE_q  & ( \imem~111_combout  ) ) # ( \PC[14]~DUPLICATE_q  & ( !\imem~111_combout  ) ) # ( !\PC[14]~DUPLICATE_q  & ( !\imem~111_combout  & ( (!\imem~52_combout ) # 
// (\PC[13]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~52_combout ),
	.datad(gnd),
	.datae(!\PC[14]~DUPLICATE_q ),
	.dataf(!\imem~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~112 .extended_lut = "off";
defparam \imem~112 .lut_mask = 64'hF5F5FFFFFFFFFFFF;
defparam \imem~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \imem~155 (
// Equation(s):
// \imem~155_combout  = ( \PC[2]~DUPLICATE_q  & ( (PC[8] & ((!\PC[3]~DUPLICATE_q ) # (!PC[9]))) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & ((PC[8]))) # (\PC[3]~DUPLICATE_q  & (PC[9] & !PC[8])) ) )

	.dataa(gnd),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~155 .extended_lut = "off";
defparam \imem~155 .lut_mask = 64'h03CC03CC00FC00FC;
defparam \imem~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \imem~154 (
// Equation(s):
// \imem~154_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[7] & ( (!\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!PC[9] $ (!\PC[6]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( PC[7] & ( (\PC[6]~DUPLICATE_q  & \PC[3]~DUPLICATE_q ) ) ) ) # ( 
// \PC[5]~DUPLICATE_q  & ( !PC[7] & ( (!\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (!PC[9] $ (\PC[6]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & (PC[9] & (!\PC[6]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !PC[7] & ( 
// (\PC[6]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!PC[9] $ (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~154 .extended_lut = "off";
defparam \imem~154 .lut_mask = 64'h0021901400330060;
defparam \imem~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \imem~123 (
// Equation(s):
// \imem~123_combout  = ( PC[8] & ( \imem~154_combout  & ( (\imem~0_combout  & (!\imem~155_combout  $ (((!PC[7]) # (PC[9]))))) ) ) ) # ( !PC[8] & ( \imem~154_combout  & ( (\imem~0_combout  & (\imem~155_combout  & ((!PC[7]) # (PC[9])))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[7]),
	.datac(!\imem~0_combout ),
	.datad(!\imem~155_combout ),
	.datae(!PC[8]),
	.dataf(!\imem~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~123 .extended_lut = "off";
defparam \imem~123 .lut_mask = 64'h00000000000D020D;
defparam \imem~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N15
cyclonev_lcell_comb \Decoder1~4 (
// Equation(s):
// \Decoder1~4_combout  = ( !\imem~182_combout  & ( (!\imem~34_combout  & (\Decoder1~1_combout  & (!\imem~18_combout  & !\imem~24_combout ))) ) )

	.dataa(!\imem~34_combout ),
	.datab(!\Decoder1~1_combout ),
	.datac(!\imem~18_combout ),
	.datad(!\imem~24_combout ),
	.datae(!\imem~182_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~4 .extended_lut = "off";
defparam \Decoder1~4 .lut_mask = 64'h2000000020000000;
defparam \Decoder1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N39
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( \imem~123_combout  & ( \Decoder1~4_combout  & ( (\PC[15]~DUPLICATE_q ) # (\imem~112_combout ) ) ) ) # ( !\imem~123_combout  & ( \Decoder1~4_combout  & ( (\PC[15]~DUPLICATE_q ) # (\imem~112_combout ) ) ) ) # ( \imem~123_combout  
// & ( !\Decoder1~4_combout  ) )

	.dataa(!\imem~112_combout ),
	.datab(gnd),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem~123_combout ),
	.dataf(!\Decoder1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h0000FFFF5F5F5F5F;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N40
dffeas \wregno_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[2] .is_wysiwyg = "true";
defparam \wregno_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N21
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( \Decoder1~4_combout  & ( (\imem~57_combout  & \imem~0_combout ) ) ) # ( !\Decoder1~4_combout  & ( \imem~12_combout  ) )

	.dataa(!\imem~57_combout ),
	.datab(!\imem~12_combout ),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h3333333305050505;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N22
dffeas \wregno_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[5] .is_wysiwyg = "true";
defparam \wregno_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( \PC[9]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (!\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & 
// ((!\PC[2]~DUPLICATE_q ) # ((\PC[4]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )))) # (\PC[5]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((\PC[2]~DUPLICATE_q ))))) ) ) ) # ( \PC[9]~DUPLICATE_q  & ( !\PC[8]~DUPLICATE_q  & 
// ( (!\PC[3]~DUPLICATE_q  & (((!\PC[2]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  $ (\PC[4]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h0000F90FBA170880;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( !\PC[9]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (((!\PC[3]~DUPLICATE_q ) # (!\PC[2]~DUPLICATE_q )))) # (\PC[5]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & ((\PC[2]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & 
// (!\PC[3]~DUPLICATE_q )))) ) ) ) # ( \PC[9]~DUPLICATE_q  & ( !\PC[8]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (((!\PC[2]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # ((\PC[2]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h0000FB0FBAF40000;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( \PC[9]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (((!\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))))) # (\PC[5]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q ))) ) ) ) # ( 
// !\PC[9]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (!\PC[2]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q )))) # (\PC[5]~DUPLICATE_q  & 
// (!\PC[4]~DUPLICATE_q  $ ((!\PC[3]~DUPLICATE_q )))) ) ) ) # ( \PC[9]~DUPLICATE_q  & ( !\PC[8]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (((!\PC[2]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # ((!\PC[4]~DUPLICATE_q ) # 
// (\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( !\PC[8]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  $ (((!\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h6AAAFE0FBC946AC0;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( !\PC[9]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # ((\PC[4]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & (((\PC[3]~DUPLICATE_q )))) ) ) ) # ( \PC[9]~DUPLICATE_q  & ( 
// !\PC[8]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # ((!\PC[4]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q )))) ) ) 
// )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h0000EC3AF01F0000;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N45
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( \imem~1_combout  & ( \imem~4_combout  & ( (!\PC[7]~DUPLICATE_q  & (((!PC[6])) # (\imem~2_combout ))) # (\PC[7]~DUPLICATE_q  & (((PC[6]) # (\imem~3_combout )))) ) ) ) # ( !\imem~1_combout  & ( \imem~4_combout  & ( (!\PC[7]~DUPLICATE_q  
// & (\imem~2_combout  & ((PC[6])))) # (\PC[7]~DUPLICATE_q  & (((PC[6]) # (\imem~3_combout )))) ) ) ) # ( \imem~1_combout  & ( !\imem~4_combout  & ( (!\PC[7]~DUPLICATE_q  & (((!PC[6])) # (\imem~2_combout ))) # (\PC[7]~DUPLICATE_q  & (((\imem~3_combout  & 
// !PC[6])))) ) ) ) # ( !\imem~1_combout  & ( !\imem~4_combout  & ( (!\PC[7]~DUPLICATE_q  & (\imem~2_combout  & ((PC[6])))) # (\PC[7]~DUPLICATE_q  & (((\imem~3_combout  & !PC[6])))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!\imem~1_combout ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h0350F350035FF35F;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N48
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( \imem~5_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \imem~168 (
// Equation(s):
// \imem~168_combout  = ( PC[9] & ( PC[6] & ( ((\PC[5]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q ))) # (\PC[8]~DUPLICATE_q ) ) ) ) # ( !PC[9] & ( PC[6] & ( !\PC[8]~DUPLICATE_q  ) ) ) # ( PC[9] & ( !PC[6] & ( \PC[8]~DUPLICATE_q  ) ) ) # ( 
// !PC[9] & ( !PC[6] & ( (!\PC[8]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q  $ (((!\PC[2]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~168 .extended_lut = "off";
defparam \imem~168 .lut_mask = 64'hDEEE3333CCCC3733;
defparam \imem~168 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \imem~120 (
// Equation(s):
// \imem~120_combout  = ( PC[9] & ( PC[6] & ( \PC[8]~DUPLICATE_q  ) ) ) # ( !PC[9] & ( PC[6] & ( (!\PC[8]~DUPLICATE_q ) # ((!\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & ((\PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[9] & ( !PC[6] & ( 
// (\PC[8]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q )))) ) ) ) # ( !PC[9] & ( !PC[6] & ( (!\PC[5]~DUPLICATE_q  & (\PC[8]~DUPLICATE_q  & ((\PC[4]~DUPLICATE_q )))) # (\PC[5]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & 
// ((\PC[4]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & ((!\PC[8]~DUPLICATE_q ) # (!\PC[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~120 .extended_lut = "off";
defparam \imem~120 .lut_mask = 64'h05760023DCDF3333;
defparam \imem~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \imem~118 (
// Equation(s):
// \imem~118_combout  = ( PC[9] & ( PC[6] & ( (!\PC[8]~DUPLICATE_q ) # ((!\PC[2]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )) ) ) ) # ( !PC[9] & ( PC[6] & ( (!\PC[8]~DUPLICATE_q ) # ((!\PC[5]~DUPLICATE_q  & ((\PC[4]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q ))) # 
// (\PC[5]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & \PC[4]~DUPLICATE_q ))) ) ) ) # ( PC[9] & ( !PC[6] & ( (!\PC[8]~DUPLICATE_q ) # ((!\PC[5]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & 
// !\PC[4]~DUPLICATE_q ))) ) ) ) # ( !PC[9] & ( !PC[6] & ( (!\PC[5]~DUPLICATE_q  & (\PC[8]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & (((\PC[2]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~118 .extended_lut = "off";
defparam \imem~118 .lut_mask = 64'h2025CDECCEEFFCFF;
defparam \imem~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \imem~119 (
// Equation(s):
// \imem~119_combout  = ( PC[9] & ( PC[6] & ( (!\PC[5]~DUPLICATE_q ) # ((!\PC[4]~DUPLICATE_q ) # (\PC[8]~DUPLICATE_q )) ) ) ) # ( !PC[9] & ( PC[6] ) ) # ( PC[9] & ( !PC[6] ) ) # ( !PC[9] & ( !PC[6] & ( (!\PC[5]~DUPLICATE_q ) # ((!\PC[8]~DUPLICATE_q ) # 
// (!\PC[2]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~119 .extended_lut = "off";
defparam \imem~119 .lut_mask = 64'hEFFEFFFFFFFFFFBB;
defparam \imem~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \imem~121 (
// Equation(s):
// \imem~121_combout  = ( \PC[3]~DUPLICATE_q  & ( \imem~119_combout  & ( (!\PC[7]~DUPLICATE_q  & ((\imem~120_combout ))) # (\PC[7]~DUPLICATE_q  & (\imem~168_combout )) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \imem~119_combout  & ( (\imem~118_combout ) # 
// (\PC[7]~DUPLICATE_q ) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\imem~119_combout  & ( (!\PC[7]~DUPLICATE_q  & ((\imem~120_combout ))) # (\PC[7]~DUPLICATE_q  & (\imem~168_combout )) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\imem~119_combout  & ( (!\PC[7]~DUPLICATE_q  
// & \imem~118_combout ) ) ) )

	.dataa(!\imem~168_combout ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~120_combout ),
	.datad(!\imem~118_combout ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\imem~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~121 .extended_lut = "off";
defparam \imem~121 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \imem~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \imem~122 (
// Equation(s):
// \imem~122_combout  = ( \imem~121_combout  ) # ( !\imem~121_combout  & ( (!\imem~52_combout ) # ((\PC[13]~DUPLICATE_q ) # (\PC[14]~DUPLICATE_q )) ) )

	.dataa(!\imem~52_combout ),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem~121_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~122 .extended_lut = "off";
defparam \imem~122 .lut_mask = 64'hBFBFFFFFBFBFFFFF;
defparam \imem~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N48
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( \imem~122_combout  & ( \Decoder1~4_combout  ) ) # ( !\imem~122_combout  & ( \Decoder1~4_combout  & ( \PC[15]~DUPLICATE_q  ) ) ) # ( \imem~122_combout  & ( !\Decoder1~4_combout  & ( \imem~6_combout  ) ) ) # ( !\imem~122_combout  
// & ( !\Decoder1~4_combout  & ( \imem~6_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~6_combout ),
	.datad(!\PC[15]~DUPLICATE_q ),
	.datae(!\imem~122_combout ),
	.dataf(!\Decoder1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h0F0F0F0F00FFFFFF;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N49
dffeas \wregno_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[4] .is_wysiwyg = "true";
defparam \wregno_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N51
cyclonev_lcell_comb \imem~159 (
// Equation(s):
// \imem~159_combout  = ( \PC[4]~DUPLICATE_q  & ( (!PC[9] & (((!PC[8])))) # (PC[9] & (((PC[7] & !\PC[2]~DUPLICATE_q )) # (PC[8]))) ) ) # ( !\PC[4]~DUPLICATE_q  & ( (!PC[9] & (((!PC[8])))) # (PC[9] & (PC[7] & ((!\PC[2]~DUPLICATE_q ) # (PC[8])))) ) )

	.dataa(!PC[9]),
	.datab(!PC[7]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~159 .extended_lut = "off";
defparam \imem~159 .lut_mask = 64'hBA11BA11BA55BA55;
defparam \imem~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N51
cyclonev_lcell_comb \imem~157 (
// Equation(s):
// \imem~157_combout  = ( PC[3] & ( \PC[7]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q ) # ((PC[5] & (\PC[4]~DUPLICATE_q  & \PC[6]~DUPLICATE_q ))) ) ) ) # ( !PC[3] & ( \PC[7]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q ) # ((PC[5] & (!\PC[4]~DUPLICATE_q  & 
// \PC[6]~DUPLICATE_q ))) ) ) ) # ( PC[3] & ( !\PC[7]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & (((PC[5] & \PC[4]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q ))) ) ) ) # ( !PC[3] & ( !\PC[7]~DUPLICATE_q  & ( (\PC[6]~DUPLICATE_q  & !\PC[9]~DUPLICATE_q ) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[9]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~157 .extended_lut = "off";
defparam \imem~157 .lut_mask = 64'h0F001F00FF04FF01;
defparam \imem~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N6
cyclonev_lcell_comb \imem~156 (
// Equation(s):
// \imem~156_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (!PC[3] & (!PC[5] & !\PC[6]~DUPLICATE_q )) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (!PC[5] & (!\PC[6]~DUPLICATE_q  & (!PC[3] $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( 
// \PC[2]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( (!PC[3] & (!\PC[4]~DUPLICATE_q  & (!PC[5] & !\PC[6]~DUPLICATE_q ))) # (PC[3] & (\PC[4]~DUPLICATE_q  & (PC[5] & \PC[6]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( 
// (!\PC[4]~DUPLICATE_q  & (((!PC[5] & !\PC[6]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & (!PC[3] & (!PC[5] $ (\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~156 .extended_lut = "off";
defparam \imem~156 .lut_mask = 64'hE00280016000A000;
defparam \imem~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N54
cyclonev_lcell_comb \imem~158 (
// Equation(s):
// \imem~158_combout  = ( \PC[2]~DUPLICATE_q  & ( \imem~156_combout  & ( (((!\PC[9]~DUPLICATE_q ) # (!\PC[6]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q )) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \imem~156_combout  & ( (!\PC[9]~DUPLICATE_q ) # 
// (\PC[7]~DUPLICATE_q ) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\imem~156_combout  & ( ((!\PC[9]~DUPLICATE_q ) # ((\PC[5]~DUPLICATE_q  & \PC[6]~DUPLICATE_q ))) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\imem~156_combout  & ( 
// ((\PC[6]~DUPLICATE_q  & ((!\PC[9]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\imem~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~158 .extended_lut = "off";
defparam \imem~158 .lut_mask = 64'h55F7F5F7F5F5FFF7;
defparam \imem~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N24
cyclonev_lcell_comb \imem~124 (
// Equation(s):
// \imem~124_combout  = ( \imem~158_combout  & ( \imem~0_combout  & ( (!\imem~159_combout  & (PC[8] & ((\imem~156_combout )))) # (\imem~159_combout  & (((\imem~157_combout )) # (PC[8]))) ) ) ) # ( \imem~158_combout  & ( !\imem~0_combout  ) ) # ( 
// !\imem~158_combout  & ( !\imem~0_combout  ) )

	.dataa(!\imem~159_combout ),
	.datab(!PC[8]),
	.datac(!\imem~157_combout ),
	.datad(!\imem~156_combout ),
	.datae(!\imem~158_combout ),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~124 .extended_lut = "off";
defparam \imem~124 .lut_mask = 64'hFFFFFFFF00001537;
defparam \imem~124 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N30
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( \imem~124_combout  & ( \Decoder1~4_combout  & ( (!\imem~0_combout ) # (\imem~109_combout ) ) ) ) # ( !\imem~124_combout  & ( \Decoder1~4_combout  & ( (!\imem~0_combout ) # (\imem~109_combout ) ) ) ) # ( \imem~124_combout  & ( 
// !\Decoder1~4_combout  ) )

	.dataa(gnd),
	.datab(!\imem~0_combout ),
	.datac(!\imem~109_combout ),
	.datad(gnd),
	.datae(!\imem~124_combout ),
	.dataf(!\Decoder1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h0000FFFFCFCFCFCF;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N31
dffeas \wregno_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[1] .is_wysiwyg = "true";
defparam \wregno_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \imem~129 (
// Equation(s):
// \imem~129_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[8] & ( (!\PC[9]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )))) # (\PC[9]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & 
// ((\PC[3]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( PC[8] & ( (!\PC[4]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & (!\PC[9]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q ))) # 
// (\PC[2]~DUPLICATE_q  & (\PC[9]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !PC[8] & ( (!\PC[9]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q 
//  & \PC[3]~DUPLICATE_q )))) # (\PC[9]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !PC[8] & ( (!\PC[2]~DUPLICATE_q  & (((\PC[4]~DUPLICATE_q  & !\PC[9]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q ))) # 
// (\PC[2]~DUPLICATE_q  & (((!\PC[9]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~129 .extended_lut = "off";
defparam \imem~129 .lut_mask = 64'h70FC831C0882A11C;
defparam \imem~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \imem~130 (
// Equation(s):
// \imem~130_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[8] & ( (!\PC[3]~DUPLICATE_q  & (((!\PC[4]~DUPLICATE_q  & \PC[9]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (((\PC[9]~DUPLICATE_q ))))) ) ) ) # ( 
// !\PC[5]~DUPLICATE_q  & ( PC[8] & ( (!\PC[9]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q )))) # (\PC[9]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q 
// ))))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !PC[8] & ( (!\PC[9]~DUPLICATE_q ) # (!\PC[2]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !PC[8] & ( (!\PC[9]~DUPLICATE_q ) # (!\PC[2]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~130 .extended_lut = "off";
defparam \imem~130 .lut_mask = 64'hF3FCF3FC24A73BA5;
defparam \imem~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \imem~131 (
// Equation(s):
// \imem~131_combout  = ( \PC[3]~DUPLICATE_q  & ( PC[8] & ( ((\PC[4]~DUPLICATE_q  & \PC[2]~DUPLICATE_q )) # (\PC[9]~DUPLICATE_q ) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( PC[8] & ( (!\PC[2]~DUPLICATE_q  $ (((\PC[4]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )))) # 
// (\PC[9]~DUPLICATE_q ) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !PC[8] & ( (!\PC[9]~DUPLICATE_q ) # (!\PC[2]~DUPLICATE_q ) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !PC[8] & ( !\PC[9]~DUPLICATE_q  ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~131 .extended_lut = "off";
defparam \imem~131 .lut_mask = 64'hF0F0FFF0EF1F0F5F;
defparam \imem~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \imem~132 (
// Equation(s):
// \imem~132_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[8] & ( (!\PC[2]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )) # (\PC[9]~DUPLICATE_q ) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( PC[8] & ( (!\PC[2]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )) # (\PC[9]~DUPLICATE_q ) ) ) ) # ( 
// \PC[5]~DUPLICATE_q  & ( !PC[8] & ( (!\PC[9]~DUPLICATE_q ) # ((\PC[2]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !PC[8] & ( (!\PC[9]~DUPLICATE_q ) # ((!\PC[2]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~132 .extended_lut = "off";
defparam \imem~132 .lut_mask = 64'hF0FAF1F05FAF5FAF;
defparam \imem~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \imem~133 (
// Equation(s):
// \imem~133_combout  = ( \imem~131_combout  & ( \imem~132_combout  & ( ((!\PC[6]~DUPLICATE_q  & (\imem~129_combout )) # (\PC[6]~DUPLICATE_q  & ((\imem~130_combout )))) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( !\imem~131_combout  & ( \imem~132_combout  & ( 
// (!\PC[7]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & (\imem~129_combout )) # (\PC[6]~DUPLICATE_q  & ((\imem~130_combout ))))) # (\PC[7]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q )) ) ) ) # ( \imem~131_combout  & ( !\imem~132_combout  & ( (!\PC[7]~DUPLICATE_q  & 
// ((!\PC[6]~DUPLICATE_q  & (\imem~129_combout )) # (\PC[6]~DUPLICATE_q  & ((\imem~130_combout ))))) # (\PC[7]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q )) ) ) ) # ( !\imem~131_combout  & ( !\imem~132_combout  & ( (!\PC[7]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & 
// (\imem~129_combout )) # (\PC[6]~DUPLICATE_q  & ((\imem~130_combout ))))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\imem~129_combout ),
	.datad(!\imem~130_combout ),
	.datae(!\imem~131_combout ),
	.dataf(!\imem~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~133 .extended_lut = "off";
defparam \imem~133 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \imem~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \imem~134 (
// Equation(s):
// \imem~134_combout  = ( \imem~133_combout  ) # ( !\imem~133_combout  & ( !\imem~0_combout  ) )

	.dataa(!\imem~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~134 .extended_lut = "off";
defparam \imem~134 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \imem~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N0
cyclonev_lcell_comb \imem~83 (
// Equation(s):
// \imem~83_combout  = ( \imem~82_combout  & ( (\imem~52_combout  & (!\PC[13]~DUPLICATE_q  & !\PC[14]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\imem~52_combout ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\PC[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~83 .extended_lut = "off";
defparam \imem~83 .lut_mask = 64'h0000000030003000;
defparam \imem~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N0
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = ( \Decoder1~4_combout  & ( (\imem~83_combout  & !\PC[15]~DUPLICATE_q ) ) ) # ( !\Decoder1~4_combout  & ( \imem~134_combout  ) )

	.dataa(gnd),
	.datab(!\imem~134_combout ),
	.datac(!\imem~83_combout ),
	.datad(!\PC[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Decoder1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'h333333330F000F00;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N1
dffeas \wregno_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[0] .is_wysiwyg = "true";
defparam \wregno_M[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N0
cyclonev_lcell_comb \imem~113 (
// Equation(s):
// \imem~113_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (PC[8] & ((!PC[3]) # (PC[5])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (PC[8] & ((!\PC[4]~DUPLICATE_q  & ((!PC[3]))) # (\PC[4]~DUPLICATE_q  & 
// (PC[5])))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (PC[8] & (!PC[5] & PC[3]))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (PC[8] & (!PC[5] & !PC[3]))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!PC[5]),
	.datad(!PC[3]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~113 .extended_lut = "off";
defparam \imem~113 .lut_mask = 64'h1000001023011101;
defparam \imem~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N39
cyclonev_lcell_comb \imem~114 (
// Equation(s):
// \imem~114_combout  = ( PC[5] & ( \PC[6]~DUPLICATE_q  & ( !PC[8] ) ) ) # ( !PC[5] & ( \PC[6]~DUPLICATE_q  & ( (!PC[8]) # ((!\PC[2]~DUPLICATE_q  & (!PC[3] & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( PC[5] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[8]) # 
// ((!\PC[2]~DUPLICATE_q  & (PC[3] & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( !PC[5] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[8]) # ((\PC[2]~DUPLICATE_q  & (PC[3] & \PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!PC[8]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~114 .extended_lut = "off";
defparam \imem~114 .lut_mask = 64'hF0F1F2F0F8F0F0F0;
defparam \imem~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N42
cyclonev_lcell_comb \imem~115 (
// Equation(s):
// \imem~115_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( PC[8] ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( PC[8] ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( ((!\PC[4]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & 
// PC[5]))) # (PC[8]) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( PC[8] ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[8]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~115 .extended_lut = "off";
defparam \imem~115 .lut_mask = 64'h00FF02FF00FF00FF;
defparam \imem~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N24
cyclonev_lcell_comb \imem~169 (
// Equation(s):
// \imem~169_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (!PC[5] $ (!PC[8])))) # (\PC[6]~DUPLICATE_q  & (((!PC[8])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( 
// (!\PC[6]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (PC[5]))) # (\PC[6]~DUPLICATE_q  & (((!PC[8])))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (\PC[6]~DUPLICATE_q  & ((!PC[8]) # ((\PC[4]~DUPLICATE_q  & !PC[5])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  
// & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (!PC[5] & PC[8])) # (\PC[4]~DUPLICATE_q  & (PC[5] & !PC[8])))) # (\PC[6]~DUPLICATE_q  & (((!PC[8])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[8]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~169 .extended_lut = "off";
defparam \imem~169 .lut_mask = 64'h3780331037043740;
defparam \imem~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N48
cyclonev_lcell_comb \imem~116 (
// Equation(s):
// \imem~116_combout  = ( PC[9] & ( \imem~169_combout  & ( (!\PC[7]~DUPLICATE_q  & (\imem~113_combout )) # (\PC[7]~DUPLICATE_q  & ((\imem~115_combout ))) ) ) ) # ( !PC[9] & ( \imem~169_combout  & ( (!\PC[7]~DUPLICATE_q ) # (\imem~114_combout ) ) ) ) # ( 
// PC[9] & ( !\imem~169_combout  & ( (!\PC[7]~DUPLICATE_q  & (\imem~113_combout )) # (\PC[7]~DUPLICATE_q  & ((\imem~115_combout ))) ) ) ) # ( !PC[9] & ( !\imem~169_combout  & ( (\imem~114_combout  & \PC[7]~DUPLICATE_q ) ) ) )

	.dataa(!\imem~113_combout ),
	.datab(!\imem~114_combout ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\imem~115_combout ),
	.datae(!PC[9]),
	.dataf(!\imem~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~116 .extended_lut = "off";
defparam \imem~116 .lut_mask = 64'h0303505FF3F3505F;
defparam \imem~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N54
cyclonev_lcell_comb \imem~117 (
// Equation(s):
// \imem~117_combout  = ( \PC[14]~DUPLICATE_q  & ( \imem~116_combout  ) ) # ( !\PC[14]~DUPLICATE_q  & ( \imem~116_combout  ) ) # ( \PC[14]~DUPLICATE_q  & ( !\imem~116_combout  ) ) # ( !\PC[14]~DUPLICATE_q  & ( !\imem~116_combout  & ( (!\imem~52_combout ) # 
// (\PC[13]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\imem~52_combout ),
	.datae(!\PC[14]~DUPLICATE_q ),
	.dataf(!\imem~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~117 .extended_lut = "off";
defparam \imem~117 .lut_mask = 64'hFF33FFFFFFFFFFFF;
defparam \imem~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N12
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( \Decoder1~4_combout  & ( (\PC[15]~DUPLICATE_q ) # (\imem~117_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~117_combout ),
	.datac(gnd),
	.datad(!\PC[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Decoder1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h0000000033FF33FF;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \wregno_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[3] .is_wysiwyg = "true";
defparam \wregno_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N39
cyclonev_lcell_comb \regs~4168 (
// Equation(s):
// \regs~4168_combout  = ( wregno_M[0] & ( !wregno_M[3] & ( (wregno_M[2] & (!wregno_M[5] & (wregno_M[4] & !wregno_M[1]))) ) ) )

	.dataa(!wregno_M[2]),
	.datab(!wregno_M[5]),
	.datac(!wregno_M[4]),
	.datad(!wregno_M[1]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4168 .extended_lut = "off";
defparam \regs~4168 .lut_mask = 64'h0000040000000000;
defparam \regs~4168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N3
cyclonev_lcell_comb \regs~4169 (
// Equation(s):
// \regs~4169_combout  = ( \regs~4168_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~4168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4169 .extended_lut = "off";
defparam \regs~4169 .lut_mask = 64'h0000000005050505;
defparam \regs~4169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N8
dffeas \regs~683 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~683 .is_wysiwyg = "true";
defparam \regs~683 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N54
cyclonev_lcell_comb \regs~715feeder (
// Equation(s):
// \regs~715feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~715feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~715feeder .extended_lut = "off";
defparam \regs~715feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~715feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \regs~4174 (
// Equation(s):
// \regs~4174_combout  = ( wregno_M[2] & ( !wregno_M[5] & ( (wregno_M[1] & (wregno_M[4] & (!wregno_M[3] & !wregno_M[0]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[4]),
	.datac(!wregno_M[3]),
	.datad(!wregno_M[0]),
	.datae(!wregno_M[2]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4174 .extended_lut = "off";
defparam \regs~4174 .lut_mask = 64'h0000100000000000;
defparam \regs~4174 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \regs~4175 (
// Equation(s):
// \regs~4175_combout  = ( \regs~4174_combout  & ( (\wrreg_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\regs~4174_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4175 .extended_lut = "off";
defparam \regs~4175 .lut_mask = 64'h00000000000F000F;
defparam \regs~4175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N56
dffeas \regs~715 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~715 .is_wysiwyg = "true";
defparam \regs~715 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N18
cyclonev_lcell_comb \regs~4200 (
// Equation(s):
// \regs~4200_combout  = ( wregno_M[0] & ( !wregno_M[5] & ( (!wregno_M[1] & (!wregno_M[3] & (!wregno_M[2] & wregno_M[4]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[2]),
	.datad(!wregno_M[4]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4200 .extended_lut = "off";
defparam \regs~4200 .lut_mask = 64'h0000008000000000;
defparam \regs~4200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N48
cyclonev_lcell_comb \regs~4201 (
// Equation(s):
// \regs~4201_combout  = ( \regs~4200_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\wrreg_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~4200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4201 .extended_lut = "off";
defparam \regs~4201 .lut_mask = 64'h0000000011111111;
defparam \regs~4201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N53
dffeas \regs~555 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~555 .is_wysiwyg = "true";
defparam \regs~555 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \regs~4202 (
// Equation(s):
// \regs~4202_combout  = ( !wregno_M[2] & ( wregno_M[4] & ( (wregno_M[1] & (!wregno_M[5] & (wregno_M[0] & !wregno_M[3]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[5]),
	.datac(!wregno_M[0]),
	.datad(!wregno_M[3]),
	.datae(!wregno_M[2]),
	.dataf(!wregno_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4202 .extended_lut = "off";
defparam \regs~4202 .lut_mask = 64'h0000000004000000;
defparam \regs~4202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N36
cyclonev_lcell_comb \regs~4203 (
// Equation(s):
// \regs~4203_combout  = ( \regs~4202_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(!\regs~4202_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4203 .extended_lut = "off";
defparam \regs~4203 .lut_mask = 64'h0000030300000303;
defparam \regs~4203 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N59
dffeas \regs~619 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~619 .is_wysiwyg = "true";
defparam \regs~619 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \regs~4206 (
// Equation(s):
// \regs~4206_combout  = ( wregno_M[4] & ( !wregno_M[0] & ( (wregno_M[1] & (!wregno_M[3] & (!wregno_M[5] & !wregno_M[2]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[5]),
	.datad(!wregno_M[2]),
	.datae(!wregno_M[4]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4206 .extended_lut = "off";
defparam \regs~4206 .lut_mask = 64'h0000400000000000;
defparam \regs~4206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N30
cyclonev_lcell_comb \regs~4207 (
// Equation(s):
// \regs~4207_combout  = ( \regs~4206_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(!\wrreg_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~4206_combout ),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4207 .extended_lut = "off";
defparam \regs~4207 .lut_mask = 64'h0000000000003333;
defparam \regs~4207 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N40
dffeas \regs~587 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~587 .is_wysiwyg = "true";
defparam \regs~587 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \regs~4204 (
// Equation(s):
// \regs~4204_combout  = ( wregno_M[4] & ( !wregno_M[5] & ( (!wregno_M[1] & (!wregno_M[2] & (!wregno_M[0] & !wregno_M[3]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[2]),
	.datac(!wregno_M[0]),
	.datad(!wregno_M[3]),
	.datae(!wregno_M[4]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4204 .extended_lut = "off";
defparam \regs~4204 .lut_mask = 64'h0000800000000000;
defparam \regs~4204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N15
cyclonev_lcell_comb \regs~4205 (
// Equation(s):
// \regs~4205_combout  = ( \regs~4204_combout  & ( (\wrreg_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\wrreg_M~q ),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~4204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4205 .extended_lut = "off";
defparam \regs~4205 .lut_mask = 64'h0000000005050505;
defparam \regs~4205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N35
dffeas \regs~523 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~523 .is_wysiwyg = "true";
defparam \regs~523 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \regs~3988 (
// Equation(s):
// \regs~3988_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~523_q ))) # (\imem~134_combout  & (\regs~555_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~587_q ))) # (\imem~134_combout  & (\regs~619_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~555_q ),
	.datab(!\regs~619_q ),
	.datac(!\regs~587_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~523_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3988_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3988 .extended_lut = "on";
defparam \regs~3988 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3988 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \regs~651feeder (
// Equation(s):
// \regs~651feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~651feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~651feeder .extended_lut = "off";
defparam \regs~651feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~651feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \regs~4172 (
// Equation(s):
// \regs~4172_combout  = ( !wregno_M[5] & ( wregno_M[4] & ( (!wregno_M[1] & (wregno_M[2] & (!wregno_M[3] & !wregno_M[0]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[2]),
	.datac(!wregno_M[3]),
	.datad(!wregno_M[0]),
	.datae(!wregno_M[5]),
	.dataf(!wregno_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4172 .extended_lut = "off";
defparam \regs~4172 .lut_mask = 64'h0000000020000000;
defparam \regs~4172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N6
cyclonev_lcell_comb \regs~4173 (
// Equation(s):
// \regs~4173_combout  = ( \wrreg_M~q  & ( \regs~4172_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!\wrreg_M~q ),
	.dataf(!\regs~4172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4173 .extended_lut = "off";
defparam \regs~4173 .lut_mask = 64'h0000000000000F0F;
defparam \regs~4173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N43
dffeas \regs~651DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~651feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~651DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~651DUPLICATE .is_wysiwyg = "true";
defparam \regs~651DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N48
cyclonev_lcell_comb \regs~2953 (
// Equation(s):
// \regs~2953_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3988_combout )))) # (\imem~123_combout  & ((!\regs~3988_combout  & ((\regs~651DUPLICATE_q ))) # (\regs~3988_combout  & (\regs~683_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3988_combout )))) # (\imem~123_combout  & ((!\regs~3988_combout  & ((\regs~715_q ))) # (\regs~3988_combout  & (\regs~747_q ))))) ) )

	.dataa(!\regs~747_q ),
	.datab(!\regs~683_q ),
	.datac(!\regs~715_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3988_combout ),
	.datag(!\regs~651DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2953_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2953 .extended_lut = "on";
defparam \regs~2953 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2953 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N24
cyclonev_lcell_comb \regs~4192 (
// Equation(s):
// \regs~4192_combout  = ( !wregno_M[2] & ( wregno_M[0] & ( (!wregno_M[5] & (!wregno_M[4] & (!wregno_M[1] & !wregno_M[3]))) ) ) )

	.dataa(!wregno_M[5]),
	.datab(!wregno_M[4]),
	.datac(!wregno_M[1]),
	.datad(!wregno_M[3]),
	.datae(!wregno_M[2]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4192 .extended_lut = "off";
defparam \regs~4192 .lut_mask = 64'h0000000080000000;
defparam \regs~4192 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N42
cyclonev_lcell_comb \regs~4193 (
// Equation(s):
// \regs~4193_combout  = ( \wrreg_M~q  & ( \regs~4192_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!\wrreg_M~q ),
	.dataf(!\regs~4192_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4193 .extended_lut = "off";
defparam \regs~4193 .lut_mask = 64'h0000000000000F0F;
defparam \regs~4193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N2
dffeas \regs~43 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~43 .is_wysiwyg = "true";
defparam \regs~43 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N54
cyclonev_lcell_comb \regs~107feeder (
// Equation(s):
// \regs~107feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~107feeder .extended_lut = "off";
defparam \regs~107feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~107feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \regs~4194 (
// Equation(s):
// \regs~4194_combout  = ( wregno_M[0] & ( !wregno_M[4] & ( (wregno_M[1] & (!wregno_M[3] & (!wregno_M[2] & !wregno_M[5]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[2]),
	.datad(!wregno_M[5]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4194 .extended_lut = "off";
defparam \regs~4194 .lut_mask = 64'h0000400000000000;
defparam \regs~4194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N27
cyclonev_lcell_comb \regs~4195 (
// Equation(s):
// \regs~4195_combout  = (\wrreg_M~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \regs~4194_combout ))

	.dataa(gnd),
	.datab(!\wrreg_M~q ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\regs~4194_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4195 .extended_lut = "off";
defparam \regs~4195 .lut_mask = 64'h0003000300030003;
defparam \regs~4195 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N55
dffeas \regs~107 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~107 .is_wysiwyg = "true";
defparam \regs~107 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N54
cyclonev_lcell_comb \regs~75feeder (
// Equation(s):
// \regs~75feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~75feeder .extended_lut = "off";
defparam \regs~75feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N51
cyclonev_lcell_comb \regs~4198 (
// Equation(s):
// \regs~4198_combout  = ( !wregno_M[5] & ( !wregno_M[3] & ( (wregno_M[1] & (!wregno_M[2] & (!wregno_M[4] & !wregno_M[0]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[2]),
	.datac(!wregno_M[4]),
	.datad(!wregno_M[0]),
	.datae(!wregno_M[5]),
	.dataf(!wregno_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4198 .extended_lut = "off";
defparam \regs~4198 .lut_mask = 64'h4000000000000000;
defparam \regs~4198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N48
cyclonev_lcell_comb \regs~4199 (
// Equation(s):
// \regs~4199_combout  = ( \wrreg_M~q  & ( \regs~4198_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!\wrreg_M~q ),
	.dataf(!\regs~4198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4199 .extended_lut = "off";
defparam \regs~4199 .lut_mask = 64'h0000000000000F0F;
defparam \regs~4199 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N55
dffeas \regs~75 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~75 .is_wysiwyg = "true";
defparam \regs~75 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \regs~4196 (
// Equation(s):
// \regs~4196_combout  = ( !wregno_M[2] & ( !wregno_M[5] & ( (!wregno_M[3] & (!wregno_M[4] & (!wregno_M[0] & !wregno_M[1]))) ) ) )

	.dataa(!wregno_M[3]),
	.datab(!wregno_M[4]),
	.datac(!wregno_M[0]),
	.datad(!wregno_M[1]),
	.datae(!wregno_M[2]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4196 .extended_lut = "off";
defparam \regs~4196 .lut_mask = 64'h8000000000000000;
defparam \regs~4196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \regs~4197 (
// Equation(s):
// \regs~4197_combout  = ( \wrreg_M~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \regs~4196_combout ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(!\regs~4196_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wrreg_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4197 .extended_lut = "off";
defparam \regs~4197 .lut_mask = 64'h0000000005050505;
defparam \regs~4197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N46
dffeas \regs~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~11 .is_wysiwyg = "true";
defparam \regs~11 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N36
cyclonev_lcell_comb \regs~3984 (
// Equation(s):
// \regs~3984_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~11_q ))) # (\imem~134_combout  & (\regs~43_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~75_q ))) # (\imem~134_combout  & (\regs~107_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~43_q ),
	.datab(!\regs~107_q ),
	.datac(!\regs~75_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3984_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3984 .extended_lut = "on";
defparam \regs~3984 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3984 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N27
cyclonev_lcell_comb \regs~203feeder (
// Equation(s):
// \regs~203feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~203feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~203feeder .extended_lut = "off";
defparam \regs~203feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~203feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \regs~4166 (
// Equation(s):
// \regs~4166_combout  = ( wregno_M[1] & ( !wregno_M[0] & ( (!wregno_M[4] & (!wregno_M[3] & (!wregno_M[5] & wregno_M[2]))) ) ) )

	.dataa(!wregno_M[4]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[5]),
	.datad(!wregno_M[2]),
	.datae(!wregno_M[1]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4166 .extended_lut = "off";
defparam \regs~4166 .lut_mask = 64'h0000008000000000;
defparam \regs~4166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N33
cyclonev_lcell_comb \regs~4167 (
// Equation(s):
// \regs~4167_combout  = ( \regs~4166_combout  & ( (\wrreg_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\wrreg_M~q ),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~4166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4167 .extended_lut = "off";
defparam \regs~4167 .lut_mask = 64'h0000000005050505;
defparam \regs~4167 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N29
dffeas \regs~203 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~203 .is_wysiwyg = "true";
defparam \regs~203 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \regs~4162 (
// Equation(s):
// \regs~4162_combout  = ( !wregno_M[4] & ( wregno_M[2] & ( (wregno_M[1] & (!wregno_M[5] & (!wregno_M[3] & wregno_M[0]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[5]),
	.datac(!wregno_M[3]),
	.datad(!wregno_M[0]),
	.datae(!wregno_M[4]),
	.dataf(!wregno_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4162 .extended_lut = "off";
defparam \regs~4162 .lut_mask = 64'h0000000000400000;
defparam \regs~4162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N24
cyclonev_lcell_comb \regs~4163 (
// Equation(s):
// \regs~4163_combout  = ( \regs~4162_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\wrreg_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~4162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4163 .extended_lut = "off";
defparam \regs~4163 .lut_mask = 64'h0000000011111111;
defparam \regs~4163 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N8
dffeas \regs~235 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~235 .is_wysiwyg = "true";
defparam \regs~235 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N21
cyclonev_lcell_comb \regs~171feeder (
// Equation(s):
// \regs~171feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~171feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~171feeder .extended_lut = "off";
defparam \regs~171feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~171feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \regs~4160 (
// Equation(s):
// \regs~4160_combout  = ( wregno_M[0] & ( !wregno_M[1] & ( (!wregno_M[4] & (!wregno_M[3] & (wregno_M[2] & !wregno_M[5]))) ) ) )

	.dataa(!wregno_M[4]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[2]),
	.datad(!wregno_M[5]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4160 .extended_lut = "off";
defparam \regs~4160 .lut_mask = 64'h0000080000000000;
defparam \regs~4160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N48
cyclonev_lcell_comb \regs~4161 (
// Equation(s):
// \regs~4161_combout  = ( \wrreg_M~q  & ( \regs~4160_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!\wrreg_M~q ),
	.dataf(!\regs~4160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4161 .extended_lut = "off";
defparam \regs~4161 .lut_mask = 64'h0000000000000F0F;
defparam \regs~4161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N22
dffeas \regs~171 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~171 .is_wysiwyg = "true";
defparam \regs~171 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N15
cyclonev_lcell_comb \regs~139feeder (
// Equation(s):
// \regs~139feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~139feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~139feeder .extended_lut = "off";
defparam \regs~139feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~139feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N12
cyclonev_lcell_comb \regs~4164 (
// Equation(s):
// \regs~4164_combout  = ( wregno_M[2] & ( !wregno_M[3] & ( (!wregno_M[1] & (!wregno_M[4] & (!wregno_M[5] & !wregno_M[0]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[4]),
	.datac(!wregno_M[5]),
	.datad(!wregno_M[0]),
	.datae(!wregno_M[2]),
	.dataf(!wregno_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4164 .extended_lut = "off";
defparam \regs~4164 .lut_mask = 64'h0000800000000000;
defparam \regs~4164 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N54
cyclonev_lcell_comb \regs~4165 (
// Equation(s):
// \regs~4165_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~4164_combout  & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~4164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4165 .extended_lut = "off";
defparam \regs~4165 .lut_mask = 64'h0000000000000F0F;
defparam \regs~4165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N17
dffeas \regs~139 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~139 .is_wysiwyg = "true";
defparam \regs~139 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N6
cyclonev_lcell_comb \regs~2949 (
// Equation(s):
// \regs~2949_combout  = ( !\imem~124_combout  & ( (!\regs~3984_combout  & (\imem~123_combout  & (\regs~139_q ))) # (\regs~3984_combout  & ((!\imem~123_combout ) # (((\regs~171_q ))))) ) ) # ( \imem~124_combout  & ( (!\regs~3984_combout  & (\imem~123_combout 
//  & (\regs~203_q ))) # (\regs~3984_combout  & ((!\imem~123_combout ) # (((\regs~235_q ))))) ) )

	.dataa(!\regs~3984_combout ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~203_q ),
	.datad(!\regs~235_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~171_q ),
	.datag(!\regs~139_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2949_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2949 .extended_lut = "on";
defparam \regs~2949 .lut_mask = 64'h4646465757574657;
defparam \regs~2949 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \regs~4184 (
// Equation(s):
// \regs~4184_combout  = ( wregno_M[2] & ( !wregno_M[1] & ( (wregno_M[4] & (wregno_M[5] & (!wregno_M[3] & wregno_M[0]))) ) ) )

	.dataa(!wregno_M[4]),
	.datab(!wregno_M[5]),
	.datac(!wregno_M[3]),
	.datad(!wregno_M[0]),
	.datae(!wregno_M[2]),
	.dataf(!wregno_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4184 .extended_lut = "off";
defparam \regs~4184 .lut_mask = 64'h0000001000000000;
defparam \regs~4184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \regs~4185 (
// Equation(s):
// \regs~4185_combout  = ( \wrreg_M~q  & ( \regs~4184_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\wrreg_M~q ),
	.dataf(!\regs~4184_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4185 .extended_lut = "off";
defparam \regs~4185 .lut_mask = 64'h0000000000003333;
defparam \regs~4185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N38
dffeas \regs~1707 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1707 .is_wysiwyg = "true";
defparam \regs~1707 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N15
cyclonev_lcell_comb \regs~1771feeder (
// Equation(s):
// \regs~1771feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1771feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1771feeder .extended_lut = "off";
defparam \regs~1771feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1771feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N30
cyclonev_lcell_comb \regs~4186 (
// Equation(s):
// \regs~4186_combout  = ( wregno_M[0] & ( wregno_M[5] & ( (wregno_M[1] & (!wregno_M[3] & (wregno_M[2] & wregno_M[4]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[2]),
	.datad(!wregno_M[4]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4186 .extended_lut = "off";
defparam \regs~4186 .lut_mask = 64'h0000000000000004;
defparam \regs~4186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N6
cyclonev_lcell_comb \regs~4187 (
// Equation(s):
// \regs~4187_combout  = ( \regs~4186_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\wrreg_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~4186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4187 .extended_lut = "off";
defparam \regs~4187 .lut_mask = 64'h0000000011111111;
defparam \regs~4187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N17
dffeas \regs~1771 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1771feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1771 .is_wysiwyg = "true";
defparam \regs~1771 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N42
cyclonev_lcell_comb \regs~1739feeder (
// Equation(s):
// \regs~1739feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1739feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1739feeder .extended_lut = "off";
defparam \regs~1739feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1739feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N15
cyclonev_lcell_comb \regs~4190 (
// Equation(s):
// \regs~4190_combout  = ( !wregno_M[0] & ( wregno_M[5] & ( (wregno_M[2] & (wregno_M[4] & (!wregno_M[3] & wregno_M[1]))) ) ) )

	.dataa(!wregno_M[2]),
	.datab(!wregno_M[4]),
	.datac(!wregno_M[3]),
	.datad(!wregno_M[1]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4190 .extended_lut = "off";
defparam \regs~4190 .lut_mask = 64'h0000000000100000;
defparam \regs~4190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N27
cyclonev_lcell_comb \regs~4191 (
// Equation(s):
// \regs~4191_combout  = ( \wrreg_M~q  & ( \regs~4190_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!\wrreg_M~q ),
	.dataf(!\regs~4190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4191 .extended_lut = "off";
defparam \regs~4191 .lut_mask = 64'h0000000000000F0F;
defparam \regs~4191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y11_N43
dffeas \regs~1739 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1739feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1739 .is_wysiwyg = "true";
defparam \regs~1739 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \regs~4216 (
// Equation(s):
// \regs~4216_combout  = ( !wregno_M[2] & ( wregno_M[0] & ( (!wregno_M[1] & (wregno_M[5] & (!wregno_M[3] & wregno_M[4]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[5]),
	.datac(!wregno_M[3]),
	.datad(!wregno_M[4]),
	.datae(!wregno_M[2]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4216 .extended_lut = "off";
defparam \regs~4216 .lut_mask = 64'h0000000000200000;
defparam \regs~4216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N18
cyclonev_lcell_comb \regs~4217 (
// Equation(s):
// \regs~4217_combout  = ( \regs~4216_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~4216_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4217 .extended_lut = "off";
defparam \regs~4217 .lut_mask = 64'h0000000003030303;
defparam \regs~4217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N43
dffeas \regs~1579DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1579DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1579DUPLICATE .is_wysiwyg = "true";
defparam \regs~1579DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N0
cyclonev_lcell_comb \regs~1611feeder (
// Equation(s):
// \regs~1611feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1611feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1611feeder .extended_lut = "off";
defparam \regs~1611feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1611feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \regs~4222 (
// Equation(s):
// \regs~4222_combout  = ( wregno_M[4] & ( !wregno_M[0] & ( (wregno_M[1] & (!wregno_M[3] & (wregno_M[5] & !wregno_M[2]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[5]),
	.datad(!wregno_M[2]),
	.datae(!wregno_M[4]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4222 .extended_lut = "off";
defparam \regs~4222 .lut_mask = 64'h0000040000000000;
defparam \regs~4222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N42
cyclonev_lcell_comb \regs~4223 (
// Equation(s):
// \regs~4223_combout  = ( \regs~4222_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\wrreg_M~q ),
	.datae(gnd),
	.dataf(!\regs~4222_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4223 .extended_lut = "off";
defparam \regs~4223 .lut_mask = 64'h00000000000F000F;
defparam \regs~4223 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N2
dffeas \regs~1611 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1611feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1611 .is_wysiwyg = "true";
defparam \regs~1611 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N57
cyclonev_lcell_comb \regs~1643feeder (
// Equation(s):
// \regs~1643feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1643feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1643feeder .extended_lut = "off";
defparam \regs~1643feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1643feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \regs~4218 (
// Equation(s):
// \regs~4218_combout  = ( wregno_M[1] & ( !wregno_M[2] & ( (wregno_M[4] & (wregno_M[5] & (wregno_M[0] & !wregno_M[3]))) ) ) )

	.dataa(!wregno_M[4]),
	.datab(!wregno_M[5]),
	.datac(!wregno_M[0]),
	.datad(!wregno_M[3]),
	.datae(!wregno_M[1]),
	.dataf(!wregno_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4218 .extended_lut = "off";
defparam \regs~4218 .lut_mask = 64'h0000010000000000;
defparam \regs~4218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N9
cyclonev_lcell_comb \regs~4219 (
// Equation(s):
// \regs~4219_combout  = ( \regs~4218_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\wrreg_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~4218_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4219 .extended_lut = "off";
defparam \regs~4219 .lut_mask = 64'h0000000011111111;
defparam \regs~4219 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N59
dffeas \regs~1643 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1643feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1643 .is_wysiwyg = "true";
defparam \regs~1643 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N27
cyclonev_lcell_comb \regs~1547feeder (
// Equation(s):
// \regs~1547feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1547feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1547feeder .extended_lut = "off";
defparam \regs~1547feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1547feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \regs~4220 (
// Equation(s):
// \regs~4220_combout  = ( !wregno_M[0] & ( wregno_M[4] & ( (!wregno_M[1] & (wregno_M[5] & (!wregno_M[3] & !wregno_M[2]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[5]),
	.datac(!wregno_M[3]),
	.datad(!wregno_M[2]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4220 .extended_lut = "off";
defparam \regs~4220 .lut_mask = 64'h0000000020000000;
defparam \regs~4220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N54
cyclonev_lcell_comb \regs~4221 (
// Equation(s):
// \regs~4221_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~4220_combout  & ( \wrreg_M~q  ) ) )

	.dataa(gnd),
	.datab(!\wrreg_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\regs~4220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4221 .extended_lut = "off";
defparam \regs~4221 .lut_mask = 64'h0000000000003333;
defparam \regs~4221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N29
dffeas \regs~1547 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1547feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1547 .is_wysiwyg = "true";
defparam \regs~1547 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N6
cyclonev_lcell_comb \regs~3996 (
// Equation(s):
// \regs~3996_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1547_q ))) # (\imem~134_combout  & (\regs~1579DUPLICATE_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~1611_q )) # (\imem~134_combout  & ((\regs~1643_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1579DUPLICATE_q ),
	.datac(!\regs~1611_q ),
	.datad(!\regs~1643_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1547_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3996_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3996 .extended_lut = "on";
defparam \regs~3996 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3996 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N6
cyclonev_lcell_comb \regs~1675feeder (
// Equation(s):
// \regs~1675feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1675feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1675feeder .extended_lut = "off";
defparam \regs~1675feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1675feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \regs~4188 (
// Equation(s):
// \regs~4188_combout  = ( !wregno_M[0] & ( wregno_M[2] & ( (!wregno_M[1] & (wregno_M[5] & (wregno_M[4] & !wregno_M[3]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[5]),
	.datac(!wregno_M[4]),
	.datad(!wregno_M[3]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4188 .extended_lut = "off";
defparam \regs~4188 .lut_mask = 64'h0000000002000000;
defparam \regs~4188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb \regs~4189 (
// Equation(s):
// \regs~4189_combout  = ( \wrreg_M~q  & ( \regs~4188_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\wrreg_M~q ),
	.dataf(!\regs~4188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4189 .extended_lut = "off";
defparam \regs~4189 .lut_mask = 64'h0000000000003333;
defparam \regs~4189 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y11_N7
dffeas \regs~1675 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1675feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1675 .is_wysiwyg = "true";
defparam \regs~1675 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N30
cyclonev_lcell_comb \regs~2961 (
// Equation(s):
// \regs~2961_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3996_combout )))) # (\imem~123_combout  & ((!\regs~3996_combout  & ((\regs~1675_q ))) # (\regs~3996_combout  & (\regs~1707_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3996_combout )))) # (\imem~123_combout  & ((!\regs~3996_combout  & ((\regs~1739_q ))) # (\regs~3996_combout  & (\regs~1771_q ))))) ) )

	.dataa(!\regs~1707_q ),
	.datab(!\regs~1771_q ),
	.datac(!\regs~1739_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3996_combout ),
	.datag(!\regs~1675_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2961_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2961 .extended_lut = "on";
defparam \regs~2961 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2961 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \regs~4178 (
// Equation(s):
// \regs~4178_combout  = ( wregno_M[5] & ( !wregno_M[4] & ( (wregno_M[0] & (!wregno_M[3] & (wregno_M[2] & wregno_M[1]))) ) ) )

	.dataa(!wregno_M[0]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[2]),
	.datad(!wregno_M[1]),
	.datae(!wregno_M[5]),
	.dataf(!wregno_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4178 .extended_lut = "off";
defparam \regs~4178 .lut_mask = 64'h0000000400000000;
defparam \regs~4178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N51
cyclonev_lcell_comb \regs~4179 (
// Equation(s):
// \regs~4179_combout  = ( \regs~4178_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\wrreg_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~4178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4179 .extended_lut = "off";
defparam \regs~4179 .lut_mask = 64'h0000000011111111;
defparam \regs~4179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N20
dffeas \regs~1259 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1259 .is_wysiwyg = "true";
defparam \regs~1259 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N42
cyclonev_lcell_comb \regs~4176 (
// Equation(s):
// \regs~4176_combout  = ( wregno_M[0] & ( wregno_M[5] & ( (!wregno_M[1] & (!wregno_M[3] & (wregno_M[2] & !wregno_M[4]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[2]),
	.datad(!wregno_M[4]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4176 .extended_lut = "off";
defparam \regs~4176 .lut_mask = 64'h0000000000000800;
defparam \regs~4176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N51
cyclonev_lcell_comb \regs~4177 (
// Equation(s):
// \regs~4177_combout  = ( \wrreg_M~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \regs~4176_combout ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\regs~4176_combout ),
	.datad(gnd),
	.datae(!\wrreg_M~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4177 .extended_lut = "off";
defparam \regs~4177 .lut_mask = 64'h0000030300000303;
defparam \regs~4177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N8
dffeas \regs~1195 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1195 .is_wysiwyg = "true";
defparam \regs~1195 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N54
cyclonev_lcell_comb \regs~1227feeder (
// Equation(s):
// \regs~1227feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1227feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1227feeder .extended_lut = "off";
defparam \regs~1227feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1227feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N57
cyclonev_lcell_comb \regs~4182 (
// Equation(s):
// \regs~4182_combout  = ( !wregno_M[0] & ( wregno_M[5] & ( (wregno_M[2] & (!wregno_M[4] & (!wregno_M[3] & wregno_M[1]))) ) ) )

	.dataa(!wregno_M[2]),
	.datab(!wregno_M[4]),
	.datac(!wregno_M[3]),
	.datad(!wregno_M[1]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4182 .extended_lut = "off";
defparam \regs~4182 .lut_mask = 64'h0000000000400000;
defparam \regs~4182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N15
cyclonev_lcell_comb \regs~4183 (
// Equation(s):
// \regs~4183_combout  = ( \wrreg_M~q  & ( \regs~4182_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\wrreg_M~q ),
	.dataf(!\regs~4182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4183 .extended_lut = "off";
defparam \regs~4183 .lut_mask = 64'h0000000000005555;
defparam \regs~4183 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N56
dffeas \regs~1227 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1227feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1227 .is_wysiwyg = "true";
defparam \regs~1227 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N51
cyclonev_lcell_comb \regs~4208 (
// Equation(s):
// \regs~4208_combout  = ( !wregno_M[4] & ( wregno_M[0] & ( (!wregno_M[1] & (wregno_M[5] & (!wregno_M[2] & !wregno_M[3]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[5]),
	.datac(!wregno_M[2]),
	.datad(!wregno_M[3]),
	.datae(!wregno_M[4]),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4208 .extended_lut = "off";
defparam \regs~4208 .lut_mask = 64'h0000000020000000;
defparam \regs~4208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N9
cyclonev_lcell_comb \regs~4209 (
// Equation(s):
// \regs~4209_combout  = ( \regs~4208_combout  & ( (\wrreg_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\wrreg_M~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\regs~4208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4209 .extended_lut = "off";
defparam \regs~4209 .lut_mask = 64'h0000000000550055;
defparam \regs~4209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N2
dffeas \regs~1067 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1067_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1067 .is_wysiwyg = "true";
defparam \regs~1067 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \regs~4210 (
// Equation(s):
// \regs~4210_combout  = ( wregno_M[0] & ( !wregno_M[4] & ( (wregno_M[1] & (!wregno_M[3] & (!wregno_M[2] & wregno_M[5]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[2]),
	.datad(!wregno_M[5]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4210 .extended_lut = "off";
defparam \regs~4210 .lut_mask = 64'h0000004000000000;
defparam \regs~4210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N12
cyclonev_lcell_comb \regs~4211 (
// Equation(s):
// \regs~4211_combout  = ( \wrreg_M~q  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \regs~4210_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~4210_combout ),
	.datad(gnd),
	.datae(!\wrreg_M~q ),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4211 .extended_lut = "off";
defparam \regs~4211 .lut_mask = 64'h0000000000000F0F;
defparam \regs~4211 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N38
dffeas \regs~1131 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1131 .is_wysiwyg = "true";
defparam \regs~1131 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N15
cyclonev_lcell_comb \regs~1099feeder (
// Equation(s):
// \regs~1099feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1099feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1099feeder .extended_lut = "off";
defparam \regs~1099feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1099feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N24
cyclonev_lcell_comb \regs~4214 (
// Equation(s):
// \regs~4214_combout  = ( !wregno_M[0] & ( wregno_M[5] & ( (wregno_M[1] & (!wregno_M[3] & (!wregno_M[2] & !wregno_M[4]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[2]),
	.datad(!wregno_M[4]),
	.datae(!wregno_M[0]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4214 .extended_lut = "off";
defparam \regs~4214 .lut_mask = 64'h0000000040000000;
defparam \regs~4214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N51
cyclonev_lcell_comb \regs~4215 (
// Equation(s):
// \regs~4215_combout  = ( \wrreg_M~q  & ( (\regs~4214_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\regs~4214_combout ),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!\wrreg_M~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4215 .extended_lut = "off";
defparam \regs~4215 .lut_mask = 64'h0000050500000505;
defparam \regs~4215 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N16
dffeas \regs~1099 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1099feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1099_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1099 .is_wysiwyg = "true";
defparam \regs~1099 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N15
cyclonev_lcell_comb \regs~1035feeder (
// Equation(s):
// \regs~1035feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1035feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1035feeder .extended_lut = "off";
defparam \regs~1035feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1035feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N45
cyclonev_lcell_comb \regs~4212 (
// Equation(s):
// \regs~4212_combout  = ( wregno_M[5] & ( !wregno_M[4] & ( (!wregno_M[1] & (!wregno_M[2] & (!wregno_M[3] & !wregno_M[0]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[2]),
	.datac(!wregno_M[3]),
	.datad(!wregno_M[0]),
	.datae(!wregno_M[5]),
	.dataf(!wregno_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4212 .extended_lut = "off";
defparam \regs~4212 .lut_mask = 64'h0000800000000000;
defparam \regs~4212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N45
cyclonev_lcell_comb \regs~4213 (
// Equation(s):
// \regs~4213_combout  = ( \wrreg_M~q  & ( (\regs~4212_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(!\regs~4212_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\wrreg_M~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4213 .extended_lut = "off";
defparam \regs~4213 .lut_mask = 64'h0000111100001111;
defparam \regs~4213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N16
dffeas \regs~1035 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1035feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1035 .is_wysiwyg = "true";
defparam \regs~1035 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N36
cyclonev_lcell_comb \regs~3992 (
// Equation(s):
// \regs~3992_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1035_q ))) # (\imem~134_combout  & (\regs~1067_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1099_q ))) # (\imem~134_combout  & (\regs~1131_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1067_q ),
	.datab(!\regs~1131_q ),
	.datac(!\regs~1099_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1035_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3992_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3992 .extended_lut = "on";
defparam \regs~3992 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3992 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N48
cyclonev_lcell_comb \regs~1163feeder (
// Equation(s):
// \regs~1163feeder_combout  = ( \wregval_M[11]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1163feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1163feeder .extended_lut = "off";
defparam \regs~1163feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1163feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \regs~4180 (
// Equation(s):
// \regs~4180_combout  = ( !wregno_M[4] & ( wregno_M[5] & ( (!wregno_M[1] & (wregno_M[2] & (!wregno_M[0] & !wregno_M[3]))) ) ) )

	.dataa(!wregno_M[1]),
	.datab(!wregno_M[2]),
	.datac(!wregno_M[0]),
	.datad(!wregno_M[3]),
	.datae(!wregno_M[4]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4180 .extended_lut = "off";
defparam \regs~4180 .lut_mask = 64'h0000000020000000;
defparam \regs~4180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \regs~4181 (
// Equation(s):
// \regs~4181_combout  = ( \regs~4180_combout  & ( \wrreg_M~q  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~4180_combout ),
	.dataf(!\wrreg_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4181 .extended_lut = "off";
defparam \regs~4181 .lut_mask = 64'h0000000000005555;
defparam \regs~4181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N49
dffeas \regs~1163 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1163 .is_wysiwyg = "true";
defparam \regs~1163 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N18
cyclonev_lcell_comb \regs~2957 (
// Equation(s):
// \regs~2957_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3992_combout )))) # (\imem~123_combout  & ((!\regs~3992_combout  & ((\regs~1163_q ))) # (\regs~3992_combout  & (\regs~1195_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3992_combout )))) # (\imem~123_combout  & ((!\regs~3992_combout  & ((\regs~1227_q ))) # (\regs~3992_combout  & (\regs~1259_q ))))) ) )

	.dataa(!\regs~1259_q ),
	.datab(!\regs~1195_q ),
	.datac(!\regs~1227_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3992_combout ),
	.datag(!\regs~1163_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2957_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2957 .extended_lut = "on";
defparam \regs~2957 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2957 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N15
cyclonev_lcell_comb \regs~2965 (
// Equation(s):
// \regs~2965_combout  = ( \regs~2961_combout  & ( \regs~2957_combout  & ( ((!\imem~6_combout  & ((\regs~2949_combout ))) # (\imem~6_combout  & (\regs~2953_combout ))) # (\imem~12_combout ) ) ) ) # ( !\regs~2961_combout  & ( \regs~2957_combout  & ( 
// (!\imem~12_combout  & ((!\imem~6_combout  & ((\regs~2949_combout ))) # (\imem~6_combout  & (\regs~2953_combout )))) # (\imem~12_combout  & (((!\imem~6_combout )))) ) ) ) # ( \regs~2961_combout  & ( !\regs~2957_combout  & ( (!\imem~12_combout  & 
// ((!\imem~6_combout  & ((\regs~2949_combout ))) # (\imem~6_combout  & (\regs~2953_combout )))) # (\imem~12_combout  & (((\imem~6_combout )))) ) ) ) # ( !\regs~2961_combout  & ( !\regs~2957_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout  & 
// ((\regs~2949_combout ))) # (\imem~6_combout  & (\regs~2953_combout )))) ) ) )

	.dataa(!\regs~2953_combout ),
	.datab(!\imem~12_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\regs~2949_combout ),
	.datae(!\regs~2961_combout ),
	.dataf(!\regs~2957_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2965_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2965 .extended_lut = "off";
defparam \regs~2965 .lut_mask = 64'h04C407C734F437F7;
defparam \regs~2965 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N45
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( \imem~68_combout  ) # ( !\imem~68_combout  & ( ((!\imem~52_combout ) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) )

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~52_combout ),
	.datad(!\PC[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'hF5FFF5FFFFFFFFFF;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N0
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( \imem~18_combout  & ( \Decoder1~1_combout  ) ) # ( !\imem~18_combout  & ( \Decoder1~1_combout  & ( (\imem~69_combout ) # (\PC[15]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~69_combout ),
	.datad(gnd),
	.datae(!\imem~18_combout ),
	.dataf(!\Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h000000003F3FFFFF;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N0
cyclonev_lcell_comb \aluin2_A[10]~10 (
// Equation(s):
// \aluin2_A[10]~10_combout  = ( \regs~2931_combout  & ( \WideOr2~1_combout  & ( (\imem~112_combout ) # (\PC[15]~DUPLICATE_q ) ) ) ) # ( !\regs~2931_combout  & ( \WideOr2~1_combout  & ( (\imem~112_combout ) # (\PC[15]~DUPLICATE_q ) ) ) ) # ( 
// \regs~2931_combout  & ( !\WideOr2~1_combout  ) )

	.dataa(gnd),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~112_combout ),
	.datad(gnd),
	.datae(!\regs~2931_combout ),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[10]~10 .extended_lut = "off";
defparam \aluin2_A[10]~10 .lut_mask = 64'h0000FFFF3F3F3F3F;
defparam \aluin2_A[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( \PC[9]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( (!\PC[8]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ) # (!\PC[2]~DUPLICATE_q  $ (PC[5])))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( (\PC[8]~DUPLICATE_q  & 
// ((!\PC[2]~DUPLICATE_q ) # (\PC[7]~DUPLICATE_q ))) ) ) ) # ( \PC[9]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[8]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # ((!PC[5]) # (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & 
// ( (\PC[8]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  $ (PC[5])) # (\PC[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'h090FF0E00A0FF090;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( !\PC[9]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( (PC[5] & (\PC[8]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q )) ) ) ) # ( \PC[9]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & (!PC[5] & (\PC[8]~DUPLICATE_q  & 
// !\PC[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h0000040003000000;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( \PC[7]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (!\PC[9]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( 
// (!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # (\PC[9]~DUPLICATE_q )))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\PC[8]~DUPLICATE_q  & ( \PC[9]~DUPLICATE_q  ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\PC[8]~DUPLICATE_q  & ( 
// (!\PC[5]~DUPLICATE_q ) # (\PC[9]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[9]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'hF5F55555C040A088;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( \PC[9]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( (!\PC[8]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & ((\PC[7]~DUPLICATE_q )))) # (\PC[8]~DUPLICATE_q  & (((!PC[5] & !\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( 
// \PC[4]~DUPLICATE_q  & ( (!PC[5] & ((!\PC[8]~DUPLICATE_q  $ (\PC[7]~DUPLICATE_q )))) # (PC[5] & (!\PC[2]~DUPLICATE_q  & (\PC[8]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q ))) ) ) ) # ( \PC[9]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[8]~DUPLICATE_q  & 
// (\PC[2]~DUPLICATE_q  & ((\PC[7]~DUPLICATE_q )))) # (\PC[8]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # (!PC[5])))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (!\PC[8]~DUPLICATE_q  $ (((!PC[5]) 
// # (\PC[7]~DUPLICATE_q ))))) # (\PC[2]~DUPLICATE_q  & (!PC[5] & ((!\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'h6C0A0E50C20C0C50;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( PC[6] & ( \imem~41_combout  & ( (!PC[3] & ((\imem~42_combout ))) # (PC[3] & (\imem~44_combout )) ) ) ) # ( !PC[6] & ( \imem~41_combout  & ( (!PC[3]) # (\imem~43_combout ) ) ) ) # ( PC[6] & ( !\imem~41_combout  & ( (!PC[3] & 
// ((\imem~42_combout ))) # (PC[3] & (\imem~44_combout )) ) ) ) # ( !PC[6] & ( !\imem~41_combout  & ( (PC[3] & \imem~43_combout ) ) ) )

	.dataa(!\imem~44_combout ),
	.datab(!PC[3]),
	.datac(!\imem~42_combout ),
	.datad(!\imem~43_combout ),
	.datae(!PC[6]),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N45
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( \imem~45_combout  & ( \imem~0_combout  ) )

	.dataa(!\imem~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h0000000055555555;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N9
cyclonev_lcell_comb \regs~682feeder (
// Equation(s):
// \regs~682feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~682feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~682feeder .extended_lut = "off";
defparam \regs~682feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~682feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N10
dffeas \regs~682 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~682 .is_wysiwyg = "true";
defparam \regs~682 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N24
cyclonev_lcell_comb \regs~714feeder (
// Equation(s):
// \regs~714feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~714feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~714feeder .extended_lut = "off";
defparam \regs~714feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~714feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N25
dffeas \regs~714 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~714feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~714 .is_wysiwyg = "true";
defparam \regs~714 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N42
cyclonev_lcell_comb \regs~746feeder (
// Equation(s):
// \regs~746feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~746feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~746feeder .extended_lut = "off";
defparam \regs~746feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~746feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \regs~4170 (
// Equation(s):
// \regs~4170_combout  = ( wregno_M[4] & ( !wregno_M[5] & ( (wregno_M[0] & (!wregno_M[3] & (wregno_M[1] & wregno_M[2]))) ) ) )

	.dataa(!wregno_M[0]),
	.datab(!wregno_M[3]),
	.datac(!wregno_M[1]),
	.datad(!wregno_M[2]),
	.datae(!wregno_M[4]),
	.dataf(!wregno_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4170 .extended_lut = "off";
defparam \regs~4170 .lut_mask = 64'h0000000400000000;
defparam \regs~4170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N18
cyclonev_lcell_comb \regs~4171 (
// Equation(s):
// \regs~4171_combout  = ( \regs~4170_combout  & ( (\wrreg_M~q  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) )

	.dataa(gnd),
	.datab(!\wrreg_M~q ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~4170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4171 .extended_lut = "off";
defparam \regs~4171 .lut_mask = 64'h0000000003030303;
defparam \regs~4171 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N43
dffeas \regs~746DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~746DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~746DUPLICATE .is_wysiwyg = "true";
defparam \regs~746DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N12
cyclonev_lcell_comb \imem~162 (
// Equation(s):
// \imem~162_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (PC[5] & (\PC[4]~DUPLICATE_q  & (!PC[8] & \PC[6]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (!PC[8] & ((!PC[5]) # (!\PC[6]~DUPLICATE_q ))) # (PC[8] & 
// ((\PC[6]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( (!PC[8]) # ((!PC[5] & (!\PC[4]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[8]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~162 .extended_lut = "off";
defparam \imem~162 .lut_mask = 64'hF8F00000F0AF0010;
defparam \imem~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N30
cyclonev_lcell_comb \imem~163 (
// Equation(s):
// \imem~163_combout  = ( \PC[2]~DUPLICATE_q  & ( \imem~162_combout  & ( (!PC[8] & ((\PC[9]~DUPLICATE_q ))) # (PC[8] & ((!\PC[7]~DUPLICATE_q ) # (!\PC[9]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \imem~162_combout  & ( (!PC[8] & ((\PC[9]~DUPLICATE_q 
// ))) # (PC[8] & ((!\PC[7]~DUPLICATE_q ) # (!\PC[9]~DUPLICATE_q ))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\imem~162_combout  & ( (!\PC[7]~DUPLICATE_q  & (PC[8] & !\PC[4]~DUPLICATE_q )) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\imem~162_combout  & ( (PC[8] & 
// (!\PC[7]~DUPLICATE_q  $ (!\PC[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\imem~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~163 .extended_lut = "off";
defparam \imem~163 .lut_mask = 64'h121222003E3E3E3E;
defparam \imem~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N36
cyclonev_lcell_comb \imem~164 (
// Equation(s):
// \imem~164_combout  = ( !PC[3] & ( (PC[8] & (\imem~0_combout  & (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & \imem~163_combout )))) ) ) # ( PC[3] & ( ((\imem~0_combout  & (\imem~162_combout  & ((\imem~163_combout ))))) ) )

	.dataa(!PC[8]),
	.datab(!\imem~0_combout ),
	.datac(!\imem~162_combout ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\imem~163_combout ),
	.datag(!\PC[5]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~164 .extended_lut = "on";
defparam \imem~164 .lut_mask = 64'h0000000010000303;
defparam \imem~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N54
cyclonev_lcell_comb \regs~554feeder (
// Equation(s):
// \regs~554feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~554feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~554feeder .extended_lut = "off";
defparam \regs~554feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~554feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N56
dffeas \regs~554 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~554feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~554 .is_wysiwyg = "true";
defparam \regs~554 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \imem~151 (
// Equation(s):
// \imem~151_combout  = ( !PC[6] & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & (PC[4] & ((PC[3]) # (PC[2])))) ) ) ) # ( PC[6] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & (!PC[2] & (!PC[3] & !PC[4]))) ) ) ) # ( !PC[6] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & PC[3]) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[2]),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[6]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~151 .extended_lut = "off";
defparam \imem~151 .lut_mask = 64'h0A0A8000002A0000;
defparam \imem~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \imem~150 (
// Equation(s):
// \imem~150_combout  = ( PC[6] & ( \PC[5]~DUPLICATE_q  & ( (!PC[3] & ((!PC[9] & (!PC[2])) # (PC[9] & ((!PC[4]))))) # (PC[3] & (((!PC[2] & !PC[4])))) ) ) ) # ( !PC[6] & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!PC[3] $ (PC[4])) # (PC[2]))) # (PC[9] & (((PC[3] & 
// !PC[4])))) ) ) ) # ( PC[6] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[4] & ((!PC[2] & (!PC[9] & !PC[3])) # (PC[2] & ((PC[3]))))) # (PC[4] & (PC[9])) ) ) ) # ( !PC[6] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & (!PC[2] & (!PC[3] & !PC[4]))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[2]),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[6]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~150 .extended_lut = "off";
defparam \imem~150 .lut_mask = 64'h80008355A72ADC80;
defparam \imem~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N18
cyclonev_lcell_comb \imem~149 (
// Equation(s):
// \imem~149_combout  = ( PC[6] & ( \PC[5]~DUPLICATE_q  & ( (PC[9] & (PC[2] & !PC[3])) ) ) ) # ( !PC[6] & ( \PC[5]~DUPLICATE_q  & ( (!PC[3] & ((!PC[9] & (!PC[2] & !PC[4])) # (PC[9] & (PC[2])))) ) ) ) # ( PC[6] & ( !\PC[5]~DUPLICATE_q  & ( (PC[9] & (PC[2] & 
// !PC[3])) ) ) ) # ( !PC[6] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[3] & (((!PC[9] & PC[4])) # (PC[2]))) # (PC[3] & (!PC[9])) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[2]),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[6]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~149 .extended_lut = "off";
defparam \imem~149 .lut_mask = 64'h3ABA101090101010;
defparam \imem~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \imem~152 (
// Equation(s):
// \imem~152_combout  = ( \imem~150_combout  & ( \imem~149_combout  & ( (!\PC[7]~DUPLICATE_q ) # ((!PC[8] & ((\imem~125_combout ))) # (PC[8] & (\imem~151_combout ))) ) ) ) # ( !\imem~150_combout  & ( \imem~149_combout  & ( (!\PC[7]~DUPLICATE_q  & 
// (((!PC[8])))) # (\PC[7]~DUPLICATE_q  & ((!PC[8] & ((\imem~125_combout ))) # (PC[8] & (\imem~151_combout )))) ) ) ) # ( \imem~150_combout  & ( !\imem~149_combout  & ( (!\PC[7]~DUPLICATE_q  & (((PC[8])))) # (\PC[7]~DUPLICATE_q  & ((!PC[8] & 
// ((\imem~125_combout ))) # (PC[8] & (\imem~151_combout )))) ) ) ) # ( !\imem~150_combout  & ( !\imem~149_combout  & ( (\PC[7]~DUPLICATE_q  & ((!PC[8] & ((\imem~125_combout ))) # (PC[8] & (\imem~151_combout )))) ) ) )

	.dataa(!\imem~151_combout ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~125_combout ),
	.datad(!PC[8]),
	.datae(!\imem~150_combout ),
	.dataf(!\imem~149_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~152 .extended_lut = "off";
defparam \imem~152 .lut_mask = 64'h031103DDCF11CFDD;
defparam \imem~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \imem~153 (
// Equation(s):
// \imem~153_combout  = ( \imem~152_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~153 .extended_lut = "off";
defparam \imem~153 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N57
cyclonev_lcell_comb \regs~586feeder (
// Equation(s):
// \regs~586feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~586feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~586feeder .extended_lut = "off";
defparam \regs~586feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~586feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N59
dffeas \regs~586 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~586feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~586 .is_wysiwyg = "true";
defparam \regs~586 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N50
dffeas \regs~618 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~618 .is_wysiwyg = "true";
defparam \regs~618 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N21
cyclonev_lcell_comb \regs~522feeder (
// Equation(s):
// \regs~522feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~522feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~522feeder .extended_lut = "off";
defparam \regs~522feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~522feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N22
dffeas \regs~522 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~522feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~522 .is_wysiwyg = "true";
defparam \regs~522 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N33
cyclonev_lcell_comb \regs~3940 (
// Equation(s):
// \regs~3940_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~522_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~554_q ))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (\regs~586_q  
// & ((!\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout ) # (\regs~618_q ))))) ) )

	.dataa(!\regs~554_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~586_q ),
	.datad(!\regs~618_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~522_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3940_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3940 .extended_lut = "on";
defparam \regs~3940 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regs~3940 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \regs~650feeder (
// Equation(s):
// \regs~650feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~650feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~650feeder .extended_lut = "off";
defparam \regs~650feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~650feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N49
dffeas \regs~650 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~650feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~650 .is_wysiwyg = "true";
defparam \regs~650 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N12
cyclonev_lcell_comb \regs~2902 (
// Equation(s):
// \regs~2902_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3940_combout ))))) # (\imem~126_combout  & (((!\regs~3940_combout  & ((\regs~650_q ))) # (\regs~3940_combout  & (\regs~682_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3940_combout )))) # (\imem~126_combout  & ((!\regs~3940_combout  & (\regs~714_q )) # (\regs~3940_combout  & ((\regs~746DUPLICATE_q )))))) ) )

	.dataa(!\regs~682_q ),
	.datab(!\imem~126_combout ),
	.datac(!\regs~714_q ),
	.datad(!\regs~746DUPLICATE_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3940_combout ),
	.datag(!\regs~650_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2902_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2902 .extended_lut = "on";
defparam \regs~2902 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2902 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = ( \PC[9]~DUPLICATE_q  & ( PC[6] & ( (!\PC[8]~DUPLICATE_q ) # ((!\PC[5]~DUPLICATE_q  & !PC[3])) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( PC[6] & ( (\PC[8]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & ((!PC[3]))) # (\PC[4]~DUPLICATE_q  & 
// (\PC[5]~DUPLICATE_q  & PC[3])))) ) ) ) # ( \PC[9]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[8]~DUPLICATE_q ) # ((\PC[5]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & !PC[3]))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[8]~DUPLICATE_q ) # 
// ((!\PC[4]~DUPLICATE_q  & !PC[3])))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'hC888ABAA5001EEAA;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N6
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( !PC[8] & ( \PC[5]~DUPLICATE_q  & ( (PC[3] & (PC[9] & (PC[6] & !\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[9]),
	.datac(!PC[6]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'h0000000001000000;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \imem~179 (
// Equation(s):
// \imem~179_combout  = ( \PC[9]~DUPLICATE_q  & ( PC[6] & ( (\PC[8]~DUPLICATE_q  & (!PC[3] & ((!\PC[4]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( PC[6] & ( (\PC[8]~DUPLICATE_q  & (PC[3] & (!\PC[5]~DUPLICATE_q  $ 
// (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( \PC[9]~DUPLICATE_q  & ( !PC[6] & ( (\PC[8]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (PC[3])))) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( !PC[6] & ( (!PC[3] & (!\PC[8]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q  $ 
// (\PC[4]~DUPLICATE_q )))) # (PC[3] & (!\PC[5]~DUPLICATE_q  & ((!\PC[8]~DUPLICATE_q ) # (!\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~179 .extended_lut = "off";
defparam \imem~179 .lut_mask = 64'h69C8100100145100;
defparam \imem~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( \PC[9]~DUPLICATE_q  & ( PC[6] & ( (!\PC[8]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ) ) ) ) # ( !\PC[9]~DUPLICATE_q  & ( PC[6] & ( \PC[8]~DUPLICATE_q  ) ) ) # ( \PC[9]~DUPLICATE_q  & ( !PC[6] & ( (!\PC[8]~DUPLICATE_q  & PC[3]) ) ) ) # ( 
// !\PC[9]~DUPLICATE_q  & ( !PC[6] & ( (\PC[8]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (PC[3])))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[9]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'h401000AA55558888;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( \imem~179_combout  & ( \imem~49_combout  & ( (!\PC[7]~DUPLICATE_q  & (((!\PC[2]~DUPLICATE_q )) # (\imem~48_combout ))) # (\PC[7]~DUPLICATE_q  & (((\PC[2]~DUPLICATE_q ) # (\imem~47_combout )))) ) ) ) # ( !\imem~179_combout  & ( 
// \imem~49_combout  & ( (!\PC[7]~DUPLICATE_q  & (\imem~48_combout  & ((\PC[2]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q  & (((\PC[2]~DUPLICATE_q ) # (\imem~47_combout )))) ) ) ) # ( \imem~179_combout  & ( !\imem~49_combout  & ( (!\PC[7]~DUPLICATE_q  & 
// (((!\PC[2]~DUPLICATE_q )) # (\imem~48_combout ))) # (\PC[7]~DUPLICATE_q  & (((\imem~47_combout  & !\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\imem~179_combout  & ( !\imem~49_combout  & ( (!\PC[7]~DUPLICATE_q  & (\imem~48_combout  & ((\PC[2]~DUPLICATE_q )))) # 
// (\PC[7]~DUPLICATE_q  & (((\imem~47_combout  & !\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\imem~48_combout ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~47_combout ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\imem~179_combout ),
	.dataf(!\imem~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'h0344CF440377CF77;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( \imem~50_combout  & ( \imem~0_combout  ) )

	.dataa(!\imem~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h0000000055555555;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N32
dffeas \regs~1258 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1258 .is_wysiwyg = "true";
defparam \regs~1258 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N14
dffeas \regs~1194 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1194 .is_wysiwyg = "true";
defparam \regs~1194 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N20
dffeas \regs~1226 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1226 .is_wysiwyg = "true";
defparam \regs~1226 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N25
dffeas \regs~1130DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1130DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1130DUPLICATE .is_wysiwyg = "true";
defparam \regs~1130DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N6
cyclonev_lcell_comb \regs~1066feeder (
// Equation(s):
// \regs~1066feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1066feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1066feeder .extended_lut = "off";
defparam \regs~1066feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1066feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N8
dffeas \regs~1066 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1066feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1066_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1066 .is_wysiwyg = "true";
defparam \regs~1066 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N36
cyclonev_lcell_comb \regs~1098feeder (
// Equation(s):
// \regs~1098feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1098feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1098feeder .extended_lut = "off";
defparam \regs~1098feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1098feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N37
dffeas \regs~1098 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1098feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1098_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1098 .is_wysiwyg = "true";
defparam \regs~1098 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N42
cyclonev_lcell_comb \regs~1034feeder (
// Equation(s):
// \regs~1034feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1034feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1034feeder .extended_lut = "off";
defparam \regs~1034feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1034feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N43
dffeas \regs~1034 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1034feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1034 .is_wysiwyg = "true";
defparam \regs~1034 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N12
cyclonev_lcell_comb \regs~3944 (
// Equation(s):
// \regs~3944_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1034_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1066_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1098_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1130DUPLICATE_q )))) ) )

	.dataa(!\regs~1130DUPLICATE_q ),
	.datab(!\regs~1066_q ),
	.datac(!\regs~1098_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1034_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3944_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3944 .extended_lut = "on";
defparam \regs~3944 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3944 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N29
dffeas \regs~1162 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1162 .is_wysiwyg = "true";
defparam \regs~1162 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \regs~2906 (
// Equation(s):
// \regs~2906_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3944_combout )))) # (\imem~126_combout  & ((!\regs~3944_combout  & ((\regs~1162_q ))) # (\regs~3944_combout  & (\regs~1194_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3944_combout )))) # (\imem~126_combout  & ((!\regs~3944_combout  & ((\regs~1226_q ))) # (\regs~3944_combout  & (\regs~1258_q ))))) ) )

	.dataa(!\regs~1258_q ),
	.datab(!\regs~1194_q ),
	.datac(!\regs~1226_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3944_combout ),
	.datag(!\regs~1162_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2906_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2906 .extended_lut = "on";
defparam \regs~2906 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2906 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N38
dffeas \regs~1642 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1642 .is_wysiwyg = "true";
defparam \regs~1642 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N32
dffeas \regs~1578 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1578 .is_wysiwyg = "true";
defparam \regs~1578 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N40
dffeas \regs~1610 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1610 .is_wysiwyg = "true";
defparam \regs~1610 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N52
dffeas \regs~1546 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1546 .is_wysiwyg = "true";
defparam \regs~1546 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N30
cyclonev_lcell_comb \regs~3948 (
// Equation(s):
// \regs~3948_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1546_q ))) # (\imem~153_combout  & (\regs~1578_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1610_q ))) # (\imem~153_combout  & (\regs~1642_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1642_q ),
	.datab(!\regs~1578_q ),
	.datac(!\regs~1610_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1546_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3948_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3948 .extended_lut = "on";
defparam \regs~3948 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3948 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N15
cyclonev_lcell_comb \regs~1770feeder (
// Equation(s):
// \regs~1770feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1770feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1770feeder .extended_lut = "off";
defparam \regs~1770feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1770feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N16
dffeas \regs~1770 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1770 .is_wysiwyg = "true";
defparam \regs~1770 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N6
cyclonev_lcell_comb \regs~1738feeder (
// Equation(s):
// \regs~1738feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1738feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1738feeder .extended_lut = "off";
defparam \regs~1738feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1738feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N7
dffeas \regs~1738 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1738feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1738 .is_wysiwyg = "true";
defparam \regs~1738 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N21
cyclonev_lcell_comb \regs~1674feeder (
// Equation(s):
// \regs~1674feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1674feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1674feeder .extended_lut = "off";
defparam \regs~1674feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1674feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N22
dffeas \regs~1674 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1674 .is_wysiwyg = "true";
defparam \regs~1674 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N6
cyclonev_lcell_comb \regs~2910 (
// Equation(s):
// \regs~2910_combout  = ( !\imem~164_combout  & ( (!\regs~3948_combout  & (((\regs~1674_q  & ((\imem~126_combout )))))) # (\regs~3948_combout  & ((((!\imem~126_combout ) # (\regs~1706_q ))))) ) ) # ( \imem~164_combout  & ( (!\regs~3948_combout  & 
// (((\regs~1738_q  & ((\imem~126_combout )))))) # (\regs~3948_combout  & ((((!\imem~126_combout ))) # (\regs~1770_q ))) ) )

	.dataa(!\regs~3948_combout ),
	.datab(!\regs~1770_q ),
	.datac(!\regs~1738_q ),
	.datad(!\regs~1706_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1674_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2910_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2910 .extended_lut = "on";
defparam \regs~2910 .lut_mask = 64'h555555550A5F1B1B;
defparam \regs~2910 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N36
cyclonev_lcell_comb \regs~234feeder (
// Equation(s):
// \regs~234feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~234feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~234feeder .extended_lut = "off";
defparam \regs~234feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~234feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N37
dffeas \regs~234 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~234 .is_wysiwyg = "true";
defparam \regs~234 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N6
cyclonev_lcell_comb \regs~170feeder (
// Equation(s):
// \regs~170feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~170feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~170feeder .extended_lut = "off";
defparam \regs~170feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~170feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N8
dffeas \regs~170 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~170 .is_wysiwyg = "true";
defparam \regs~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N14
dffeas \regs~202 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~202 .is_wysiwyg = "true";
defparam \regs~202 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N48
cyclonev_lcell_comb \regs~42feeder (
// Equation(s):
// \regs~42feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~42feeder .extended_lut = "off";
defparam \regs~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N50
dffeas \regs~42 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~42 .is_wysiwyg = "true";
defparam \regs~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N48
cyclonev_lcell_comb \regs~106feeder (
// Equation(s):
// \regs~106feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~106feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~106feeder .extended_lut = "off";
defparam \regs~106feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~106feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N49
dffeas \regs~106 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~106 .is_wysiwyg = "true";
defparam \regs~106 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N51
cyclonev_lcell_comb \regs~74feeder (
// Equation(s):
// \regs~74feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~74feeder .extended_lut = "off";
defparam \regs~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N52
dffeas \regs~74 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~74 .is_wysiwyg = "true";
defparam \regs~74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N36
cyclonev_lcell_comb \regs~10feeder (
// Equation(s):
// \regs~10feeder_combout  = ( \wregval_M[10]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~10feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~10feeder .extended_lut = "off";
defparam \regs~10feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~10feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N37
dffeas \regs~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~10 .is_wysiwyg = "true";
defparam \regs~10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N24
cyclonev_lcell_comb \regs~3936 (
// Equation(s):
// \regs~3936_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~10_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~42_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~74_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~106_q )))) ) )

	.dataa(!\regs~42_q ),
	.datab(!\regs~106_q ),
	.datac(!\regs~74_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3936_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3936 .extended_lut = "on";
defparam \regs~3936 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3936 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N4
dffeas \regs~138DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~138DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~138DUPLICATE .is_wysiwyg = "true";
defparam \regs~138DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N36
cyclonev_lcell_comb \regs~2898 (
// Equation(s):
// \regs~2898_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3936_combout )))) # (\imem~126_combout  & ((!\regs~3936_combout  & ((\regs~138DUPLICATE_q ))) # (\regs~3936_combout  & (\regs~170_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3936_combout )))) # (\imem~126_combout  & ((!\regs~3936_combout  & ((\regs~202_q ))) # (\regs~3936_combout  & (\regs~234_q ))))) ) )

	.dataa(!\regs~234_q ),
	.datab(!\regs~170_q ),
	.datac(!\regs~202_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3936_combout ),
	.datag(!\regs~138DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2898_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2898 .extended_lut = "on";
defparam \regs~2898 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2898 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \regs~2914 (
// Equation(s):
// \regs~2914_combout  = ( \regs~2910_combout  & ( \regs~2898_combout  & ( (!\imem~46_combout  & (((!\imem~51_combout ) # (\regs~2906_combout )))) # (\imem~46_combout  & (((\imem~51_combout )) # (\regs~2902_combout ))) ) ) ) # ( !\regs~2910_combout  & ( 
// \regs~2898_combout  & ( (!\imem~46_combout  & (((!\imem~51_combout ) # (\regs~2906_combout )))) # (\imem~46_combout  & (\regs~2902_combout  & (!\imem~51_combout ))) ) ) ) # ( \regs~2910_combout  & ( !\regs~2898_combout  & ( (!\imem~46_combout  & 
// (((\imem~51_combout  & \regs~2906_combout )))) # (\imem~46_combout  & (((\imem~51_combout )) # (\regs~2902_combout ))) ) ) ) # ( !\regs~2910_combout  & ( !\regs~2898_combout  & ( (!\imem~46_combout  & (((\imem~51_combout  & \regs~2906_combout )))) # 
// (\imem~46_combout  & (\regs~2902_combout  & (!\imem~51_combout ))) ) ) )

	.dataa(!\imem~46_combout ),
	.datab(!\regs~2902_combout ),
	.datac(!\imem~51_combout ),
	.datad(!\regs~2906_combout ),
	.datae(!\regs~2910_combout ),
	.dataf(!\regs~2898_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2914_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2914 .extended_lut = "off";
defparam \regs~2914 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \regs~2914 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N45
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( \aluin2_A[10]~10_combout  & ( \regs~2914_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & ((!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & \Selector35~0_combout )))) ) ) ) # ( 
// !\aluin2_A[10]~10_combout  & ( \regs~2914_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector38~0_combout  $ (!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & !\Selector35~0_combout )))) ) ) ) # 
// ( \aluin2_A[10]~10_combout  & ( !\regs~2914_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector38~0_combout  $ (!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & !\Selector35~0_combout )))) ) ) ) 
// # ( !\aluin2_A[10]~10_combout  & ( !\regs~2914_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector37~0_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector37~0_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\aluin2_A[10]~10_combout ),
	.dataf(!\regs~2914_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h0054144014404410;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \pcplus_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[9] .is_wysiwyg = "true";
defparam \pcplus_M[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \imem~110 (
// Equation(s):
// \imem~110_combout  = ( \PC[14]~DUPLICATE_q  & ( \imem~109_combout  ) ) # ( !\PC[14]~DUPLICATE_q  & ( \imem~109_combout  ) ) # ( \PC[14]~DUPLICATE_q  & ( !\imem~109_combout  ) ) # ( !\PC[14]~DUPLICATE_q  & ( !\imem~109_combout  & ( (!\imem~52_combout ) # 
// (\PC[13]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\imem~52_combout ),
	.datad(gnd),
	.datae(!\PC[14]~DUPLICATE_q ),
	.dataf(!\imem~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~110 .extended_lut = "off";
defparam \imem~110 .lut_mask = 64'hF3F3FFFFFFFFFFFF;
defparam \imem~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N39
cyclonev_lcell_comb \aluin2_A[9]~13 (
// Equation(s):
// \aluin2_A[9]~13_combout  = ( \imem~110_combout  & ( \regs~2761_combout  ) ) # ( !\imem~110_combout  & ( \regs~2761_combout  & ( (!\WideOr2~1_combout ) # (\PC[15]~DUPLICATE_q ) ) ) ) # ( \imem~110_combout  & ( !\regs~2761_combout  & ( \WideOr2~1_combout  ) 
// ) ) # ( !\imem~110_combout  & ( !\regs~2761_combout  & ( (\PC[15]~DUPLICATE_q  & \WideOr2~1_combout ) ) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(gnd),
	.datae(!\imem~110_combout ),
	.dataf(!\regs~2761_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[9]~13 .extended_lut = "off";
defparam \aluin2_A[9]~13 .lut_mask = 64'h05050F0FF5F5FFFF;
defparam \aluin2_A[9]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N26
dffeas \regs~169 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~169 .is_wysiwyg = "true";
defparam \regs~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N32
dffeas \regs~233 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~233 .is_wysiwyg = "true";
defparam \regs~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N50
dffeas \regs~201 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~201 .is_wysiwyg = "true";
defparam \regs~201 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N57
cyclonev_lcell_comb \regs~41feeder (
// Equation(s):
// \regs~41feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~41feeder .extended_lut = "off";
defparam \regs~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N59
dffeas \regs~41 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~41 .is_wysiwyg = "true";
defparam \regs~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N27
cyclonev_lcell_comb \regs~73feeder (
// Equation(s):
// \regs~73feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~73feeder .extended_lut = "off";
defparam \regs~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N29
dffeas \regs~73 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~73 .is_wysiwyg = "true";
defparam \regs~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N42
cyclonev_lcell_comb \regs~105feeder (
// Equation(s):
// \regs~105feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~105feeder .extended_lut = "off";
defparam \regs~105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N44
dffeas \regs~105 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~105 .is_wysiwyg = "true";
defparam \regs~105 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N21
cyclonev_lcell_comb \regs~9feeder (
// Equation(s):
// \regs~9feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~9feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~9feeder .extended_lut = "off";
defparam \regs~9feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~9feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N22
dffeas \regs~9DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~9DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~9DUPLICATE .is_wysiwyg = "true";
defparam \regs~9DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \regs~3776 (
// Equation(s):
// \regs~3776_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~9DUPLICATE_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~41_q ))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & 
// (((\regs~73_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ) # (\regs~105_q ))))) ) )

	.dataa(!\imem~153_combout ),
	.datab(!\regs~41_q ),
	.datac(!\regs~73_q ),
	.datad(!\regs~105_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~9DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3776 .extended_lut = "on";
defparam \regs~3776 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~3776 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N15
cyclonev_lcell_comb \regs~137feeder (
// Equation(s):
// \regs~137feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~137feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~137feeder .extended_lut = "off";
defparam \regs~137feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~137feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N17
dffeas \regs~137 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~137 .is_wysiwyg = "true";
defparam \regs~137 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N24
cyclonev_lcell_comb \regs~2728 (
// Equation(s):
// \regs~2728_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3776_combout )))) # (\imem~126_combout  & ((!\regs~3776_combout  & ((\regs~137_q ))) # (\regs~3776_combout  & (\regs~169_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3776_combout )))) # (\imem~126_combout  & ((!\regs~3776_combout  & ((\regs~201_q ))) # (\regs~3776_combout  & (\regs~233_q ))))) ) )

	.dataa(!\regs~169_q ),
	.datab(!\regs~233_q ),
	.datac(!\regs~201_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3776_combout ),
	.datag(!\regs~137_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2728 .extended_lut = "on";
defparam \regs~2728 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2728 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N20
dffeas \regs~1065 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1065_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1065 .is_wysiwyg = "true";
defparam \regs~1065 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N56
dffeas \regs~1129 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1129 .is_wysiwyg = "true";
defparam \regs~1129 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N30
cyclonev_lcell_comb \regs~1097feeder (
// Equation(s):
// \regs~1097feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1097feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1097feeder .extended_lut = "off";
defparam \regs~1097feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1097feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N31
dffeas \regs~1097 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1097feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1097_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1097 .is_wysiwyg = "true";
defparam \regs~1097 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N18
cyclonev_lcell_comb \regs~1033feeder (
// Equation(s):
// \regs~1033feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1033feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1033feeder .extended_lut = "off";
defparam \regs~1033feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1033feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N20
dffeas \regs~1033 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1033feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1033 .is_wysiwyg = "true";
defparam \regs~1033 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N18
cyclonev_lcell_comb \regs~3784 (
// Equation(s):
// \regs~3784_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1033_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1065_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1097_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1129_q )))) ) )

	.dataa(!\regs~1065_q ),
	.datab(!\regs~1129_q ),
	.datac(!\regs~1097_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1033_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3784_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3784 .extended_lut = "on";
defparam \regs~3784 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3784 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \regs~1225feeder (
// Equation(s):
// \regs~1225feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1225feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1225feeder .extended_lut = "off";
defparam \regs~1225feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1225feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N56
dffeas \regs~1225 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1225 .is_wysiwyg = "true";
defparam \regs~1225 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N26
dffeas \regs~1257 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1257 .is_wysiwyg = "true";
defparam \regs~1257 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N51
cyclonev_lcell_comb \regs~1161feeder (
// Equation(s):
// \regs~1161feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1161feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1161feeder .extended_lut = "off";
defparam \regs~1161feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1161feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N52
dffeas \regs~1161 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1161 .is_wysiwyg = "true";
defparam \regs~1161 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N48
cyclonev_lcell_comb \regs~2736 (
// Equation(s):
// \regs~2736_combout  = ( !\imem~164_combout  & ( (!\regs~3784_combout  & (((\regs~1161_q  & (\imem~126_combout ))))) # (\regs~3784_combout  & ((((!\imem~126_combout ))) # (\regs~1193_q ))) ) ) # ( \imem~164_combout  & ( ((!\regs~3784_combout  & 
// (\regs~1225_q  & (\imem~126_combout ))) # (\regs~3784_combout  & (((!\imem~126_combout ) # (\regs~1257_q ))))) ) )

	.dataa(!\regs~1193_q ),
	.datab(!\regs~3784_combout ),
	.datac(!\regs~1225_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~1257_q ),
	.datag(!\regs~1161_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2736 .extended_lut = "on";
defparam \regs~2736 .lut_mask = 64'h331D330C331D333F;
defparam \regs~2736 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N2
dffeas \regs~681 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~681 .is_wysiwyg = "true";
defparam \regs~681 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N38
dffeas \regs~745 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~745 .is_wysiwyg = "true";
defparam \regs~745 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N17
dffeas \regs~713 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~713 .is_wysiwyg = "true";
defparam \regs~713 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N11
dffeas \regs~617 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~617 .is_wysiwyg = "true";
defparam \regs~617 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N21
cyclonev_lcell_comb \regs~585feeder (
// Equation(s):
// \regs~585feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~585feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~585feeder .extended_lut = "off";
defparam \regs~585feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~585feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N22
dffeas \regs~585 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~585feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~585 .is_wysiwyg = "true";
defparam \regs~585 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N32
dffeas \regs~553 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~553 .is_wysiwyg = "true";
defparam \regs~553 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N15
cyclonev_lcell_comb \regs~521feeder (
// Equation(s):
// \regs~521feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~521feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~521feeder .extended_lut = "off";
defparam \regs~521feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~521feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N16
dffeas \regs~521 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~521feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~521 .is_wysiwyg = "true";
defparam \regs~521 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \regs~3780 (
// Equation(s):
// \regs~3780_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~521_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ) # (\regs~553_q ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & (((\regs~585_q  
// & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~617_q ))) ) )

	.dataa(!\imem~153_combout ),
	.datab(!\regs~617_q ),
	.datac(!\regs~585_q ),
	.datad(!\regs~553_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~521_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3780_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3780 .extended_lut = "on";
defparam \regs~3780 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regs~3780 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \regs~649feeder (
// Equation(s):
// \regs~649feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~649feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~649feeder .extended_lut = "off";
defparam \regs~649feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~649feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N8
dffeas \regs~649 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~649feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~649 .is_wysiwyg = "true";
defparam \regs~649 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N0
cyclonev_lcell_comb \regs~2732 (
// Equation(s):
// \regs~2732_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3780_combout )))) # (\imem~126_combout  & ((!\regs~3780_combout  & ((\regs~649_q ))) # (\regs~3780_combout  & (\regs~681_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3780_combout )))) # (\imem~126_combout  & ((!\regs~3780_combout  & ((\regs~713_q ))) # (\regs~3780_combout  & (\regs~745_q ))))) ) )

	.dataa(!\regs~681_q ),
	.datab(!\regs~745_q ),
	.datac(!\regs~713_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3780_combout ),
	.datag(!\regs~649_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2732 .extended_lut = "on";
defparam \regs~2732 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2732 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \regs~1769feeder (
// Equation(s):
// \regs~1769feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1769feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1769feeder .extended_lut = "off";
defparam \regs~1769feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1769feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N22
dffeas \regs~1769 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1769feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1769 .is_wysiwyg = "true";
defparam \regs~1769 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N32
dffeas \regs~1705 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1705 .is_wysiwyg = "true";
defparam \regs~1705 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N27
cyclonev_lcell_comb \regs~1737feeder (
// Equation(s):
// \regs~1737feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1737feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1737feeder .extended_lut = "off";
defparam \regs~1737feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1737feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y11_N28
dffeas \regs~1737 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1737 .is_wysiwyg = "true";
defparam \regs~1737 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N2
dffeas \regs~1577 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1577 .is_wysiwyg = "true";
defparam \regs~1577 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N6
cyclonev_lcell_comb \regs~1609feeder (
// Equation(s):
// \regs~1609feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1609feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1609feeder .extended_lut = "off";
defparam \regs~1609feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1609feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N7
dffeas \regs~1609 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1609 .is_wysiwyg = "true";
defparam \regs~1609 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N42
cyclonev_lcell_comb \regs~1641feeder (
// Equation(s):
// \regs~1641feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1641feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1641feeder .extended_lut = "off";
defparam \regs~1641feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1641feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N43
dffeas \regs~1641DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1641feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1641DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1641DUPLICATE .is_wysiwyg = "true";
defparam \regs~1641DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N36
cyclonev_lcell_comb \regs~1545feeder (
// Equation(s):
// \regs~1545feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1545feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1545feeder .extended_lut = "off";
defparam \regs~1545feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1545feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N37
dffeas \regs~1545 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1545feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1545 .is_wysiwyg = "true";
defparam \regs~1545 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N15
cyclonev_lcell_comb \regs~3788 (
// Equation(s):
// \regs~3788_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~1545_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1577_q ))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & 
// (\regs~1609_q  & ((!\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout ) # (\regs~1641DUPLICATE_q ))))) ) )

	.dataa(!\regs~1577_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~1609_q ),
	.datad(!\regs~1641DUPLICATE_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1545_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3788_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3788 .extended_lut = "on";
defparam \regs~3788 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regs~3788 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N51
cyclonev_lcell_comb \regs~1673feeder (
// Equation(s):
// \regs~1673feeder_combout  = ( \wregval_M[9]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1673feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1673feeder .extended_lut = "off";
defparam \regs~1673feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1673feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y11_N52
dffeas \regs~1673 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1673feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1673 .is_wysiwyg = "true";
defparam \regs~1673 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N30
cyclonev_lcell_comb \regs~2740 (
// Equation(s):
// \regs~2740_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3788_combout )))) # (\imem~126_combout  & ((!\regs~3788_combout  & ((\regs~1673_q ))) # (\regs~3788_combout  & (\regs~1705_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3788_combout )))) # (\imem~126_combout  & ((!\regs~3788_combout  & ((\regs~1737_q ))) # (\regs~3788_combout  & (\regs~1769_q ))))) ) )

	.dataa(!\regs~1769_q ),
	.datab(!\regs~1705_q ),
	.datac(!\regs~1737_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3788_combout ),
	.datag(!\regs~1673_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2740_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2740 .extended_lut = "on";
defparam \regs~2740 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2740 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N54
cyclonev_lcell_comb \regs~2744 (
// Equation(s):
// \regs~2744_combout  = ( \regs~2732_combout  & ( \regs~2740_combout  & ( ((!\imem~51_combout  & (\regs~2728_combout )) # (\imem~51_combout  & ((\regs~2736_combout )))) # (\imem~46_combout ) ) ) ) # ( !\regs~2732_combout  & ( \regs~2740_combout  & ( 
// (!\imem~51_combout  & (\regs~2728_combout  & (!\imem~46_combout ))) # (\imem~51_combout  & (((\regs~2736_combout ) # (\imem~46_combout )))) ) ) ) # ( \regs~2732_combout  & ( !\regs~2740_combout  & ( (!\imem~51_combout  & (((\imem~46_combout )) # 
// (\regs~2728_combout ))) # (\imem~51_combout  & (((!\imem~46_combout  & \regs~2736_combout )))) ) ) ) # ( !\regs~2732_combout  & ( !\regs~2740_combout  & ( (!\imem~46_combout  & ((!\imem~51_combout  & (\regs~2728_combout )) # (\imem~51_combout  & 
// ((\regs~2736_combout ))))) ) ) )

	.dataa(!\regs~2728_combout ),
	.datab(!\imem~51_combout ),
	.datac(!\imem~46_combout ),
	.datad(!\regs~2736_combout ),
	.datae(!\regs~2732_combout ),
	.dataf(!\regs~2740_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2744_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2744 .extended_lut = "off";
defparam \regs~2744 .lut_mask = 64'h40704C7C43734F7F;
defparam \regs~2744 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N9
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \aluin2_A[9]~13_combout  & ( \regs~2744_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & ((!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & \Selector35~0_combout )))) ) ) ) # ( 
// !\aluin2_A[9]~13_combout  & ( \regs~2744_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector38~0_combout  $ (!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & !\Selector35~0_combout )))) ) ) ) # ( 
// \aluin2_A[9]~13_combout  & ( !\regs~2744_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector38~0_combout  $ (!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & !\Selector35~0_combout )))) ) ) ) # ( 
// !\aluin2_A[9]~13_combout  & ( !\regs~2744_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector37~0_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector37~0_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\aluin2_A[9]~13_combout ),
	.dataf(!\regs~2744_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h0054144014404410;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N45
cyclonev_lcell_comb \aluin2_A[8]~12 (
// Equation(s):
// \aluin2_A[8]~12_combout  = ( \imem~83_combout  & ( \regs~2574_combout  & ( (!\PC[15]~DUPLICATE_q ) # (!\WideOr2~1_combout ) ) ) ) # ( !\imem~83_combout  & ( \regs~2574_combout  & ( !\WideOr2~1_combout  ) ) ) # ( \imem~83_combout  & ( !\regs~2574_combout  
// & ( (!\PC[15]~DUPLICATE_q  & \WideOr2~1_combout ) ) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(gnd),
	.datae(!\imem~83_combout ),
	.dataf(!\regs~2574_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[8]~12 .extended_lut = "off";
defparam \aluin2_A[8]~12 .lut_mask = 64'h00000A0AF0F0FAFA;
defparam \aluin2_A[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N38
dffeas \regs~744 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~744 .is_wysiwyg = "true";
defparam \regs~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N2
dffeas \regs~680 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~680 .is_wysiwyg = "true";
defparam \regs~680 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N51
cyclonev_lcell_comb \regs~712feeder (
// Equation(s):
// \regs~712feeder_combout  = ( \wregval_M[8]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~712feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~712feeder .extended_lut = "off";
defparam \regs~712feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~712feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N52
dffeas \regs~712 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~712feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~712 .is_wysiwyg = "true";
defparam \regs~712 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N8
dffeas \regs~616 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~616 .is_wysiwyg = "true";
defparam \regs~616 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N59
dffeas \regs~552 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~552 .is_wysiwyg = "true";
defparam \regs~552 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N57
cyclonev_lcell_comb \regs~584feeder (
// Equation(s):
// \regs~584feeder_combout  = ( \wregval_M[8]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~584feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~584feeder .extended_lut = "off";
defparam \regs~584feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~584feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N58
dffeas \regs~584 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~584feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~584 .is_wysiwyg = "true";
defparam \regs~584 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N10
dffeas \regs~520 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~520 .is_wysiwyg = "true";
defparam \regs~520 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \regs~3636 (
// Equation(s):
// \regs~3636_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~520_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~552_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~584_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~616_q )))) ) )

	.dataa(!\regs~616_q ),
	.datab(!\regs~552_q ),
	.datac(!\regs~584_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~520_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3636 .extended_lut = "on";
defparam \regs~3636 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3636 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N17
dffeas \regs~648 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~648 .is_wysiwyg = "true";
defparam \regs~648 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \regs~2579 (
// Equation(s):
// \regs~2579_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3636_combout )))) # (\imem~126_combout  & ((!\regs~3636_combout  & ((\regs~648_q ))) # (\regs~3636_combout  & (\regs~680_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3636_combout )))) # (\imem~126_combout  & ((!\regs~3636_combout  & ((\regs~712_q ))) # (\regs~3636_combout  & (\regs~744_q ))))) ) )

	.dataa(!\regs~744_q ),
	.datab(!\regs~680_q ),
	.datac(!\regs~712_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3636_combout ),
	.datag(!\regs~648_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2579 .extended_lut = "on";
defparam \regs~2579 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2579 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N20
dffeas \regs~1768 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1768 .is_wysiwyg = "true";
defparam \regs~1768 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N14
dffeas \regs~1704 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1704 .is_wysiwyg = "true";
defparam \regs~1704 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N9
cyclonev_lcell_comb \regs~1736feeder (
// Equation(s):
// \regs~1736feeder_combout  = ( \wregval_M[8]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1736feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1736feeder .extended_lut = "off";
defparam \regs~1736feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1736feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N10
dffeas \regs~1736 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1736feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1736 .is_wysiwyg = "true";
defparam \regs~1736 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N44
dffeas \regs~1640 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1640 .is_wysiwyg = "true";
defparam \regs~1640 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N32
dffeas \regs~1576 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1576 .is_wysiwyg = "true";
defparam \regs~1576 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N19
dffeas \regs~1608 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1608 .is_wysiwyg = "true";
defparam \regs~1608 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N11
dffeas \regs~1544 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1544 .is_wysiwyg = "true";
defparam \regs~1544 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \regs~3644 (
// Equation(s):
// \regs~3644_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1544_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1576_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1608_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1640_q )))) ) )

	.dataa(!\regs~1640_q ),
	.datab(!\regs~1576_q ),
	.datac(!\regs~1608_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1544_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3644 .extended_lut = "on";
defparam \regs~3644 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3644 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N33
cyclonev_lcell_comb \regs~1672feeder (
// Equation(s):
// \regs~1672feeder_combout  = ( \wregval_M[8]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1672feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1672feeder .extended_lut = "off";
defparam \regs~1672feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1672feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N34
dffeas \regs~1672 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1672feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1672 .is_wysiwyg = "true";
defparam \regs~1672 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \regs~2587 (
// Equation(s):
// \regs~2587_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3644_combout )))) # (\imem~126_combout  & ((!\regs~3644_combout  & ((\regs~1672_q ))) # (\regs~3644_combout  & (\regs~1704_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3644_combout )))) # (\imem~126_combout  & ((!\regs~3644_combout  & ((\regs~1736_q ))) # (\regs~3644_combout  & (\regs~1768_q ))))) ) )

	.dataa(!\regs~1768_q ),
	.datab(!\regs~1704_q ),
	.datac(!\regs~1736_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3644_combout ),
	.datag(!\regs~1672_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2587 .extended_lut = "on";
defparam \regs~2587 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2587 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N17
dffeas \regs~168 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~168 .is_wysiwyg = "true";
defparam \regs~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N53
dffeas \regs~200 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~200 .is_wysiwyg = "true";
defparam \regs~200 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N0
cyclonev_lcell_comb \regs~104feeder (
// Equation(s):
// \regs~104feeder_combout  = ( \wregval_M[8]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~104feeder .extended_lut = "off";
defparam \regs~104feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N2
dffeas \regs~104 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~104 .is_wysiwyg = "true";
defparam \regs~104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \regs~40feeder (
// Equation(s):
// \regs~40feeder_combout  = ( \wregval_M[8]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~40feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~40feeder .extended_lut = "off";
defparam \regs~40feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~40feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N22
dffeas \regs~40DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~40DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~40DUPLICATE .is_wysiwyg = "true";
defparam \regs~40DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N37
dffeas \regs~72DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~72DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~72DUPLICATE .is_wysiwyg = "true";
defparam \regs~72DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N1
dffeas \regs~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~8 .is_wysiwyg = "true";
defparam \regs~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N36
cyclonev_lcell_comb \regs~3632 (
// Equation(s):
// \regs~3632_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~8_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~40DUPLICATE_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & 
// (((\regs~72DUPLICATE_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~104_q )))) ) )

	.dataa(!\regs~104_q ),
	.datab(!\regs~40DUPLICATE_q ),
	.datac(!\regs~72DUPLICATE_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3632 .extended_lut = "on";
defparam \regs~3632 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3632 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N9
cyclonev_lcell_comb \regs~136feeder (
// Equation(s):
// \regs~136feeder_combout  = ( \wregval_M[8]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~136feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~136feeder .extended_lut = "off";
defparam \regs~136feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~136feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N10
dffeas \regs~136 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~136 .is_wysiwyg = "true";
defparam \regs~136 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N18
cyclonev_lcell_comb \regs~2575 (
// Equation(s):
// \regs~2575_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3632_combout )))) # (\imem~126_combout  & ((!\regs~3632_combout  & ((\regs~136_q ))) # (\regs~3632_combout  & (\regs~168_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3632_combout )))) # (\imem~126_combout  & ((!\regs~3632_combout  & ((\regs~200_q ))) # (\regs~3632_combout  & (\regs~232_q ))))) ) )

	.dataa(!\regs~232_q ),
	.datab(!\regs~168_q ),
	.datac(!\regs~200_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3632_combout ),
	.datag(!\regs~136_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2575 .extended_lut = "on";
defparam \regs~2575 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2575 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N38
dffeas \regs~1256 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1256 .is_wysiwyg = "true";
defparam \regs~1256 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N32
dffeas \regs~1192 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1192 .is_wysiwyg = "true";
defparam \regs~1192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \regs~1224feeder (
// Equation(s):
// \regs~1224feeder_combout  = ( \wregval_M[8]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1224feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1224feeder .extended_lut = "off";
defparam \regs~1224feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1224feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N19
dffeas \regs~1224 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1224 .is_wysiwyg = "true";
defparam \regs~1224 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N14
dffeas \regs~1064 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1064_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1064 .is_wysiwyg = "true";
defparam \regs~1064 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N54
cyclonev_lcell_comb \regs~1096feeder (
// Equation(s):
// \regs~1096feeder_combout  = ( \wregval_M[8]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1096feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1096feeder .extended_lut = "off";
defparam \regs~1096feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1096feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N56
dffeas \regs~1096 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1096feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1096_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1096 .is_wysiwyg = "true";
defparam \regs~1096 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N50
dffeas \regs~1128 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1128 .is_wysiwyg = "true";
defparam \regs~1128 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N0
cyclonev_lcell_comb \regs~1032feeder (
// Equation(s):
// \regs~1032feeder_combout  = ( \wregval_M[8]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1032feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1032feeder .extended_lut = "off";
defparam \regs~1032feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1032feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N1
dffeas \regs~1032 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1032feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1032 .is_wysiwyg = "true";
defparam \regs~1032 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N48
cyclonev_lcell_comb \regs~3640 (
// Equation(s):
// \regs~3640_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & (((!\imem~153_combout  & ((\regs~1032_q ))) # (\imem~153_combout  & (\regs~1064_q ))))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & (((!\imem~153_combout  & (\regs~1096_q )) # (\imem~153_combout  & ((\regs~1128_q )))))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1064_q ),
	.datac(!\regs~1096_q ),
	.datad(!\regs~1128_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1032_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3640 .extended_lut = "on";
defparam \regs~3640 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3640 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N38
dffeas \regs~1160 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1160 .is_wysiwyg = "true";
defparam \regs~1160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N36
cyclonev_lcell_comb \regs~2583 (
// Equation(s):
// \regs~2583_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3640_combout )))) # (\imem~126_combout  & ((!\regs~3640_combout  & ((\regs~1160_q ))) # (\regs~3640_combout  & (\regs~1192_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3640_combout )))) # (\imem~126_combout  & ((!\regs~3640_combout  & ((\regs~1224_q ))) # (\regs~3640_combout  & (\regs~1256_q ))))) ) )

	.dataa(!\regs~1256_q ),
	.datab(!\regs~1192_q ),
	.datac(!\regs~1224_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3640_combout ),
	.datag(!\regs~1160_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2583 .extended_lut = "on";
defparam \regs~2583 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2583 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \regs~2591 (
// Equation(s):
// \regs~2591_combout  = ( \regs~2575_combout  & ( \regs~2583_combout  & ( (!\imem~46_combout ) # ((!\imem~51_combout  & (\regs~2579_combout )) # (\imem~51_combout  & ((\regs~2587_combout )))) ) ) ) # ( !\regs~2575_combout  & ( \regs~2583_combout  & ( 
// (!\imem~46_combout  & (((\imem~51_combout )))) # (\imem~46_combout  & ((!\imem~51_combout  & (\regs~2579_combout )) # (\imem~51_combout  & ((\regs~2587_combout ))))) ) ) ) # ( \regs~2575_combout  & ( !\regs~2583_combout  & ( (!\imem~46_combout  & 
// (((!\imem~51_combout )))) # (\imem~46_combout  & ((!\imem~51_combout  & (\regs~2579_combout )) # (\imem~51_combout  & ((\regs~2587_combout ))))) ) ) ) # ( !\regs~2575_combout  & ( !\regs~2583_combout  & ( (\imem~46_combout  & ((!\imem~51_combout  & 
// (\regs~2579_combout )) # (\imem~51_combout  & ((\regs~2587_combout ))))) ) ) )

	.dataa(!\regs~2579_combout ),
	.datab(!\regs~2587_combout ),
	.datac(!\imem~46_combout ),
	.datad(!\imem~51_combout ),
	.datae(!\regs~2575_combout ),
	.dataf(!\regs~2583_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2591 .extended_lut = "off";
defparam \regs~2591 .lut_mask = 64'h0503F50305F3F5F3;
defparam \regs~2591 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N21
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \aluin2_A[8]~12_combout  & ( \regs~2591_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & ((!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & \Selector35~0_combout )))) ) ) ) # ( 
// !\aluin2_A[8]~12_combout  & ( \regs~2591_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector38~0_combout  $ (!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & !\Selector35~0_combout )))) ) ) ) # ( 
// \aluin2_A[8]~12_combout  & ( !\regs~2591_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector38~0_combout  $ (!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & !\Selector35~0_combout )))) ) ) ) # ( 
// !\aluin2_A[8]~12_combout  & ( !\regs~2591_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector37~0_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector37~0_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\aluin2_A[8]~12_combout ),
	.dataf(!\regs~2591_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h0054144014404410;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N16
dffeas \pcplus_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[7] .is_wysiwyg = "true";
defparam \pcplus_M[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \imem~87 (
// Equation(s):
// \imem~87_combout  = ( \imem~86_combout  ) # ( !\imem~86_combout  & ( (!\imem~52_combout ) # ((PC[14]) # (\PC[13]~DUPLICATE_q )) ) )

	.dataa(!\imem~52_combout ),
	.datab(gnd),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!PC[14]),
	.datae(gnd),
	.dataf(!\imem~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87 .extended_lut = "off";
defparam \imem~87 .lut_mask = 64'hAFFFAFFFFFFFFFFF;
defparam \imem~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N38
dffeas \regs~679 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~679 .is_wysiwyg = "true";
defparam \regs~679 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N18
cyclonev_lcell_comb \regs~711feeder (
// Equation(s):
// \regs~711feeder_combout  = ( \wregval_M[7]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~711feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~711feeder .extended_lut = "off";
defparam \regs~711feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~711feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N20
dffeas \regs~711 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~711feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~711 .is_wysiwyg = "true";
defparam \regs~711 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N44
dffeas \regs~743 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~743 .is_wysiwyg = "true";
defparam \regs~743 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N20
dffeas \regs~615 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~615 .is_wysiwyg = "true";
defparam \regs~615 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N14
dffeas \regs~551 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~551 .is_wysiwyg = "true";
defparam \regs~551 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N42
cyclonev_lcell_comb \regs~583feeder (
// Equation(s):
// \regs~583feeder_combout  = ( \wregval_M[7]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~583feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~583feeder .extended_lut = "off";
defparam \regs~583feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~583feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N43
dffeas \regs~583 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~583feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~583 .is_wysiwyg = "true";
defparam \regs~583 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N16
dffeas \regs~519 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~519 .is_wysiwyg = "true";
defparam \regs~519 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \regs~3668 (
// Equation(s):
// \regs~3668_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~519_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~551_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~583_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~615_q )))) ) )

	.dataa(!\regs~615_q ),
	.datab(!\regs~551_q ),
	.datac(!\regs~583_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~519_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3668 .extended_lut = "on";
defparam \regs~3668 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3668 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \regs~647feeder (
// Equation(s):
// \regs~647feeder_combout  = ( \wregval_M[7]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~647feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~647feeder .extended_lut = "off";
defparam \regs~647feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~647feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N31
dffeas \regs~647 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~647feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~647 .is_wysiwyg = "true";
defparam \regs~647 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \regs~2613 (
// Equation(s):
// \regs~2613_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3668_combout ))))) # (\imem~126_combout  & (((!\regs~3668_combout  & ((\regs~647_q ))) # (\regs~3668_combout  & (\regs~679_q ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3668_combout ))))) # (\imem~126_combout  & (((!\regs~3668_combout  & (\regs~711_q )) # (\regs~3668_combout  & ((\regs~743_q )))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~679_q ),
	.datac(!\regs~711_q ),
	.datad(!\regs~743_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3668_combout ),
	.datag(!\regs~647_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2613 .extended_lut = "on";
defparam \regs~2613 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2613 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N6
cyclonev_lcell_comb \regs~167feeder (
// Equation(s):
// \regs~167feeder_combout  = ( \wregval_M[7]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~167feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~167feeder .extended_lut = "off";
defparam \regs~167feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~167feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N8
dffeas \regs~167 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~167 .is_wysiwyg = "true";
defparam \regs~167 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N18
cyclonev_lcell_comb \regs~199feeder (
// Equation(s):
// \regs~199feeder_combout  = ( \wregval_M[7]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~199feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~199feeder .extended_lut = "off";
defparam \regs~199feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~199feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N20
dffeas \regs~199 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~199 .is_wysiwyg = "true";
defparam \regs~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N2
dffeas \regs~39 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~39 .is_wysiwyg = "true";
defparam \regs~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N57
cyclonev_lcell_comb \regs~103feeder (
// Equation(s):
// \regs~103feeder_combout  = ( \wregval_M[7]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~103feeder .extended_lut = "off";
defparam \regs~103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~103feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N59
dffeas \regs~103 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~103 .is_wysiwyg = "true";
defparam \regs~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N27
cyclonev_lcell_comb \regs~71feeder (
// Equation(s):
// \regs~71feeder_combout  = ( \wregval_M[7]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~71feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~71feeder .extended_lut = "off";
defparam \regs~71feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~71feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N29
dffeas \regs~71 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~71 .is_wysiwyg = "true";
defparam \regs~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N51
cyclonev_lcell_comb \regs~7feeder (
// Equation(s):
// \regs~7feeder_combout  = ( \wregval_M[7]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~7feeder .extended_lut = "off";
defparam \regs~7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N52
dffeas \regs~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~7 .is_wysiwyg = "true";
defparam \regs~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N6
cyclonev_lcell_comb \regs~3664 (
// Equation(s):
// \regs~3664_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~7_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~39_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~71_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~103_q )))) ) )

	.dataa(!\regs~39_q ),
	.datab(!\regs~103_q ),
	.datac(!\regs~71_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3664 .extended_lut = "on";
defparam \regs~3664 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N15
cyclonev_lcell_comb \regs~135feeder (
// Equation(s):
// \regs~135feeder_combout  = ( \wregval_M[7]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~135feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~135feeder .extended_lut = "off";
defparam \regs~135feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~135feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N16
dffeas \regs~135 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~135 .is_wysiwyg = "true";
defparam \regs~135 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N36
cyclonev_lcell_comb \regs~2609 (
// Equation(s):
// \regs~2609_combout  = ( !\imem~164_combout  & ( ((!\regs~3664_combout  & (((\regs~135_q  & \imem~126_combout )))) # (\regs~3664_combout  & (((!\imem~126_combout )) # (\regs~167_q )))) ) ) # ( \imem~164_combout  & ( ((!\regs~3664_combout  & (((\regs~199_q  
// & \imem~126_combout )))) # (\regs~3664_combout  & (((!\imem~126_combout )) # (\regs~231_q )))) ) )

	.dataa(!\regs~231_q ),
	.datab(!\regs~167_q ),
	.datac(!\regs~199_q ),
	.datad(!\regs~3664_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~135_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2609 .extended_lut = "on";
defparam \regs~2609 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~2609 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N38
dffeas \regs~1191 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1191 .is_wysiwyg = "true";
defparam \regs~1191 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N44
dffeas \regs~1255 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1255 .is_wysiwyg = "true";
defparam \regs~1255 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N32
dffeas \regs~1223 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1223 .is_wysiwyg = "true";
defparam \regs~1223 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N26
dffeas \regs~1063 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1063_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1063 .is_wysiwyg = "true";
defparam \regs~1063 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N2
dffeas \regs~1127 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1127 .is_wysiwyg = "true";
defparam \regs~1127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N57
cyclonev_lcell_comb \regs~1095feeder (
// Equation(s):
// \regs~1095feeder_combout  = ( \wregval_M[7]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1095feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1095feeder .extended_lut = "off";
defparam \regs~1095feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1095feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N58
dffeas \regs~1095 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1095feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1095_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1095 .is_wysiwyg = "true";
defparam \regs~1095 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N40
dffeas \regs~1031 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1031 .is_wysiwyg = "true";
defparam \regs~1031 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N0
cyclonev_lcell_comb \regs~3672 (
// Equation(s):
// \regs~3672_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1031_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1063_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1095_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1127_q )))) ) )

	.dataa(!\regs~1063_q ),
	.datab(!\regs~1127_q ),
	.datac(!\regs~1095_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1031_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3672 .extended_lut = "on";
defparam \regs~3672 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3672 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N46
dffeas \regs~1159 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1159 .is_wysiwyg = "true";
defparam \regs~1159 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \regs~2617 (
// Equation(s):
// \regs~2617_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3672_combout )))) # (\imem~126_combout  & ((!\regs~3672_combout  & ((\regs~1159_q ))) # (\regs~3672_combout  & (\regs~1191_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3672_combout )))) # (\imem~126_combout  & ((!\regs~3672_combout  & ((\regs~1223_q ))) # (\regs~3672_combout  & (\regs~1255_q ))))) ) )

	.dataa(!\regs~1191_q ),
	.datab(!\regs~1255_q ),
	.datac(!\regs~1223_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3672_combout ),
	.datag(!\regs~1159_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2617 .extended_lut = "on";
defparam \regs~2617 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2617 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N56
dffeas \regs~1703 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1703 .is_wysiwyg = "true";
defparam \regs~1703 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N2
dffeas \regs~1767 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1767 .is_wysiwyg = "true";
defparam \regs~1767 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N15
cyclonev_lcell_comb \regs~1735feeder (
// Equation(s):
// \regs~1735feeder_combout  = ( \wregval_M[7]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1735feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1735feeder .extended_lut = "off";
defparam \regs~1735feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1735feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y11_N16
dffeas \regs~1735 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1735feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1735 .is_wysiwyg = "true";
defparam \regs~1735 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N27
cyclonev_lcell_comb \regs~1639feeder (
// Equation(s):
// \regs~1639feeder_combout  = ( \wregval_M[7]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1639feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1639feeder .extended_lut = "off";
defparam \regs~1639feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1639feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N29
dffeas \regs~1639 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1639feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1639 .is_wysiwyg = "true";
defparam \regs~1639 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N13
dffeas \regs~1575 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1575 .is_wysiwyg = "true";
defparam \regs~1575 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N37
dffeas \regs~1607 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1607 .is_wysiwyg = "true";
defparam \regs~1607 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N16
dffeas \regs~1543 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1543 .is_wysiwyg = "true";
defparam \regs~1543 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \regs~3676 (
// Equation(s):
// \regs~3676_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1543_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1575_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1607_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1639_q )))) ) )

	.dataa(!\regs~1639_q ),
	.datab(!\regs~1575_q ),
	.datac(!\regs~1607_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1543_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3676 .extended_lut = "on";
defparam \regs~3676 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3676 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N36
cyclonev_lcell_comb \regs~1671feeder (
// Equation(s):
// \regs~1671feeder_combout  = ( \wregval_M[7]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1671feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1671feeder .extended_lut = "off";
defparam \regs~1671feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1671feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y11_N37
dffeas \regs~1671 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1671feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1671 .is_wysiwyg = "true";
defparam \regs~1671 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \regs~2621 (
// Equation(s):
// \regs~2621_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3676_combout )))) # (\imem~126_combout  & ((!\regs~3676_combout  & ((\regs~1671_q ))) # (\regs~3676_combout  & (\regs~1703_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3676_combout )))) # (\imem~126_combout  & ((!\regs~3676_combout  & ((\regs~1735_q ))) # (\regs~3676_combout  & (\regs~1767_q ))))) ) )

	.dataa(!\regs~1703_q ),
	.datab(!\regs~1767_q ),
	.datac(!\regs~1735_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3676_combout ),
	.datag(!\regs~1671_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2621 .extended_lut = "on";
defparam \regs~2621 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2621 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \regs~2625 (
// Equation(s):
// \regs~2625_combout  = ( \regs~2617_combout  & ( \regs~2621_combout  & ( ((!\imem~46_combout  & ((\regs~2609_combout ))) # (\imem~46_combout  & (\regs~2613_combout ))) # (\imem~51_combout ) ) ) ) # ( !\regs~2617_combout  & ( \regs~2621_combout  & ( 
// (!\imem~51_combout  & ((!\imem~46_combout  & ((\regs~2609_combout ))) # (\imem~46_combout  & (\regs~2613_combout )))) # (\imem~51_combout  & (((\imem~46_combout )))) ) ) ) # ( \regs~2617_combout  & ( !\regs~2621_combout  & ( (!\imem~51_combout  & 
// ((!\imem~46_combout  & ((\regs~2609_combout ))) # (\imem~46_combout  & (\regs~2613_combout )))) # (\imem~51_combout  & (((!\imem~46_combout )))) ) ) ) # ( !\regs~2617_combout  & ( !\regs~2621_combout  & ( (!\imem~51_combout  & ((!\imem~46_combout  & 
// ((\regs~2609_combout ))) # (\imem~46_combout  & (\regs~2613_combout )))) ) ) )

	.dataa(!\imem~51_combout ),
	.datab(!\regs~2613_combout ),
	.datac(!\regs~2609_combout ),
	.datad(!\imem~46_combout ),
	.datae(!\regs~2617_combout ),
	.dataf(!\regs~2621_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2625 .extended_lut = "off";
defparam \regs~2625 .lut_mask = 64'h0A225F220A775F77;
defparam \regs~2625 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas selpcplus_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Decoder1~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selpcplus_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam selpcplus_M.is_wysiwyg = "true";
defparam selpcplus_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N15
cyclonev_lcell_comb \imem~104 (
// Equation(s):
// \imem~104_combout  = ( \imem~103_combout  & ( \imem~52_combout  & ( (!\PC[14]~DUPLICATE_q  & !PC[13]) ) ) )

	.dataa(!\PC[14]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC[13]),
	.datad(gnd),
	.datae(!\imem~103_combout ),
	.dataf(!\imem~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~104 .extended_lut = "off";
defparam \imem~104 .lut_mask = 64'h000000000000A0A0;
defparam \imem~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \regs~1766feeder (
// Equation(s):
// \regs~1766feeder_combout  = ( \wregval_M[6]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1766feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1766feeder .extended_lut = "off";
defparam \regs~1766feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1766feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N20
dffeas \regs~1766 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1766feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1766 .is_wysiwyg = "true";
defparam \regs~1766 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N6
cyclonev_lcell_comb \regs~1734feeder (
// Equation(s):
// \regs~1734feeder_combout  = ( \wregval_M[6]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1734feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1734feeder .extended_lut = "off";
defparam \regs~1734feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1734feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N8
dffeas \regs~1734 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1734feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1734 .is_wysiwyg = "true";
defparam \regs~1734 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N44
dffeas \regs~1702 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1702 .is_wysiwyg = "true";
defparam \regs~1702 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N20
dffeas \regs~1638 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1638 .is_wysiwyg = "true";
defparam \regs~1638 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N43
dffeas \regs~1606 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1606 .is_wysiwyg = "true";
defparam \regs~1606 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N14
dffeas \regs~1574 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1574 .is_wysiwyg = "true";
defparam \regs~1574 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N41
dffeas \regs~1542 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1542 .is_wysiwyg = "true";
defparam \regs~1542 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \regs~3772 (
// Equation(s):
// \regs~3772_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (\regs~1542_q  & ((!\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout ) # (\regs~1574_q ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & (((\regs~1606_q  
// & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1638_q ))) ) )

	.dataa(!\regs~1638_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~1606_q ),
	.datad(!\regs~1574_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1542_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3772_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3772 .extended_lut = "on";
defparam \regs~3772 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~3772 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N0
cyclonev_lcell_comb \regs~1670feeder (
// Equation(s):
// \regs~1670feeder_combout  = ( \wregval_M[6]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1670feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1670feeder .extended_lut = "off";
defparam \regs~1670feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1670feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N1
dffeas \regs~1670 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1670feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1670 .is_wysiwyg = "true";
defparam \regs~1670 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \regs~2723 (
// Equation(s):
// \regs~2723_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3772_combout )))) # (\imem~126_combout  & ((!\regs~3772_combout  & (\regs~1670_q )) # (\regs~3772_combout  & ((\regs~1702_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3772_combout ))))) # (\imem~126_combout  & (((!\regs~3772_combout  & ((\regs~1734_q ))) # (\regs~3772_combout  & (\regs~1766_q ))))) ) )

	.dataa(!\regs~1766_q ),
	.datab(!\imem~126_combout ),
	.datac(!\regs~1734_q ),
	.datad(!\regs~1702_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3772_combout ),
	.datag(!\regs~1670_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2723_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2723 .extended_lut = "on";
defparam \regs~2723 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2723 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \regs~742feeder (
// Equation(s):
// \regs~742feeder_combout  = ( \wregval_M[6]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~742feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~742feeder .extended_lut = "off";
defparam \regs~742feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~742feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N20
dffeas \regs~742 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~742feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~742 .is_wysiwyg = "true";
defparam \regs~742 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \regs~710feeder (
// Equation(s):
// \regs~710feeder_combout  = ( \wregval_M[6]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~710feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~710feeder .extended_lut = "off";
defparam \regs~710feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~710feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N31
dffeas \regs~710 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~710 .is_wysiwyg = "true";
defparam \regs~710 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \regs~678feeder (
// Equation(s):
// \regs~678feeder_combout  = ( \wregval_M[6]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~678feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~678feeder .extended_lut = "off";
defparam \regs~678feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~678feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N37
dffeas \regs~678DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~678feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~678DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~678DUPLICATE .is_wysiwyg = "true";
defparam \regs~678DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N23
dffeas \regs~614 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~614 .is_wysiwyg = "true";
defparam \regs~614 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \regs~550feeder (
// Equation(s):
// \regs~550feeder_combout  = ( \wregval_M[6]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~550feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~550feeder .extended_lut = "off";
defparam \regs~550feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~550feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N55
dffeas \regs~550 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~550feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~550 .is_wysiwyg = "true";
defparam \regs~550 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N29
dffeas \regs~582 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~582 .is_wysiwyg = "true";
defparam \regs~582 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N47
dffeas \regs~518DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~518DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~518DUPLICATE .is_wysiwyg = "true";
defparam \regs~518DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \regs~3764 (
// Equation(s):
// \regs~3764_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~518DUPLICATE_q ))) # (\imem~153_combout  & (\regs~550_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~582_q ))) # (\imem~153_combout  & (\regs~614_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~614_q ),
	.datab(!\regs~550_q ),
	.datac(!\regs~582_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~518DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3764_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3764 .extended_lut = "on";
defparam \regs~3764 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3764 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \regs~646feeder (
// Equation(s):
// \regs~646feeder_combout  = ( \wregval_M[6]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~646feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~646feeder .extended_lut = "off";
defparam \regs~646feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~646feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N25
dffeas \regs~646 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~646feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~646 .is_wysiwyg = "true";
defparam \regs~646 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \regs~2715 (
// Equation(s):
// \regs~2715_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3764_combout )))) # (\imem~126_combout  & ((!\regs~3764_combout  & (\regs~646_q )) # (\regs~3764_combout  & ((\regs~678DUPLICATE_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3764_combout ))))) # (\imem~126_combout  & (((!\regs~3764_combout  & ((\regs~710_q ))) # (\regs~3764_combout  & (\regs~742_q ))))) ) )

	.dataa(!\regs~742_q ),
	.datab(!\imem~126_combout ),
	.datac(!\regs~710_q ),
	.datad(!\regs~678DUPLICATE_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3764_combout ),
	.datag(!\regs~646_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2715_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2715 .extended_lut = "on";
defparam \regs~2715 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2715 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N14
dffeas \regs~1254 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1254 .is_wysiwyg = "true";
defparam \regs~1254 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N19
dffeas \regs~1222 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1222 .is_wysiwyg = "true";
defparam \regs~1222 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N43
dffeas \regs~1190 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1190 .is_wysiwyg = "true";
defparam \regs~1190 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N50
dffeas \regs~1126 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1126 .is_wysiwyg = "true";
defparam \regs~1126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N54
cyclonev_lcell_comb \regs~1094feeder (
// Equation(s):
// \regs~1094feeder_combout  = ( \wregval_M[6]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1094feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1094feeder .extended_lut = "off";
defparam \regs~1094feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1094feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N56
dffeas \regs~1094 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1094feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1094_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1094 .is_wysiwyg = "true";
defparam \regs~1094 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N13
dffeas \regs~1062 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1062_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1062 .is_wysiwyg = "true";
defparam \regs~1062 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N35
dffeas \regs~1030 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1030 .is_wysiwyg = "true";
defparam \regs~1030 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N6
cyclonev_lcell_comb \regs~3768 (
// Equation(s):
// \regs~3768_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & (\regs~1030_q )) # (\imem~153_combout  & ((\regs~1062_q ))))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & (((!\imem~153_combout  & ((\regs~1094_q ))) # (\imem~153_combout  & (\regs~1126_q ))))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) )

	.dataa(!\regs~1126_q ),
	.datab(!\imem~126_combout ),
	.datac(!\regs~1094_q ),
	.datad(!\regs~1062_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1030_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3768_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3768 .extended_lut = "on";
defparam \regs~3768 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~3768 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \regs~1158feeder (
// Equation(s):
// \regs~1158feeder_combout  = ( \wregval_M[6]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1158feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1158feeder .extended_lut = "off";
defparam \regs~1158feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1158feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N40
dffeas \regs~1158 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1158 .is_wysiwyg = "true";
defparam \regs~1158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N33
cyclonev_lcell_comb \regs~2719 (
// Equation(s):
// \regs~2719_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3768_combout ))))) # (\imem~126_combout  & (((!\regs~3768_combout  & (\regs~1158_q )) # (\regs~3768_combout  & ((\regs~1190_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3768_combout ))))) # (\imem~126_combout  & (((!\regs~3768_combout  & ((\regs~1222_q ))) # (\regs~3768_combout  & (\regs~1254_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1254_q ),
	.datac(!\regs~1222_q ),
	.datad(!\regs~1190_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3768_combout ),
	.datag(!\regs~1158_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2719_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2719 .extended_lut = "on";
defparam \regs~2719 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2719 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N6
cyclonev_lcell_comb \regs~166feeder (
// Equation(s):
// \regs~166feeder_combout  = ( \wregval_M[6]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~166feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~166feeder .extended_lut = "off";
defparam \regs~166feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~166feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N8
dffeas \regs~166 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~166 .is_wysiwyg = "true";
defparam \regs~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N28
dffeas \regs~198 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~198 .is_wysiwyg = "true";
defparam \regs~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N53
dffeas \regs~102 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~102 .is_wysiwyg = "true";
defparam \regs~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N53
dffeas \regs~70 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~70 .is_wysiwyg = "true";
defparam \regs~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N26
dffeas \regs~38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~38 .is_wysiwyg = "true";
defparam \regs~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N29
dffeas \regs~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~6 .is_wysiwyg = "true";
defparam \regs~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N0
cyclonev_lcell_comb \regs~3760 (
// Equation(s):
// \regs~3760_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & (\regs~6_q )) # (\imem~153_combout  & ((\regs~38_q ))))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( (!\imem~126_combout  
// & (((!\imem~153_combout  & ((\regs~70_q ))) # (\imem~153_combout  & (\regs~102_q ))))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) )

	.dataa(!\regs~102_q ),
	.datab(!\imem~126_combout ),
	.datac(!\regs~70_q ),
	.datad(!\regs~38_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3760_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3760 .extended_lut = "on";
defparam \regs~3760 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~3760 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N21
cyclonev_lcell_comb \regs~134feeder (
// Equation(s):
// \regs~134feeder_combout  = ( \wregval_M[6]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~134feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~134feeder .extended_lut = "off";
defparam \regs~134feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~134feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N22
dffeas \regs~134 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~134 .is_wysiwyg = "true";
defparam \regs~134 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \regs~2711 (
// Equation(s):
// \regs~2711_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3760_combout )))) # (\imem~126_combout  & ((!\regs~3760_combout  & ((\regs~134_q ))) # (\regs~3760_combout  & (\regs~166_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3760_combout )))) # (\imem~126_combout  & ((!\regs~3760_combout  & ((\regs~198_q ))) # (\regs~3760_combout  & (\regs~230_q ))))) ) )

	.dataa(!\regs~230_q ),
	.datab(!\regs~166_q ),
	.datac(!\regs~198_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3760_combout ),
	.datag(!\regs~134_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2711 .extended_lut = "on";
defparam \regs~2711 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2711 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \regs~2727 (
// Equation(s):
// \regs~2727_combout  = ( \regs~2719_combout  & ( \regs~2711_combout  & ( (!\imem~46_combout ) # ((!\imem~51_combout  & ((\regs~2715_combout ))) # (\imem~51_combout  & (\regs~2723_combout ))) ) ) ) # ( !\regs~2719_combout  & ( \regs~2711_combout  & ( 
// (!\imem~46_combout  & (!\imem~51_combout )) # (\imem~46_combout  & ((!\imem~51_combout  & ((\regs~2715_combout ))) # (\imem~51_combout  & (\regs~2723_combout )))) ) ) ) # ( \regs~2719_combout  & ( !\regs~2711_combout  & ( (!\imem~46_combout  & 
// (\imem~51_combout )) # (\imem~46_combout  & ((!\imem~51_combout  & ((\regs~2715_combout ))) # (\imem~51_combout  & (\regs~2723_combout )))) ) ) ) # ( !\regs~2719_combout  & ( !\regs~2711_combout  & ( (\imem~46_combout  & ((!\imem~51_combout  & 
// ((\regs~2715_combout ))) # (\imem~51_combout  & (\regs~2723_combout )))) ) ) )

	.dataa(!\imem~46_combout ),
	.datab(!\imem~51_combout ),
	.datac(!\regs~2723_combout ),
	.datad(!\regs~2715_combout ),
	.datae(!\regs~2719_combout ),
	.dataf(!\regs~2711_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2727_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2727 .extended_lut = "off";
defparam \regs~2727 .lut_mask = 64'h0145236789CDABEF;
defparam \regs~2727 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N50
dffeas \aluout_M[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[8]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \pcplus_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[3] .is_wysiwyg = "true";
defparam \pcplus_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N0
cyclonev_lcell_comb \wregval_M[3]~29 (
// Equation(s):
// \wregval_M[3]~29_combout  = ( \selpcplus_M~q  & ( aluout_M[3] & ( ((\selaluout_M~q ) # (pcplus_M[3])) # (\selmemout_M~q ) ) ) ) # ( !\selpcplus_M~q  & ( aluout_M[3] & ( (\selaluout_M~q ) # (\selmemout_M~q ) ) ) ) # ( \selpcplus_M~q  & ( !aluout_M[3] & ( 
// (!\selaluout_M~q  & ((pcplus_M[3]) # (\selmemout_M~q ))) ) ) ) # ( !\selpcplus_M~q  & ( !aluout_M[3] & ( (\selmemout_M~q  & !\selaluout_M~q ) ) ) )

	.dataa(!\selmemout_M~q ),
	.datab(!pcplus_M[3]),
	.datac(gnd),
	.datad(!\selaluout_M~q ),
	.datae(!\selpcplus_M~q ),
	.dataf(!aluout_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~29 .extended_lut = "off";
defparam \wregval_M[3]~29 .lut_mask = 64'h5500770055FF77FF;
defparam \wregval_M[3]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N57
cyclonev_lcell_comb \wregval_M[27]~3 (
// Equation(s):
// \wregval_M[27]~3_combout  = ( \selmemout_M~q  & ( !\selaluout_M~q  ) )

	.dataa(!\selaluout_M~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selmemout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[27]~3 .extended_lut = "off";
defparam \wregval_M[27]~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \wregval_M[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N51
cyclonev_lcell_comb \imem~93 (
// Equation(s):
// \imem~93_combout  = ( \imem~92_combout  & ( (!\PC[13]~DUPLICATE_q  & (\imem~52_combout  & !PC[14])) ) )

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~52_combout ),
	.datad(!PC[14]),
	.datae(gnd),
	.dataf(!\imem~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~93 .extended_lut = "off";
defparam \imem~93 .lut_mask = 64'h000000000A000A00;
defparam \imem~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N55
dffeas \aluout_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[4] .is_wysiwyg = "true";
defparam \aluout_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N8
dffeas \pcplus_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[4] .is_wysiwyg = "true";
defparam \pcplus_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N50
dffeas \PC[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N50
dffeas \PC[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N43
dffeas \pcplus_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[16] .is_wysiwyg = "true";
defparam \pcplus_M[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N15
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( \imem~57_combout  & ( (\imem~52_combout  & (!PC[13] & !PC[14])) ) )

	.dataa(gnd),
	.datab(!\imem~52_combout ),
	.datac(!PC[13]),
	.datad(!PC[14]),
	.datae(gnd),
	.dataf(!\imem~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'h0000000030003000;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N51
cyclonev_lcell_comb \aluin2_A[13]~0 (
// Equation(s):
// \aluin2_A[13]~0_combout  = ( \WideOr2~0_combout  & ( (!\PC[15]~DUPLICATE_q  & \imem~58_combout ) ) ) # ( !\WideOr2~0_combout  & ( (!\PC[15]~DUPLICATE_q  & (\imem~58_combout  & !\Decoder1~1_combout )) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~58_combout ),
	.datad(!\Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[13]~0 .extended_lut = "off";
defparam \aluin2_A[13]~0 .lut_mask = 64'h0A000A000A0A0A0A;
defparam \aluin2_A[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N43
dffeas \regs~176 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~176 .is_wysiwyg = "true";
defparam \regs~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N35
dffeas \regs~208 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~208 .is_wysiwyg = "true";
defparam \regs~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N20
dffeas \regs~48 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~48 .is_wysiwyg = "true";
defparam \regs~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N57
cyclonev_lcell_comb \regs~112feeder (
// Equation(s):
// \regs~112feeder_combout  = ( \wregval_M[16]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~112feeder .extended_lut = "off";
defparam \regs~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N59
dffeas \regs~112 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~112 .is_wysiwyg = "true";
defparam \regs~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N48
cyclonev_lcell_comb \regs~80feeder (
// Equation(s):
// \regs~80feeder_combout  = ( \wregval_M[16]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~80feeder .extended_lut = "off";
defparam \regs~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N49
dffeas \regs~80 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~80 .is_wysiwyg = "true";
defparam \regs~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N45
cyclonev_lcell_comb \regs~16feeder (
// Equation(s):
// \regs~16feeder_combout  = ( \wregval_M[16]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~16feeder .extended_lut = "off";
defparam \regs~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N46
dffeas \regs~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~16 .is_wysiwyg = "true";
defparam \regs~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N24
cyclonev_lcell_comb \regs~3888 (
// Equation(s):
// \regs~3888_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~16_q ))) # (\imem~134_combout  & (\regs~48_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~80_q ))) # (\imem~134_combout  & (\regs~112_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~48_q ),
	.datab(!\regs~112_q ),
	.datac(!\regs~80_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~16_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3888_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3888 .extended_lut = "on";
defparam \regs~3888 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3888 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N21
cyclonev_lcell_comb \regs~144feeder (
// Equation(s):
// \regs~144feeder_combout  = ( \wregval_M[16]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~144feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~144feeder .extended_lut = "off";
defparam \regs~144feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~144feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N22
dffeas \regs~144 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~144feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~144 .is_wysiwyg = "true";
defparam \regs~144 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N30
cyclonev_lcell_comb \regs~2847 (
// Equation(s):
// \regs~2847_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3888_combout ))))) # (\imem~123_combout  & (((!\regs~3888_combout  & ((\regs~144_q ))) # (\regs~3888_combout  & (\regs~176_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3888_combout )))) # (\imem~123_combout  & ((!\regs~3888_combout  & (\regs~208_q )) # (\regs~3888_combout  & ((\regs~240_q )))))) ) )

	.dataa(!\regs~176_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~208_q ),
	.datad(!\regs~240_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3888_combout ),
	.datag(!\regs~144_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2847_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2847 .extended_lut = "on";
defparam \regs~2847 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2847 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \regs~688feeder (
// Equation(s):
// \regs~688feeder_combout  = ( \wregval_M[16]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~688feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~688feeder .extended_lut = "off";
defparam \regs~688feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~688feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N44
dffeas \regs~688 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~688 .is_wysiwyg = "true";
defparam \regs~688 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N16
dffeas \regs~720 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~720 .is_wysiwyg = "true";
defparam \regs~720 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N8
dffeas \regs~752 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~752 .is_wysiwyg = "true";
defparam \regs~752 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \regs~560feeder (
// Equation(s):
// \regs~560feeder_combout  = ( \wregval_M[16]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~560feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~560feeder .extended_lut = "off";
defparam \regs~560feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~560feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N50
dffeas \regs~560 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~560feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~560 .is_wysiwyg = "true";
defparam \regs~560 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N54
cyclonev_lcell_comb \regs~624feeder (
// Equation(s):
// \regs~624feeder_combout  = ( \wregval_M[16]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~624feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~624feeder .extended_lut = "off";
defparam \regs~624feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~624feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N55
dffeas \regs~624 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~624feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~624 .is_wysiwyg = "true";
defparam \regs~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N16
dffeas \regs~592 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~592 .is_wysiwyg = "true";
defparam \regs~592 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N28
dffeas \regs~528 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~528 .is_wysiwyg = "true";
defparam \regs~528 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \regs~3892 (
// Equation(s):
// \regs~3892_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~528_q ))) # (\imem~134_combout  & (\regs~560_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~592_q ))) # (\imem~134_combout  & (\regs~624_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~560_q ),
	.datab(!\regs~624_q ),
	.datac(!\regs~592_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~528_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3892_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3892 .extended_lut = "on";
defparam \regs~3892 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3892 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N35
dffeas \regs~656 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~656 .is_wysiwyg = "true";
defparam \regs~656 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N36
cyclonev_lcell_comb \regs~2851 (
// Equation(s):
// \regs~2851_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3892_combout ))))) # (\imem~123_combout  & (((!\regs~3892_combout  & ((\regs~656_q ))) # (\regs~3892_combout  & (\regs~688_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3892_combout ))))) # (\imem~123_combout  & (((!\regs~3892_combout  & (\regs~720_q )) # (\regs~3892_combout  & ((\regs~752_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~688_q ),
	.datac(!\regs~720_q ),
	.datad(!\regs~752_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3892_combout ),
	.datag(!\regs~656_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2851_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2851 .extended_lut = "on";
defparam \regs~2851 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2851 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N14
dffeas \regs~1200 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1200 .is_wysiwyg = "true";
defparam \regs~1200 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N15
cyclonev_lcell_comb \regs~1232feeder (
// Equation(s):
// \regs~1232feeder_combout  = ( \wregval_M[16]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1232feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1232feeder .extended_lut = "off";
defparam \regs~1232feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1232feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N17
dffeas \regs~1232 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1232 .is_wysiwyg = "true";
defparam \regs~1232 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N44
dffeas \regs~1264 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1264 .is_wysiwyg = "true";
defparam \regs~1264 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N55
dffeas \regs~1072 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1072_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1072 .is_wysiwyg = "true";
defparam \regs~1072 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N24
cyclonev_lcell_comb \regs~1104feeder (
// Equation(s):
// \regs~1104feeder_combout  = ( \wregval_M[16]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1104feeder .extended_lut = "off";
defparam \regs~1104feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1104feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N26
dffeas \regs~1104 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1104 .is_wysiwyg = "true";
defparam \regs~1104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N12
cyclonev_lcell_comb \regs~1136feeder (
// Equation(s):
// \regs~1136feeder_combout  = ( \wregval_M[16]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1136feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1136feeder .extended_lut = "off";
defparam \regs~1136feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1136feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N13
dffeas \regs~1136 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1136 .is_wysiwyg = "true";
defparam \regs~1136 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N48
cyclonev_lcell_comb \regs~1040feeder (
// Equation(s):
// \regs~1040feeder_combout  = ( \wregval_M[16]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1040feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1040feeder .extended_lut = "off";
defparam \regs~1040feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1040feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N49
dffeas \regs~1040 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1040feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1040 .is_wysiwyg = "true";
defparam \regs~1040 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N42
cyclonev_lcell_comb \regs~3896 (
// Equation(s):
// \regs~3896_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1040_q ))) # (\imem~134_combout  & (\regs~1072_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~1104_q )) # (\imem~134_combout  & ((\regs~1136_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1072_q ),
	.datac(!\regs~1104_q ),
	.datad(!\regs~1136_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1040_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3896_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3896 .extended_lut = "on";
defparam \regs~3896 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3896 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N9
cyclonev_lcell_comb \regs~1168feeder (
// Equation(s):
// \regs~1168feeder_combout  = ( \wregval_M[16]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1168feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1168feeder .extended_lut = "off";
defparam \regs~1168feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1168feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N10
dffeas \regs~1168 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1168 .is_wysiwyg = "true";
defparam \regs~1168 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N42
cyclonev_lcell_comb \regs~2855 (
// Equation(s):
// \regs~2855_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3896_combout ))))) # (\imem~123_combout  & (((!\regs~3896_combout  & ((\regs~1168_q ))) # (\regs~3896_combout  & (\regs~1200_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3896_combout ))))) # (\imem~123_combout  & (((!\regs~3896_combout  & (\regs~1232_q )) # (\regs~3896_combout  & ((\regs~1264_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1200_q ),
	.datac(!\regs~1232_q ),
	.datad(!\regs~1264_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3896_combout ),
	.datag(!\regs~1168_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2855_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2855 .extended_lut = "on";
defparam \regs~2855 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2855 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N50
dffeas \regs~1776 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1776 .is_wysiwyg = "true";
defparam \regs~1776 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N2
dffeas \regs~1712 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1712 .is_wysiwyg = "true";
defparam \regs~1712 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N10
dffeas \regs~1744 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1744 .is_wysiwyg = "true";
defparam \regs~1744 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N26
dffeas \regs~1648 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1648 .is_wysiwyg = "true";
defparam \regs~1648 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N8
dffeas \regs~1616 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1616 .is_wysiwyg = "true";
defparam \regs~1616 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N50
dffeas \regs~1584 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1584 .is_wysiwyg = "true";
defparam \regs~1584 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N58
dffeas \regs~1552 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1552 .is_wysiwyg = "true";
defparam \regs~1552 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N24
cyclonev_lcell_comb \regs~3900 (
// Equation(s):
// \regs~3900_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~1552_q )) # (\imem~134_combout  & ((\regs~1584_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1616_q ))) # (\imem~134_combout  & (\regs~1648_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\regs~1648_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1616_q ),
	.datad(!\regs~1584_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1552_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3900_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3900 .extended_lut = "on";
defparam \regs~3900 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~3900 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N26
dffeas \regs~1680 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1680 .is_wysiwyg = "true";
defparam \regs~1680 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N30
cyclonev_lcell_comb \regs~2859 (
// Equation(s):
// \regs~2859_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3900_combout )))) # (\imem~123_combout  & ((!\regs~3900_combout  & ((\regs~1680_q ))) # (\regs~3900_combout  & (\regs~1712_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3900_combout )))) # (\imem~123_combout  & ((!\regs~3900_combout  & ((\regs~1744_q ))) # (\regs~3900_combout  & (\regs~1776_q ))))) ) )

	.dataa(!\regs~1776_q ),
	.datab(!\regs~1712_q ),
	.datac(!\regs~1744_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3900_combout ),
	.datag(!\regs~1680_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2859_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2859 .extended_lut = "on";
defparam \regs~2859 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2859 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \regs~2863 (
// Equation(s):
// \regs~2863_combout  = ( \regs~2855_combout  & ( \regs~2859_combout  & ( ((!\imem~6_combout  & (\regs~2847_combout )) # (\imem~6_combout  & ((\regs~2851_combout )))) # (\imem~12_combout ) ) ) ) # ( !\regs~2855_combout  & ( \regs~2859_combout  & ( 
// (!\imem~6_combout  & (\regs~2847_combout  & (!\imem~12_combout ))) # (\imem~6_combout  & (((\regs~2851_combout ) # (\imem~12_combout )))) ) ) ) # ( \regs~2855_combout  & ( !\regs~2859_combout  & ( (!\imem~6_combout  & (((\imem~12_combout )) # 
// (\regs~2847_combout ))) # (\imem~6_combout  & (((!\imem~12_combout  & \regs~2851_combout )))) ) ) ) # ( !\regs~2855_combout  & ( !\regs~2859_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout  & (\regs~2847_combout )) # (\imem~6_combout  & 
// ((\regs~2851_combout ))))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs~2847_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\regs~2851_combout ),
	.datae(!\regs~2855_combout ),
	.dataf(!\regs~2859_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2863_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2863 .extended_lut = "off";
defparam \regs~2863 .lut_mask = 64'h20702A7A25752F7F;
defparam \regs~2863 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N45
cyclonev_lcell_comb \aluin2_A[16]~32 (
// Equation(s):
// \aluin2_A[16]~32_combout  = ( \regs~2863_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2863_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2863_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[16]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[16]~32 .extended_lut = "off";
defparam \aluin2_A[16]~32 .lut_mask = 64'h55555555F5F5F5F5;
defparam \aluin2_A[16]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N6
cyclonev_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = ( \aluin2_A[16]~32_combout  & ( \regs~2846_combout  & ( (!\Selector37~0_combout  & ((!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & \Selector35~0_combout )) ) ) ) # ( !\aluin2_A[16]~32_combout  & 
// ( \regs~2846_combout  & ( (!\Selector38~0_combout  & (!\Selector37~0_combout  $ (!\Selector35~0_combout ))) # (\Selector38~0_combout  & (!\Selector37~0_combout  & !\Selector35~0_combout )) ) ) ) # ( \aluin2_A[16]~32_combout  & ( !\regs~2846_combout  & ( 
// (!\Selector38~0_combout  & (!\Selector37~0_combout  $ (!\Selector35~0_combout ))) # (\Selector38~0_combout  & (!\Selector37~0_combout  & !\Selector35~0_combout )) ) ) ) # ( !\aluin2_A[16]~32_combout  & ( !\regs~2846_combout  & ( (\Selector35~0_combout  & 
// ((!\Selector38~0_combout ) # (!\Selector37~0_combout ))) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector37~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(gnd),
	.datae(!\aluin2_A[16]~32_combout ),
	.dataf(!\regs~2846_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~1 .extended_lut = "off";
defparam \Selector15~1 .lut_mask = 64'h0E0E68686868C2C2;
defparam \Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \aluin2_A[15]~31 (
// Equation(s):
// \aluin2_A[15]~31_combout  = ( \WideOr2~1_combout  & ( \aluin2_A[13]~0_combout  ) ) # ( !\WideOr2~1_combout  & ( (\regs~2829_combout ) # (\aluin2_A[13]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(!\regs~2829_combout ),
	.datae(gnd),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[15]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[15]~31 .extended_lut = "off";
defparam \aluin2_A[15]~31 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \aluin2_A[15]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N39
cyclonev_lcell_comb \regs~1775feeder (
// Equation(s):
// \regs~1775feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1775feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1775feeder .extended_lut = "off";
defparam \regs~1775feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1775feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N40
dffeas \regs~1775 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1775feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1775 .is_wysiwyg = "true";
defparam \regs~1775 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N56
dffeas \regs~1743 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1743 .is_wysiwyg = "true";
defparam \regs~1743 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N55
dffeas \regs~1647 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1647 .is_wysiwyg = "true";
defparam \regs~1647 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N28
dffeas \regs~1615 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1615 .is_wysiwyg = "true";
defparam \regs~1615 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N32
dffeas \regs~1583 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1583 .is_wysiwyg = "true";
defparam \regs~1583 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N22
dffeas \regs~1551 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1551 .is_wysiwyg = "true";
defparam \regs~1551 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \regs~3852 (
// Equation(s):
// \regs~3852_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (\regs~1551_q  & ((!\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout ) # (\regs~1583_q ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & (((\regs~1615_q  
// & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1647_q ))) ) )

	.dataa(!\regs~1647_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~1615_q ),
	.datad(!\regs~1583_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1551_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3852_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3852 .extended_lut = "on";
defparam \regs~3852 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~3852 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N11
dffeas \regs~1679 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1679 .is_wysiwyg = "true";
defparam \regs~1679 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \regs~2808 (
// Equation(s):
// \regs~2808_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3852_combout )))) # (\imem~126_combout  & ((!\regs~3852_combout  & ((\regs~1679_q ))) # (\regs~3852_combout  & (\regs~1711_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3852_combout )))) # (\imem~126_combout  & ((!\regs~3852_combout  & ((\regs~1743_q ))) # (\regs~3852_combout  & (\regs~1775_q ))))) ) )

	.dataa(!\regs~1775_q ),
	.datab(!\regs~1711_q ),
	.datac(!\regs~1743_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3852_combout ),
	.datag(!\regs~1679_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2808_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2808 .extended_lut = "on";
defparam \regs~2808 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2808 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N44
dffeas \regs~239 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~239 .is_wysiwyg = "true";
defparam \regs~239 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N15
cyclonev_lcell_comb \regs~175feeder (
// Equation(s):
// \regs~175feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~175feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~175feeder .extended_lut = "off";
defparam \regs~175feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~175feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N17
dffeas \regs~175 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~175 .is_wysiwyg = "true";
defparam \regs~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N25
dffeas \regs~207 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~207 .is_wysiwyg = "true";
defparam \regs~207 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \regs~47feeder (
// Equation(s):
// \regs~47feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~47feeder .extended_lut = "off";
defparam \regs~47feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N50
dffeas \regs~47 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~47 .is_wysiwyg = "true";
defparam \regs~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N56
dffeas \regs~111 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~111 .is_wysiwyg = "true";
defparam \regs~111 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N57
cyclonev_lcell_comb \regs~79feeder (
// Equation(s):
// \regs~79feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~79feeder .extended_lut = "off";
defparam \regs~79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N58
dffeas \regs~79 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~79 .is_wysiwyg = "true";
defparam \regs~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \regs~15feeder (
// Equation(s):
// \regs~15feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~15feeder .extended_lut = "off";
defparam \regs~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N56
dffeas \regs~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~15 .is_wysiwyg = "true";
defparam \regs~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \regs~3840 (
// Equation(s):
// \regs~3840_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~15_q ))) # (\imem~153_combout  & (\regs~47_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~79_q ))) # (\imem~153_combout  & (\regs~111_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~47_q ),
	.datab(!\regs~111_q ),
	.datac(!\regs~79_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3840_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3840 .extended_lut = "on";
defparam \regs~3840 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3840 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N56
dffeas \regs~143 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~143 .is_wysiwyg = "true";
defparam \regs~143 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N30
cyclonev_lcell_comb \regs~2796 (
// Equation(s):
// \regs~2796_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3840_combout )))) # (\imem~126_combout  & ((!\regs~3840_combout  & ((\regs~143_q ))) # (\regs~3840_combout  & (\regs~175_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3840_combout )))) # (\imem~126_combout  & ((!\regs~3840_combout  & ((\regs~207_q ))) # (\regs~3840_combout  & (\regs~239_q ))))) ) )

	.dataa(!\regs~239_q ),
	.datab(!\regs~175_q ),
	.datac(!\regs~207_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3840_combout ),
	.datag(!\regs~143_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2796_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2796 .extended_lut = "on";
defparam \regs~2796 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2796 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N38
dffeas \regs~1263 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1263 .is_wysiwyg = "true";
defparam \regs~1263 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N32
dffeas \regs~1199 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1199 .is_wysiwyg = "true";
defparam \regs~1199 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N12
cyclonev_lcell_comb \regs~1231feeder (
// Equation(s):
// \regs~1231feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1231feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1231feeder .extended_lut = "off";
defparam \regs~1231feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1231feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N14
dffeas \regs~1231 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1231 .is_wysiwyg = "true";
defparam \regs~1231 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N56
dffeas \regs~1135 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1135 .is_wysiwyg = "true";
defparam \regs~1135 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N20
dffeas \regs~1071 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1071_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1071 .is_wysiwyg = "true";
defparam \regs~1071 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N6
cyclonev_lcell_comb \regs~1103feeder (
// Equation(s):
// \regs~1103feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1103feeder .extended_lut = "off";
defparam \regs~1103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1103feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N7
dffeas \regs~1103 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1103 .is_wysiwyg = "true";
defparam \regs~1103 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N0
cyclonev_lcell_comb \regs~1039feeder (
// Equation(s):
// \regs~1039feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1039feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1039feeder .extended_lut = "off";
defparam \regs~1039feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1039feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N1
dffeas \regs~1039 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1039feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1039 .is_wysiwyg = "true";
defparam \regs~1039 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \regs~3848 (
// Equation(s):
// \regs~3848_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1039_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1071_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1103_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1135_q )))) ) )

	.dataa(!\regs~1135_q ),
	.datab(!\regs~1071_q ),
	.datac(!\regs~1103_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1039_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3848_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3848 .extended_lut = "on";
defparam \regs~3848 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3848 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N6
cyclonev_lcell_comb \regs~1167feeder (
// Equation(s):
// \regs~1167feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1167feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1167feeder .extended_lut = "off";
defparam \regs~1167feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1167feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N7
dffeas \regs~1167 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1167 .is_wysiwyg = "true";
defparam \regs~1167 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N30
cyclonev_lcell_comb \regs~2804 (
// Equation(s):
// \regs~2804_combout  = ( !\imem~164_combout  & ( ((!\regs~3848_combout  & (((\regs~1167_q  & \imem~126_combout )))) # (\regs~3848_combout  & (((!\imem~126_combout )) # (\regs~1199_q )))) ) ) # ( \imem~164_combout  & ( ((!\regs~3848_combout  & 
// (((\regs~1231_q  & \imem~126_combout )))) # (\regs~3848_combout  & (((!\imem~126_combout )) # (\regs~1263_q )))) ) )

	.dataa(!\regs~1263_q ),
	.datab(!\regs~1199_q ),
	.datac(!\regs~1231_q ),
	.datad(!\regs~3848_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1167_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2804_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2804 .extended_lut = "on";
defparam \regs~2804 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~2804 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N38
dffeas \regs~687 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~687 .is_wysiwyg = "true";
defparam \regs~687 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N24
cyclonev_lcell_comb \regs~751feeder (
// Equation(s):
// \regs~751feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~751feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~751feeder .extended_lut = "off";
defparam \regs~751feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~751feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N25
dffeas \regs~751 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~751feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~751 .is_wysiwyg = "true";
defparam \regs~751 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N30
cyclonev_lcell_comb \regs~719feeder (
// Equation(s):
// \regs~719feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~719feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~719feeder .extended_lut = "off";
defparam \regs~719feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~719feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N31
dffeas \regs~719 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~719feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~719 .is_wysiwyg = "true";
defparam \regs~719 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N48
cyclonev_lcell_comb \regs~559feeder (
// Equation(s):
// \regs~559feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~559feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~559feeder .extended_lut = "off";
defparam \regs~559feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~559feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N50
dffeas \regs~559 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~559feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~559 .is_wysiwyg = "true";
defparam \regs~559 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N18
cyclonev_lcell_comb \regs~623feeder (
// Equation(s):
// \regs~623feeder_combout  = ( \wregval_M[15]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~623feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~623feeder .extended_lut = "off";
defparam \regs~623feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~623feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N19
dffeas \regs~623 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~623feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~623 .is_wysiwyg = "true";
defparam \regs~623 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N10
dffeas \regs~591 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~591 .is_wysiwyg = "true";
defparam \regs~591 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N28
dffeas \regs~527 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~527 .is_wysiwyg = "true";
defparam \regs~527 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N24
cyclonev_lcell_comb \regs~3844 (
// Equation(s):
// \regs~3844_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~527_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~559_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~591_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~623_q )))) ) )

	.dataa(!\regs~559_q ),
	.datab(!\regs~623_q ),
	.datac(!\regs~591_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~527_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3844_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3844 .extended_lut = "on";
defparam \regs~3844 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3844 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N20
dffeas \regs~655 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~655 .is_wysiwyg = "true";
defparam \regs~655 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N36
cyclonev_lcell_comb \regs~2800 (
// Equation(s):
// \regs~2800_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3844_combout )))) # (\imem~126_combout  & ((!\regs~3844_combout  & ((\regs~655_q ))) # (\regs~3844_combout  & (\regs~687_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3844_combout )))) # (\imem~126_combout  & ((!\regs~3844_combout  & ((\regs~719_q ))) # (\regs~3844_combout  & (\regs~751_q ))))) ) )

	.dataa(!\regs~687_q ),
	.datab(!\regs~751_q ),
	.datac(!\regs~719_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3844_combout ),
	.datag(!\regs~655_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2800_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2800 .extended_lut = "on";
defparam \regs~2800 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2800 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \regs~2812 (
// Equation(s):
// \regs~2812_combout  = ( \regs~2804_combout  & ( \regs~2800_combout  & ( (!\imem~46_combout  & (((\regs~2796_combout )) # (\imem~51_combout ))) # (\imem~46_combout  & ((!\imem~51_combout ) # ((\regs~2808_combout )))) ) ) ) # ( !\regs~2804_combout  & ( 
// \regs~2800_combout  & ( (!\imem~46_combout  & (!\imem~51_combout  & ((\regs~2796_combout )))) # (\imem~46_combout  & ((!\imem~51_combout ) # ((\regs~2808_combout )))) ) ) ) # ( \regs~2804_combout  & ( !\regs~2800_combout  & ( (!\imem~46_combout  & 
// (((\regs~2796_combout )) # (\imem~51_combout ))) # (\imem~46_combout  & (\imem~51_combout  & (\regs~2808_combout ))) ) ) ) # ( !\regs~2804_combout  & ( !\regs~2800_combout  & ( (!\imem~46_combout  & (!\imem~51_combout  & ((\regs~2796_combout )))) # 
// (\imem~46_combout  & (\imem~51_combout  & (\regs~2808_combout ))) ) ) )

	.dataa(!\imem~46_combout ),
	.datab(!\imem~51_combout ),
	.datac(!\regs~2808_combout ),
	.datad(!\regs~2796_combout ),
	.datae(!\regs~2804_combout ),
	.dataf(!\regs~2800_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2812_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2812 .extended_lut = "off";
defparam \regs~2812 .lut_mask = 64'h018923AB45CD67EF;
defparam \regs~2812 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N33
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( \Selector37~0_combout  & ( (!\Selector38~0_combout  & (!\aluin2_A[15]~31_combout  $ (!\regs~2812_combout  $ (\Selector35~0_combout )))) ) ) # ( !\Selector37~0_combout  & ( !\Selector35~0_combout  $ (((!\Selector38~0_combout  & 
// ((!\aluin2_A[15]~31_combout ) # (!\regs~2812_combout ))) # (\Selector38~0_combout  & (!\aluin2_A[15]~31_combout  & !\regs~2812_combout )))) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\aluin2_A[15]~31_combout ),
	.datac(!\regs~2812_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\Selector37~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h17E8288217E82882;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N9
cyclonev_lcell_comb \aluin2_A[14]~9 (
// Equation(s):
// \aluin2_A[14]~9_combout  = ( \aluin2_A[13]~0_combout  ) # ( !\aluin2_A[13]~0_combout  & ( (!\WideOr2~1_combout  & \regs~2795_combout ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regs~2795_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[14]~9 .extended_lut = "off";
defparam \aluin2_A[14]~9 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \aluin2_A[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N35
dffeas \regs~1198 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1198 .is_wysiwyg = "true";
defparam \regs~1198 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N32
dffeas \regs~1262 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1262 .is_wysiwyg = "true";
defparam \regs~1262 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N0
cyclonev_lcell_comb \regs~1230feeder (
// Equation(s):
// \regs~1230feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1230feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1230feeder .extended_lut = "off";
defparam \regs~1230feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1230feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N1
dffeas \regs~1230DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1230DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1230DUPLICATE .is_wysiwyg = "true";
defparam \regs~1230DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N50
dffeas \regs~1070DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1070DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1070DUPLICATE .is_wysiwyg = "true";
defparam \regs~1070DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N24
cyclonev_lcell_comb \regs~1134feeder (
// Equation(s):
// \regs~1134feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1134feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1134feeder .extended_lut = "off";
defparam \regs~1134feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1134feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N25
dffeas \regs~1134 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1134 .is_wysiwyg = "true";
defparam \regs~1134 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N30
cyclonev_lcell_comb \regs~1102feeder (
// Equation(s):
// \regs~1102feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1102feeder .extended_lut = "off";
defparam \regs~1102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1102feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N31
dffeas \regs~1102 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1102 .is_wysiwyg = "true";
defparam \regs~1102 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N37
dffeas \regs~1038 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1038 .is_wysiwyg = "true";
defparam \regs~1038 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \regs~3816 (
// Equation(s):
// \regs~3816_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1038_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1070DUPLICATE_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & 
// (((\regs~1102_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1134_q )))) ) )

	.dataa(!\regs~1070DUPLICATE_q ),
	.datab(!\regs~1134_q ),
	.datac(!\regs~1102_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1038_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3816_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3816 .extended_lut = "on";
defparam \regs~3816 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3816 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N3
cyclonev_lcell_comb \regs~1166feeder (
// Equation(s):
// \regs~1166feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1166feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1166feeder .extended_lut = "off";
defparam \regs~1166feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1166feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \regs~1166 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1166 .is_wysiwyg = "true";
defparam \regs~1166 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \regs~2770 (
// Equation(s):
// \regs~2770_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3816_combout )))) # (\imem~126_combout  & ((!\regs~3816_combout  & ((\regs~1166_q ))) # (\regs~3816_combout  & (\regs~1198_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3816_combout )))) # (\imem~126_combout  & ((!\regs~3816_combout  & ((\regs~1230DUPLICATE_q ))) # (\regs~3816_combout  & (\regs~1262_q ))))) ) )

	.dataa(!\regs~1198_q ),
	.datab(!\regs~1262_q ),
	.datac(!\regs~1230DUPLICATE_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3816_combout ),
	.datag(!\regs~1166_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2770_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2770 .extended_lut = "on";
defparam \regs~2770 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2770 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N42
cyclonev_lcell_comb \regs~750feeder (
// Equation(s):
// \regs~750feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~750feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~750feeder .extended_lut = "off";
defparam \regs~750feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~750feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N44
dffeas \regs~750 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~750feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~750 .is_wysiwyg = "true";
defparam \regs~750 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N6
cyclonev_lcell_comb \regs~686feeder (
// Equation(s):
// \regs~686feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~686feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~686feeder .extended_lut = "off";
defparam \regs~686feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~686feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N8
dffeas \regs~686 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~686feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~686 .is_wysiwyg = "true";
defparam \regs~686 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N18
cyclonev_lcell_comb \regs~718feeder (
// Equation(s):
// \regs~718feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~718feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~718feeder .extended_lut = "off";
defparam \regs~718feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~718feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N19
dffeas \regs~718 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~718feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~718 .is_wysiwyg = "true";
defparam \regs~718 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N42
cyclonev_lcell_comb \regs~622feeder (
// Equation(s):
// \regs~622feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~622feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~622feeder .extended_lut = "off";
defparam \regs~622feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~622feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N44
dffeas \regs~622 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~622feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~622 .is_wysiwyg = "true";
defparam \regs~622 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N42
cyclonev_lcell_comb \regs~558feeder (
// Equation(s):
// \regs~558feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~558feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~558feeder .extended_lut = "off";
defparam \regs~558feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~558feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N43
dffeas \regs~558 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~558feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~558 .is_wysiwyg = "true";
defparam \regs~558 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \regs~590feeder (
// Equation(s):
// \regs~590feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~590feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~590feeder .extended_lut = "off";
defparam \regs~590feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~590feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N55
dffeas \regs~590DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~590feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~590DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~590DUPLICATE .is_wysiwyg = "true";
defparam \regs~590DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N18
cyclonev_lcell_comb \regs~526feeder (
// Equation(s):
// \regs~526feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~526feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~526feeder .extended_lut = "off";
defparam \regs~526feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~526feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N20
dffeas \regs~526 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~526feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~526 .is_wysiwyg = "true";
defparam \regs~526 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N18
cyclonev_lcell_comb \regs~3812 (
// Equation(s):
// \regs~3812_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~526_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~558_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & 
// (((\regs~590DUPLICATE_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~622_q )))) ) )

	.dataa(!\regs~622_q ),
	.datab(!\regs~558_q ),
	.datac(!\regs~590DUPLICATE_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~526_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3812_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3812 .extended_lut = "on";
defparam \regs~3812 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3812 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \regs~654feeder (
// Equation(s):
// \regs~654feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~654feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~654feeder .extended_lut = "off";
defparam \regs~654feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~654feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N10
dffeas \regs~654 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~654feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~654 .is_wysiwyg = "true";
defparam \regs~654 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N0
cyclonev_lcell_comb \regs~2766 (
// Equation(s):
// \regs~2766_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3812_combout )))) # (\imem~126_combout  & ((!\regs~3812_combout  & ((\regs~654_q ))) # (\regs~3812_combout  & (\regs~686_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3812_combout )))) # (\imem~126_combout  & ((!\regs~3812_combout  & ((\regs~718_q ))) # (\regs~3812_combout  & (\regs~750_q ))))) ) )

	.dataa(!\regs~750_q ),
	.datab(!\regs~686_q ),
	.datac(!\regs~718_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3812_combout ),
	.datag(!\regs~654_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2766_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2766 .extended_lut = "on";
defparam \regs~2766 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2766 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N45
cyclonev_lcell_comb \regs~1710feeder (
// Equation(s):
// \regs~1710feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1710feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1710feeder .extended_lut = "off";
defparam \regs~1710feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1710feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N47
dffeas \regs~1710 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1710 .is_wysiwyg = "true";
defparam \regs~1710 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N54
cyclonev_lcell_comb \regs~1742feeder (
// Equation(s):
// \regs~1742feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1742feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1742feeder .extended_lut = "off";
defparam \regs~1742feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1742feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N56
dffeas \regs~1742 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1742feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1742 .is_wysiwyg = "true";
defparam \regs~1742 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N1
dffeas \regs~1774 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1774feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1774 .is_wysiwyg = "true";
defparam \regs~1774 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N20
dffeas \regs~1582 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1582 .is_wysiwyg = "true";
defparam \regs~1582 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N42
cyclonev_lcell_comb \regs~1646feeder (
// Equation(s):
// \regs~1646feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1646feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1646feeder .extended_lut = "off";
defparam \regs~1646feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1646feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N43
dffeas \regs~1646DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1646feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1646DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1646DUPLICATE .is_wysiwyg = "true";
defparam \regs~1646DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N56
dffeas \regs~1614DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1614DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1614DUPLICATE .is_wysiwyg = "true";
defparam \regs~1614DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N48
cyclonev_lcell_comb \regs~1550feeder (
// Equation(s):
// \regs~1550feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1550feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1550feeder .extended_lut = "off";
defparam \regs~1550feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1550feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N49
dffeas \regs~1550 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1550feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1550 .is_wysiwyg = "true";
defparam \regs~1550 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N48
cyclonev_lcell_comb \regs~3820 (
// Equation(s):
// \regs~3820_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1550_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1582_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & 
// (((\regs~1614DUPLICATE_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1646DUPLICATE_q )))) ) )

	.dataa(!\regs~1582_q ),
	.datab(!\regs~1646DUPLICATE_q ),
	.datac(!\regs~1614DUPLICATE_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1550_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3820_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3820 .extended_lut = "on";
defparam \regs~3820 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3820 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N48
cyclonev_lcell_comb \regs~1678feeder (
// Equation(s):
// \regs~1678feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1678feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1678feeder .extended_lut = "off";
defparam \regs~1678feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1678feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N49
dffeas \regs~1678 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1678feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1678 .is_wysiwyg = "true";
defparam \regs~1678 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N0
cyclonev_lcell_comb \regs~2774 (
// Equation(s):
// \regs~2774_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3820_combout ))))) # (\imem~126_combout  & (((!\regs~3820_combout  & ((\regs~1678_q ))) # (\regs~3820_combout  & (\regs~1710_q ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3820_combout ))))) # (\imem~126_combout  & (((!\regs~3820_combout  & (\regs~1742_q )) # (\regs~3820_combout  & ((\regs~1774_q )))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1710_q ),
	.datac(!\regs~1742_q ),
	.datad(!\regs~1774_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3820_combout ),
	.datag(!\regs~1678_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2774_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2774 .extended_lut = "on";
defparam \regs~2774 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2774 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N8
dffeas \regs~238 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~238 .is_wysiwyg = "true";
defparam \regs~238 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N51
cyclonev_lcell_comb \regs~206feeder (
// Equation(s):
// \regs~206feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~206feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~206feeder .extended_lut = "off";
defparam \regs~206feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~206feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N52
dffeas \regs~206 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~206 .is_wysiwyg = "true";
defparam \regs~206 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N36
cyclonev_lcell_comb \regs~174feeder (
// Equation(s):
// \regs~174feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~174feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~174feeder .extended_lut = "off";
defparam \regs~174feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~174feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N38
dffeas \regs~174 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~174 .is_wysiwyg = "true";
defparam \regs~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N20
dffeas \regs~110 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~110 .is_wysiwyg = "true";
defparam \regs~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N14
dffeas \regs~46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~46 .is_wysiwyg = "true";
defparam \regs~46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N48
cyclonev_lcell_comb \regs~78feeder (
// Equation(s):
// \regs~78feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~78feeder .extended_lut = "off";
defparam \regs~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N50
dffeas \regs~78 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~78 .is_wysiwyg = "true";
defparam \regs~78 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N45
cyclonev_lcell_comb \regs~14feeder (
// Equation(s):
// \regs~14feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~14feeder .extended_lut = "off";
defparam \regs~14feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N47
dffeas \regs~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~14 .is_wysiwyg = "true";
defparam \regs~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N12
cyclonev_lcell_comb \regs~3808 (
// Equation(s):
// \regs~3808_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~14_q ))) # (\imem~153_combout  & (\regs~46_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~78_q ))) # (\imem~153_combout  & (\regs~110_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~110_q ),
	.datab(!\regs~46_q ),
	.datac(!\regs~78_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3808_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3808 .extended_lut = "on";
defparam \regs~3808 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3808 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N12
cyclonev_lcell_comb \regs~142feeder (
// Equation(s):
// \regs~142feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~142feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~142feeder .extended_lut = "off";
defparam \regs~142feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~142feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N13
dffeas \regs~142 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~142 .is_wysiwyg = "true";
defparam \regs~142 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N9
cyclonev_lcell_comb \regs~2762 (
// Equation(s):
// \regs~2762_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3808_combout )))) # (\imem~126_combout  & ((!\regs~3808_combout  & (\regs~142_q )) # (\regs~3808_combout  & ((\regs~174_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3808_combout ))))) # (\imem~126_combout  & (((!\regs~3808_combout  & ((\regs~206_q ))) # (\regs~3808_combout  & (\regs~238_q ))))) ) )

	.dataa(!\regs~238_q ),
	.datab(!\imem~126_combout ),
	.datac(!\regs~206_q ),
	.datad(!\regs~174_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3808_combout ),
	.datag(!\regs~142_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2762_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2762 .extended_lut = "on";
defparam \regs~2762 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2762 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \regs~2778 (
// Equation(s):
// \regs~2778_combout  = ( \regs~2774_combout  & ( \regs~2762_combout  & ( (!\imem~51_combout  & ((!\imem~46_combout ) # ((\regs~2766_combout )))) # (\imem~51_combout  & (((\regs~2770_combout )) # (\imem~46_combout ))) ) ) ) # ( !\regs~2774_combout  & ( 
// \regs~2762_combout  & ( (!\imem~51_combout  & ((!\imem~46_combout ) # ((\regs~2766_combout )))) # (\imem~51_combout  & (!\imem~46_combout  & (\regs~2770_combout ))) ) ) ) # ( \regs~2774_combout  & ( !\regs~2762_combout  & ( (!\imem~51_combout  & 
// (\imem~46_combout  & ((\regs~2766_combout )))) # (\imem~51_combout  & (((\regs~2770_combout )) # (\imem~46_combout ))) ) ) ) # ( !\regs~2774_combout  & ( !\regs~2762_combout  & ( (!\imem~51_combout  & (\imem~46_combout  & ((\regs~2766_combout )))) # 
// (\imem~51_combout  & (!\imem~46_combout  & (\regs~2770_combout ))) ) ) )

	.dataa(!\imem~51_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\regs~2770_combout ),
	.datad(!\regs~2766_combout ),
	.datae(!\regs~2774_combout ),
	.dataf(!\regs~2762_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2778_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2778 .extended_lut = "off";
defparam \regs~2778 .lut_mask = 64'h042615378CAE9DBF;
defparam \regs~2778 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N24
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \aluin2_A[14]~9_combout  & ( \regs~2778_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout )) # (\Selector37~0_combout  & (\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// !\aluin2_A[14]~9_combout  & ( \regs~2778_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout  $ (!\Selector38~0_combout ))) # (\Selector37~0_combout  & (!\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// \aluin2_A[14]~9_combout  & ( !\regs~2778_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout  $ (!\Selector38~0_combout ))) # (\Selector37~0_combout  & (!\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// !\aluin2_A[14]~9_combout  & ( !\regs~2778_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector37~0_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector37~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(!\aluin2_A[14]~9_combout ),
	.dataf(!\regs~2778_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h0504144014404140;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N12
cyclonev_lcell_comb \regs~173feeder (
// Equation(s):
// \regs~173feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~173feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~173feeder .extended_lut = "off";
defparam \regs~173feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~173feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N14
dffeas \regs~173 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~173 .is_wysiwyg = "true";
defparam \regs~173 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N57
cyclonev_lcell_comb \regs~205feeder (
// Equation(s):
// \regs~205feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~205feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~205feeder .extended_lut = "off";
defparam \regs~205feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~205feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N58
dffeas \regs~205 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~205 .is_wysiwyg = "true";
defparam \regs~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N44
dffeas \regs~237 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~237 .is_wysiwyg = "true";
defparam \regs~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N50
dffeas \regs~45 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~45 .is_wysiwyg = "true";
defparam \regs~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N14
dffeas \regs~109 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~109 .is_wysiwyg = "true";
defparam \regs~109 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N21
cyclonev_lcell_comb \regs~77feeder (
// Equation(s):
// \regs~77feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~77feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~77feeder .extended_lut = "off";
defparam \regs~77feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~77feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N22
dffeas \regs~77 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~77 .is_wysiwyg = "true";
defparam \regs~77 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N42
cyclonev_lcell_comb \regs~13feeder (
// Equation(s):
// \regs~13feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~13feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~13feeder .extended_lut = "off";
defparam \regs~13feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~13feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N43
dffeas \regs~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~13 .is_wysiwyg = "true";
defparam \regs~13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N48
cyclonev_lcell_comb \regs~4048 (
// Equation(s):
// \regs~4048_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~13_q ))) # (\imem~134_combout  & (\regs~45_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~77_q ))) # (\imem~134_combout  & (\regs~109_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~45_q ),
	.datab(!\regs~109_q ),
	.datac(!\regs~77_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4048 .extended_lut = "on";
defparam \regs~4048 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~4048 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N3
cyclonev_lcell_comb \regs~141feeder (
// Equation(s):
// \regs~141feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~141feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~141feeder .extended_lut = "off";
defparam \regs~141feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~141feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N4
dffeas \regs~141 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~141 .is_wysiwyg = "true";
defparam \regs~141 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N36
cyclonev_lcell_comb \regs~3017 (
// Equation(s):
// \regs~3017_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~4048_combout ))))) # (\imem~123_combout  & (((!\regs~4048_combout  & ((\regs~141_q ))) # (\regs~4048_combout  & (\regs~173_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~4048_combout ))))) # (\imem~123_combout  & (((!\regs~4048_combout  & (\regs~205_q )) # (\regs~4048_combout  & ((\regs~237_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~173_q ),
	.datac(!\regs~205_q ),
	.datad(!\regs~237_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4048_combout ),
	.datag(!\regs~141_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3017_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3017 .extended_lut = "on";
defparam \regs~3017 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~3017 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N26
dffeas \regs~1261 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1261 .is_wysiwyg = "true";
defparam \regs~1261 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N44
dffeas \regs~1197 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1197 .is_wysiwyg = "true";
defparam \regs~1197 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N57
cyclonev_lcell_comb \regs~1229feeder (
// Equation(s):
// \regs~1229feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1229feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1229feeder .extended_lut = "off";
defparam \regs~1229feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1229feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N58
dffeas \regs~1229 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1229feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1229 .is_wysiwyg = "true";
defparam \regs~1229 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N26
dffeas \regs~1133 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1133 .is_wysiwyg = "true";
defparam \regs~1133 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N50
dffeas \regs~1069 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1069_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1069 .is_wysiwyg = "true";
defparam \regs~1069 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N48
cyclonev_lcell_comb \regs~1101feeder (
// Equation(s):
// \regs~1101feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1101feeder .extended_lut = "off";
defparam \regs~1101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1101feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N49
dffeas \regs~1101 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1101 .is_wysiwyg = "true";
defparam \regs~1101 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N24
cyclonev_lcell_comb \regs~1037feeder (
// Equation(s):
// \regs~1037feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1037feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1037feeder .extended_lut = "off";
defparam \regs~1037feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1037feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N25
dffeas \regs~1037 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1037feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1037 .is_wysiwyg = "true";
defparam \regs~1037 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N24
cyclonev_lcell_comb \regs~4056 (
// Equation(s):
// \regs~4056_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1037_q ))) # (\imem~134_combout  & (\regs~1069_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1101_q ))) # (\imem~134_combout  & (\regs~1133_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1133_q ),
	.datab(!\regs~1069_q ),
	.datac(!\regs~1101_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1037_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4056 .extended_lut = "on";
defparam \regs~4056 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~4056 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N51
cyclonev_lcell_comb \regs~1165feeder (
// Equation(s):
// \regs~1165feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1165feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1165feeder .extended_lut = "off";
defparam \regs~1165feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1165feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N53
dffeas \regs~1165 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1165 .is_wysiwyg = "true";
defparam \regs~1165 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N24
cyclonev_lcell_comb \regs~3025 (
// Equation(s):
// \regs~3025_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4056_combout )))) # (\imem~123_combout  & ((!\regs~4056_combout  & ((\regs~1165_q ))) # (\regs~4056_combout  & (\regs~1197_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~4056_combout )))) # (\imem~123_combout  & ((!\regs~4056_combout  & ((\regs~1229_q ))) # (\regs~4056_combout  & (\regs~1261_q ))))) ) )

	.dataa(!\regs~1261_q ),
	.datab(!\regs~1197_q ),
	.datac(!\regs~1229_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4056_combout ),
	.datag(!\regs~1165_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3025_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3025 .extended_lut = "on";
defparam \regs~3025 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~3025 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N14
dffeas \regs~1709 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1709 .is_wysiwyg = "true";
defparam \regs~1709 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N12
cyclonev_lcell_comb \regs~1773feeder (
// Equation(s):
// \regs~1773feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1773feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1773feeder .extended_lut = "off";
defparam \regs~1773feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1773feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N14
dffeas \regs~1773 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1773feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1773 .is_wysiwyg = "true";
defparam \regs~1773 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N54
cyclonev_lcell_comb \regs~1741feeder (
// Equation(s):
// \regs~1741feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1741feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1741feeder .extended_lut = "off";
defparam \regs~1741feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1741feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N56
dffeas \regs~1741 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1741feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1741 .is_wysiwyg = "true";
defparam \regs~1741 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N20
dffeas \regs~1581 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1581 .is_wysiwyg = "true";
defparam \regs~1581 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N56
dffeas \regs~1645 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1645 .is_wysiwyg = "true";
defparam \regs~1645 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N4
dffeas \regs~1613 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1613 .is_wysiwyg = "true";
defparam \regs~1613 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N12
cyclonev_lcell_comb \regs~1549feeder (
// Equation(s):
// \regs~1549feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1549feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1549feeder .extended_lut = "off";
defparam \regs~1549feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1549feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N13
dffeas \regs~1549 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1549feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1549 .is_wysiwyg = "true";
defparam \regs~1549 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N54
cyclonev_lcell_comb \regs~4060 (
// Equation(s):
// \regs~4060_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1549_q ))) # (\imem~134_combout  & (\regs~1581_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1613_q ))) # (\imem~134_combout  & (\regs~1645_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1581_q ),
	.datab(!\regs~1645_q ),
	.datac(!\regs~1613_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1549_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4060 .extended_lut = "on";
defparam \regs~4060 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~4060 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N18
cyclonev_lcell_comb \regs~1677feeder (
// Equation(s):
// \regs~1677feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1677feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1677feeder .extended_lut = "off";
defparam \regs~1677feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1677feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N19
dffeas \regs~1677 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1677 .is_wysiwyg = "true";
defparam \regs~1677 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N45
cyclonev_lcell_comb \regs~3029 (
// Equation(s):
// \regs~3029_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4060_combout )))) # (\imem~123_combout  & ((!\regs~4060_combout  & ((\regs~1677_q ))) # (\regs~4060_combout  & (\regs~1709_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~4060_combout )))) # (\imem~123_combout  & ((!\regs~4060_combout  & ((\regs~1741_q ))) # (\regs~4060_combout  & (\regs~1773_q ))))) ) )

	.dataa(!\regs~1709_q ),
	.datab(!\regs~1773_q ),
	.datac(!\regs~1741_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4060_combout ),
	.datag(!\regs~1677_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3029_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3029 .extended_lut = "on";
defparam \regs~3029 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~3029 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N32
dffeas \regs~685 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~685 .is_wysiwyg = "true";
defparam \regs~685 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N10
dffeas \regs~717 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~717 .is_wysiwyg = "true";
defparam \regs~717 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N45
cyclonev_lcell_comb \regs~621feeder (
// Equation(s):
// \regs~621feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~621feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~621feeder .extended_lut = "off";
defparam \regs~621feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~621feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N47
dffeas \regs~621 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~621feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~621 .is_wysiwyg = "true";
defparam \regs~621 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N56
dffeas \regs~557 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~557 .is_wysiwyg = "true";
defparam \regs~557 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N2
dffeas \regs~589 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~589 .is_wysiwyg = "true";
defparam \regs~589 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N26
dffeas \regs~525 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~525 .is_wysiwyg = "true";
defparam \regs~525 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N54
cyclonev_lcell_comb \regs~4052 (
// Equation(s):
// \regs~4052_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~525_q ))) # (\imem~134_combout  & (\regs~557_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~589_q ))) # (\imem~134_combout  & (\regs~621_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~621_q ),
	.datab(!\regs~557_q ),
	.datac(!\regs~589_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~525_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4052_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4052 .extended_lut = "on";
defparam \regs~4052 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~4052 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N57
cyclonev_lcell_comb \regs~653feeder (
// Equation(s):
// \regs~653feeder_combout  = ( \wregval_M[13]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~653feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~653feeder .extended_lut = "off";
defparam \regs~653feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~653feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N58
dffeas \regs~653 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~653feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~653 .is_wysiwyg = "true";
defparam \regs~653 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N30
cyclonev_lcell_comb \regs~3021 (
// Equation(s):
// \regs~3021_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4052_combout )))) # (\imem~123_combout  & ((!\regs~4052_combout  & ((\regs~653_q ))) # (\regs~4052_combout  & (\regs~685_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~4052_combout )))) # (\imem~123_combout  & ((!\regs~4052_combout  & ((\regs~717_q ))) # (\regs~4052_combout  & (\regs~749_q ))))) ) )

	.dataa(!\regs~749_q ),
	.datab(!\regs~685_q ),
	.datac(!\regs~717_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4052_combout ),
	.datag(!\regs~653_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3021_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3021 .extended_lut = "on";
defparam \regs~3021 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~3021 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N21
cyclonev_lcell_comb \regs~3033 (
// Equation(s):
// \regs~3033_combout  = ( \regs~3029_combout  & ( \regs~3021_combout  & ( ((!\imem~12_combout  & (\regs~3017_combout )) # (\imem~12_combout  & ((\regs~3025_combout )))) # (\imem~6_combout ) ) ) ) # ( !\regs~3029_combout  & ( \regs~3021_combout  & ( 
// (!\imem~12_combout  & (((\imem~6_combout )) # (\regs~3017_combout ))) # (\imem~12_combout  & (((\regs~3025_combout  & !\imem~6_combout )))) ) ) ) # ( \regs~3029_combout  & ( !\regs~3021_combout  & ( (!\imem~12_combout  & (\regs~3017_combout  & 
// ((!\imem~6_combout )))) # (\imem~12_combout  & (((\imem~6_combout ) # (\regs~3025_combout )))) ) ) ) # ( !\regs~3029_combout  & ( !\regs~3021_combout  & ( (!\imem~6_combout  & ((!\imem~12_combout  & (\regs~3017_combout )) # (\imem~12_combout  & 
// ((\regs~3025_combout ))))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\regs~3017_combout ),
	.datac(!\regs~3025_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~3029_combout ),
	.dataf(!\regs~3021_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3033_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3033 .extended_lut = "off";
defparam \regs~3033 .lut_mask = 64'h2700275527AA27FF;
defparam \regs~3033 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N12
cyclonev_lcell_comb \aluin2_A[13]~18 (
// Equation(s):
// \aluin2_A[13]~18_combout  = ( \aluin2_A[13]~0_combout  & ( \regs~3033_combout  ) ) # ( !\aluin2_A[13]~0_combout  & ( \regs~3033_combout  & ( !\WideOr2~1_combout  ) ) ) # ( \aluin2_A[13]~0_combout  & ( !\regs~3033_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideOr2~1_combout ),
	.datae(!\aluin2_A[13]~0_combout ),
	.dataf(!\regs~3033_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[13]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[13]~18 .extended_lut = "off";
defparam \aluin2_A[13]~18 .lut_mask = 64'h0000FFFFFF00FFFF;
defparam \aluin2_A[13]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N6
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \aluin2_A[13]~18_combout  & ( \regs~3016_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout )) # (\Selector37~0_combout  & (\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// !\aluin2_A[13]~18_combout  & ( \regs~3016_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout  $ (!\Selector38~0_combout ))) # (\Selector37~0_combout  & (!\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) # 
// ( \aluin2_A[13]~18_combout  & ( !\regs~3016_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout  $ (!\Selector38~0_combout ))) # (\Selector37~0_combout  & (!\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) 
// # ( !\aluin2_A[13]~18_combout  & ( !\regs~3016_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector37~0_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector37~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(!\aluin2_A[13]~18_combout ),
	.dataf(!\regs~3016_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h0504144014404140;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N14
dffeas \regs~748 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~748 .is_wysiwyg = "true";
defparam \regs~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N44
dffeas \regs~684 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~684 .is_wysiwyg = "true";
defparam \regs~684 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N49
dffeas \regs~716 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~716 .is_wysiwyg = "true";
defparam \regs~716 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N50
dffeas \regs~620 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~620 .is_wysiwyg = "true";
defparam \regs~620 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N44
dffeas \regs~556 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~556 .is_wysiwyg = "true";
defparam \regs~556 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N36
cyclonev_lcell_comb \regs~588feeder (
// Equation(s):
// \regs~588feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~588feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~588feeder .extended_lut = "off";
defparam \regs~588feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~588feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N38
dffeas \regs~588 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~588feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~588 .is_wysiwyg = "true";
defparam \regs~588 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N30
cyclonev_lcell_comb \regs~524feeder (
// Equation(s):
// \regs~524feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~524feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~524feeder .extended_lut = "off";
defparam \regs~524feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~524feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N32
dffeas \regs~524 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~524feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~524 .is_wysiwyg = "true";
defparam \regs~524 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N42
cyclonev_lcell_comb \regs~4004 (
// Equation(s):
// \regs~4004_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~524_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~556_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~588_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~620_q )))) ) )

	.dataa(!\regs~620_q ),
	.datab(!\regs~556_q ),
	.datac(!\regs~588_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~524_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4004_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4004 .extended_lut = "on";
defparam \regs~4004 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~4004 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N19
dffeas \regs~652 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~652 .is_wysiwyg = "true";
defparam \regs~652 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N15
cyclonev_lcell_comb \regs~2970 (
// Equation(s):
// \regs~2970_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~4004_combout )))) # (\imem~126_combout  & ((!\regs~4004_combout  & ((\regs~652_q ))) # (\regs~4004_combout  & (\regs~684_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~4004_combout )))) # (\imem~126_combout  & ((!\regs~4004_combout  & ((\regs~716_q ))) # (\regs~4004_combout  & (\regs~748_q ))))) ) )

	.dataa(!\regs~748_q ),
	.datab(!\regs~684_q ),
	.datac(!\regs~716_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4004_combout ),
	.datag(!\regs~652_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2970_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2970 .extended_lut = "on";
defparam \regs~2970 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2970 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N6
cyclonev_lcell_comb \regs~1772feeder (
// Equation(s):
// \regs~1772feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1772feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1772feeder .extended_lut = "off";
defparam \regs~1772feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1772feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N7
dffeas \regs~1772DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1772feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1772DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1772DUPLICATE .is_wysiwyg = "true";
defparam \regs~1772DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N42
cyclonev_lcell_comb \regs~1708feeder (
// Equation(s):
// \regs~1708feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1708feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1708feeder .extended_lut = "off";
defparam \regs~1708feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1708feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N44
dffeas \regs~1708 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1708feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1708 .is_wysiwyg = "true";
defparam \regs~1708 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N57
cyclonev_lcell_comb \regs~1740feeder (
// Equation(s):
// \regs~1740feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1740feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1740feeder .extended_lut = "off";
defparam \regs~1740feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1740feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N59
dffeas \regs~1740 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1740feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1740 .is_wysiwyg = "true";
defparam \regs~1740 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N48
cyclonev_lcell_comb \regs~1644feeder (
// Equation(s):
// \regs~1644feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1644feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1644feeder .extended_lut = "off";
defparam \regs~1644feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1644feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N49
dffeas \regs~1644 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1644feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1644 .is_wysiwyg = "true";
defparam \regs~1644 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N44
dffeas \regs~1580 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1580 .is_wysiwyg = "true";
defparam \regs~1580 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N56
dffeas \regs~1612 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1612 .is_wysiwyg = "true";
defparam \regs~1612 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N0
cyclonev_lcell_comb \regs~1548feeder (
// Equation(s):
// \regs~1548feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1548feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1548feeder .extended_lut = "off";
defparam \regs~1548feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1548feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N1
dffeas \regs~1548 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1548feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1548 .is_wysiwyg = "true";
defparam \regs~1548 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N42
cyclonev_lcell_comb \regs~4012 (
// Equation(s):
// \regs~4012_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1548_q ))) # (\imem~153_combout  & (\regs~1580_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1612_q ))) # (\imem~153_combout  & (\regs~1644_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1644_q ),
	.datab(!\regs~1580_q ),
	.datac(!\regs~1612_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1548_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4012_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4012 .extended_lut = "on";
defparam \regs~4012 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~4012 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N51
cyclonev_lcell_comb \regs~1676feeder (
// Equation(s):
// \regs~1676feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1676feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1676feeder .extended_lut = "off";
defparam \regs~1676feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1676feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N53
dffeas \regs~1676 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1676feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1676 .is_wysiwyg = "true";
defparam \regs~1676 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N39
cyclonev_lcell_comb \regs~2978 (
// Equation(s):
// \regs~2978_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~4012_combout )))) # (\imem~126_combout  & ((!\regs~4012_combout  & ((\regs~1676_q ))) # (\regs~4012_combout  & (\regs~1708_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~4012_combout )))) # (\imem~126_combout  & ((!\regs~4012_combout  & ((\regs~1740_q ))) # (\regs~4012_combout  & (\regs~1772DUPLICATE_q ))))) ) )

	.dataa(!\regs~1772DUPLICATE_q ),
	.datab(!\regs~1708_q ),
	.datac(!\regs~1740_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4012_combout ),
	.datag(!\regs~1676_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2978_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2978 .extended_lut = "on";
defparam \regs~2978 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2978 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N48
cyclonev_lcell_comb \regs~1260feeder (
// Equation(s):
// \regs~1260feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1260feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1260feeder .extended_lut = "off";
defparam \regs~1260feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1260feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N50
dffeas \regs~1260 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1260 .is_wysiwyg = "true";
defparam \regs~1260 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N43
dffeas \regs~1196 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1196 .is_wysiwyg = "true";
defparam \regs~1196 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N56
dffeas \regs~1228 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1228 .is_wysiwyg = "true";
defparam \regs~1228 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N15
cyclonev_lcell_comb \regs~1132feeder (
// Equation(s):
// \regs~1132feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1132feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1132feeder .extended_lut = "off";
defparam \regs~1132feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1132feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N16
dffeas \regs~1132 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1132 .is_wysiwyg = "true";
defparam \regs~1132 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N14
dffeas \regs~1068 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1068_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1068 .is_wysiwyg = "true";
defparam \regs~1068 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N21
cyclonev_lcell_comb \regs~1100feeder (
// Equation(s):
// \regs~1100feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1100feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1100feeder .extended_lut = "off";
defparam \regs~1100feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1100feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N22
dffeas \regs~1100DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1100DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1100DUPLICATE .is_wysiwyg = "true";
defparam \regs~1100DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N51
cyclonev_lcell_comb \regs~1036feeder (
// Equation(s):
// \regs~1036feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1036feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1036feeder .extended_lut = "off";
defparam \regs~1036feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1036feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N52
dffeas \regs~1036 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1036feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1036 .is_wysiwyg = "true";
defparam \regs~1036 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \regs~4008 (
// Equation(s):
// \regs~4008_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1036_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1068_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & 
// (((\regs~1100DUPLICATE_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1132_q )))) ) )

	.dataa(!\regs~1132_q ),
	.datab(!\regs~1068_q ),
	.datac(!\regs~1100DUPLICATE_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1036_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4008_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4008 .extended_lut = "on";
defparam \regs~4008 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~4008 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N52
dffeas \regs~1164 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1164 .is_wysiwyg = "true";
defparam \regs~1164 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \regs~2974 (
// Equation(s):
// \regs~2974_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~4008_combout )))) # (\imem~126_combout  & ((!\regs~4008_combout  & ((\regs~1164_q ))) # (\regs~4008_combout  & (\regs~1196_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~4008_combout )))) # (\imem~126_combout  & ((!\regs~4008_combout  & ((\regs~1228_q ))) # (\regs~4008_combout  & (\regs~1260_q ))))) ) )

	.dataa(!\regs~1260_q ),
	.datab(!\regs~1196_q ),
	.datac(!\regs~1228_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4008_combout ),
	.datag(!\regs~1164_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2974_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2974 .extended_lut = "on";
defparam \regs~2974 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2974 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N3
cyclonev_lcell_comb \regs~204feeder (
// Equation(s):
// \regs~204feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~204feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~204feeder .extended_lut = "off";
defparam \regs~204feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~204feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N4
dffeas \regs~204 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~204 .is_wysiwyg = "true";
defparam \regs~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N14
dffeas \regs~236 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~236 .is_wysiwyg = "true";
defparam \regs~236 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N54
cyclonev_lcell_comb \regs~44feeder (
// Equation(s):
// \regs~44feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~44feeder .extended_lut = "off";
defparam \regs~44feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N55
dffeas \regs~44 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~44 .is_wysiwyg = "true";
defparam \regs~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N30
cyclonev_lcell_comb \regs~76feeder (
// Equation(s):
// \regs~76feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~76feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~76feeder .extended_lut = "off";
defparam \regs~76feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~76feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N32
dffeas \regs~76DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~76DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~76DUPLICATE .is_wysiwyg = "true";
defparam \regs~76DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N55
dffeas \regs~108DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~108DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~108DUPLICATE .is_wysiwyg = "true";
defparam \regs~108DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N57
cyclonev_lcell_comb \regs~12feeder (
// Equation(s):
// \regs~12feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~12feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~12feeder .extended_lut = "off";
defparam \regs~12feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~12feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N59
dffeas \regs~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~12 .is_wysiwyg = "true";
defparam \regs~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N33
cyclonev_lcell_comb \regs~4000 (
// Equation(s):
// \regs~4000_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & (((!\imem~153_combout  & ((\regs~12_q ))) # (\imem~153_combout  & (\regs~44_q ))))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & (((!\imem~153_combout  & (\regs~76DUPLICATE_q )) # (\imem~153_combout  & ((\regs~108DUPLICATE_q )))))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~44_q ),
	.datac(!\regs~76DUPLICATE_q ),
	.datad(!\regs~108DUPLICATE_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4000_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4000 .extended_lut = "on";
defparam \regs~4000 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~4000 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N36
cyclonev_lcell_comb \regs~140feeder (
// Equation(s):
// \regs~140feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~140feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~140feeder .extended_lut = "off";
defparam \regs~140feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~140feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N37
dffeas \regs~140 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~140 .is_wysiwyg = "true";
defparam \regs~140 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N12
cyclonev_lcell_comb \regs~2966 (
// Equation(s):
// \regs~2966_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~4000_combout ))))) # (\imem~126_combout  & (((!\regs~4000_combout  & ((\regs~140_q ))) # (\regs~4000_combout  & (\regs~172_q ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~4000_combout ))))) # (\imem~126_combout  & (((!\regs~4000_combout  & (\regs~204_q )) # (\regs~4000_combout  & ((\regs~236_q )))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~172_q ),
	.datac(!\regs~204_q ),
	.datad(!\regs~236_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4000_combout ),
	.datag(!\regs~140_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2966_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2966 .extended_lut = "on";
defparam \regs~2966 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2966 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N21
cyclonev_lcell_comb \regs~2982 (
// Equation(s):
// \regs~2982_combout  = ( \regs~2974_combout  & ( \regs~2966_combout  & ( (!\imem~46_combout ) # ((!\imem~51_combout  & (\regs~2970_combout )) # (\imem~51_combout  & ((\regs~2978_combout )))) ) ) ) # ( !\regs~2974_combout  & ( \regs~2966_combout  & ( 
// (!\imem~46_combout  & (((!\imem~51_combout )))) # (\imem~46_combout  & ((!\imem~51_combout  & (\regs~2970_combout )) # (\imem~51_combout  & ((\regs~2978_combout ))))) ) ) ) # ( \regs~2974_combout  & ( !\regs~2966_combout  & ( (!\imem~46_combout  & 
// (((\imem~51_combout )))) # (\imem~46_combout  & ((!\imem~51_combout  & (\regs~2970_combout )) # (\imem~51_combout  & ((\regs~2978_combout ))))) ) ) ) # ( !\regs~2974_combout  & ( !\regs~2966_combout  & ( (\imem~46_combout  & ((!\imem~51_combout  & 
// (\regs~2970_combout )) # (\imem~51_combout  & ((\regs~2978_combout ))))) ) ) )

	.dataa(!\imem~46_combout ),
	.datab(!\regs~2970_combout ),
	.datac(!\regs~2978_combout ),
	.datad(!\imem~51_combout ),
	.datae(!\regs~2974_combout ),
	.dataf(!\regs~2966_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2982_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2982 .extended_lut = "off";
defparam \regs~2982 .lut_mask = 64'h110511AFBB05BBAF;
defparam \regs~2982 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \aluin2_A[12]~11 (
// Equation(s):
// \aluin2_A[12]~11_combout  = ( \WideOr2~1_combout  & ( \regs~2999_combout  & ( (\imem~122_combout ) # (\PC[15]~DUPLICATE_q ) ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2999_combout  ) ) # ( \WideOr2~1_combout  & ( !\regs~2999_combout  & ( (\imem~122_combout 
// ) # (\PC[15]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~122_combout ),
	.datad(gnd),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2999_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[12]~11 .extended_lut = "off";
defparam \aluin2_A[12]~11 .lut_mask = 64'h00005F5FFFFF5F5F;
defparam \aluin2_A[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N54
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \Selector35~0_combout  & ( \aluin2_A[12]~11_combout  & ( (!\Selector38~0_combout  & (\Selector36~1_combout  & (!\Selector37~0_combout  $ (\regs~2982_combout )))) ) ) ) # ( !\Selector35~0_combout  & ( \aluin2_A[12]~11_combout  & 
// ( (\Selector36~1_combout  & (!\Selector37~0_combout  $ (((!\Selector38~0_combout  & !\regs~2982_combout ))))) ) ) ) # ( \Selector35~0_combout  & ( !\aluin2_A[12]~11_combout  & ( (\Selector36~1_combout  & ((!\Selector38~0_combout  & 
// ((!\Selector37~0_combout ) # (!\regs~2982_combout ))) # (\Selector38~0_combout  & (!\Selector37~0_combout  & !\regs~2982_combout )))) ) ) ) # ( !\Selector35~0_combout  & ( !\aluin2_A[12]~11_combout  & ( (\Selector36~1_combout  & (\regs~2982_combout  & 
// (!\Selector38~0_combout  $ (!\Selector37~0_combout )))) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector37~0_combout ),
	.datac(!\Selector36~1_combout ),
	.datad(!\regs~2982_combout ),
	.datae(!\Selector35~0_combout ),
	.dataf(!\aluin2_A[12]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h00060E08060C0802;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \regs~2914_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2931_combout )))) # (\WideOr2~1_combout  & (((\imem~112_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \regs~2914_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2931_combout )))) # (\WideOr2~1_combout  & (((\imem~112_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~14  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2931_combout ),
	.datad(!\regs~2914_combout ),
	.datae(gnd),
	.dataf(!\imem~112_combout ),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000E4A0000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \regs~2948_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2965_combout )))) # (\WideOr2~1_combout  & (((\imem~117_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \regs~2948_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2965_combout )))) # (\WideOr2~1_combout  & (((\imem~117_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~18  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2965_combout ),
	.datad(!\regs~2948_combout ),
	.datae(gnd),
	.dataf(!\imem~117_combout ),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000E4A0000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2999_combout )))) # (\WideOr2~1_combout  & (((\imem~122_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2982_combout  ) + ( \Add1~22  ))
// \Add1~66  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2999_combout )))) # (\WideOr2~1_combout  & (((\imem~122_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2982_combout  ) + ( \Add1~22  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2999_combout ),
	.datad(!\imem~122_combout ),
	.datae(gnd),
	.dataf(!\regs~2982_combout ),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FF0000001B5F;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N54
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \regs~2948_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2965_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~117_combout )))) ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( \regs~2948_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2965_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~117_combout )))) ) + ( \Add2~18  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2965_combout ),
	.datad(!\regs~2948_combout ),
	.datae(gnd),
	.dataf(!\imem~117_combout ),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h00001D3F000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N57
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( \regs~2982_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2999_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~122_combout )))) ) + ( \Add2~22  ))
// \Add2~66  = CARRY(( \regs~2982_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2999_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~122_combout )))) ) + ( \Add2~22  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2999_combout ),
	.datad(!\regs~2982_combout ),
	.datae(gnd),
	.dataf(!\imem~122_combout ),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h00001D3F000000FF;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N27
cyclonev_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = ( \Add1~65_sumout  & ( \Add2~65_sumout  & ( (\Selector33~0_combout  & ((\Selector30~0_combout ) # (\Selector19~0_combout ))) ) ) ) # ( !\Add1~65_sumout  & ( \Add2~65_sumout  & ( (\Selector33~0_combout  & (((\Selector35~0_combout  
// & \Selector30~0_combout )) # (\Selector19~0_combout ))) ) ) ) # ( \Add1~65_sumout  & ( !\Add2~65_sumout  & ( (\Selector33~0_combout  & (((!\Selector35~0_combout  & \Selector30~0_combout )) # (\Selector19~0_combout ))) ) ) ) # ( !\Add1~65_sumout  & ( 
// !\Add2~65_sumout  & ( (\Selector33~0_combout  & \Selector19~0_combout ) ) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector19~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector30~0_combout ),
	.datae(!\Add1~65_sumout ),
	.dataf(!\Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~1 .extended_lut = "off";
defparam \Selector19~1 .lut_mask = 64'h1111115111151155;
defparam \Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N14
dffeas \aluout_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector19~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[12] .is_wysiwyg = "true";
defparam \aluout_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N43
dffeas \PC[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N18
cyclonev_lcell_comb \imem~135 (
// Equation(s):
// \imem~135_combout  = ( \imem~111_combout  ) # ( !\imem~111_combout  & ( !\imem~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~52_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~135 .extended_lut = "off";
defparam \imem~135 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \imem~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N59
dffeas \regs~1125 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1125 .is_wysiwyg = "true";
defparam \regs~1125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N0
cyclonev_lcell_comb \regs~1093feeder (
// Equation(s):
// \regs~1093feeder_combout  = ( \wregval_M[5]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1093feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1093feeder .extended_lut = "off";
defparam \regs~1093feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1093feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N1
dffeas \regs~1093 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1093feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1093_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1093 .is_wysiwyg = "true";
defparam \regs~1093 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N17
dffeas \regs~1061 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1061 .is_wysiwyg = "true";
defparam \regs~1061 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N17
dffeas \regs~1029 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1029 .is_wysiwyg = "true";
defparam \regs~1029 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \regs~3736 (
// Equation(s):
// \regs~3736_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & (((!\imem~153_combout  & (\regs~1029_q )) # (\imem~153_combout  & ((\regs~1061_q )))))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & (((!\imem~153_combout  & ((\regs~1093_q ))) # (\imem~153_combout  & (\regs~1125_q ))))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1125_q ),
	.datac(!\regs~1093_q ),
	.datad(!\regs~1061_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1029_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3736 .extended_lut = "on";
defparam \regs~3736 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3736 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N8
dffeas \regs~1253 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1253 .is_wysiwyg = "true";
defparam \regs~1253 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N34
dffeas \regs~1221DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1221DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1221DUPLICATE .is_wysiwyg = "true";
defparam \regs~1221DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N25
dffeas \regs~1189 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1189 .is_wysiwyg = "true";
defparam \regs~1189 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N1
dffeas \regs~1157 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1157 .is_wysiwyg = "true";
defparam \regs~1157 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \regs~2685 (
// Equation(s):
// \regs~2685_combout  = ( !\imem~164_combout  & ( (!\regs~3736_combout  & (((\regs~1157_q  & ((\imem~126_combout )))))) # (\regs~3736_combout  & ((((!\imem~126_combout ) # (\regs~1189_q ))))) ) ) # ( \imem~164_combout  & ( (!\regs~3736_combout  & 
// (((\regs~1221DUPLICATE_q  & ((\imem~126_combout )))))) # (\regs~3736_combout  & ((((!\imem~126_combout ))) # (\regs~1253_q ))) ) )

	.dataa(!\regs~3736_combout ),
	.datab(!\regs~1253_q ),
	.datac(!\regs~1221DUPLICATE_q ),
	.datad(!\regs~1189_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1157_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2685 .extended_lut = "on";
defparam \regs~2685 .lut_mask = 64'h555555550A5F1B1B;
defparam \regs~2685 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \regs~1701feeder (
// Equation(s):
// \regs~1701feeder_combout  = ( \wregval_M[5]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1701feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1701feeder .extended_lut = "off";
defparam \regs~1701feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1701feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N1
dffeas \regs~1701 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1701feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1701 .is_wysiwyg = "true";
defparam \regs~1701 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N25
dffeas \regs~1765 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1765 .is_wysiwyg = "true";
defparam \regs~1765 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N15
cyclonev_lcell_comb \regs~1733feeder (
// Equation(s):
// \regs~1733feeder_combout  = ( \wregval_M[5]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1733feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1733feeder .extended_lut = "off";
defparam \regs~1733feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1733feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N17
dffeas \regs~1733DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1733feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1733DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1733DUPLICATE .is_wysiwyg = "true";
defparam \regs~1733DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N18
cyclonev_lcell_comb \regs~1637feeder (
// Equation(s):
// \regs~1637feeder_combout  = ( \wregval_M[5]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1637feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1637feeder .extended_lut = "off";
defparam \regs~1637feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1637feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N20
dffeas \regs~1637 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1637feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1637 .is_wysiwyg = "true";
defparam \regs~1637 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N14
dffeas \regs~1573 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1573 .is_wysiwyg = "true";
defparam \regs~1573 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N54
cyclonev_lcell_comb \regs~1605feeder (
// Equation(s):
// \regs~1605feeder_combout  = ( \wregval_M[5]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1605feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1605feeder .extended_lut = "off";
defparam \regs~1605feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1605feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N56
dffeas \regs~1605 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1605feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1605 .is_wysiwyg = "true";
defparam \regs~1605 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N51
cyclonev_lcell_comb \regs~1541feeder (
// Equation(s):
// \regs~1541feeder_combout  = ( \wregval_M[5]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1541feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1541feeder .extended_lut = "off";
defparam \regs~1541feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1541feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N52
dffeas \regs~1541 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1541feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1541 .is_wysiwyg = "true";
defparam \regs~1541 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N6
cyclonev_lcell_comb \regs~3740 (
// Equation(s):
// \regs~3740_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1541_q ))) # (\imem~153_combout  & (\regs~1573_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1605_q ))) # (\imem~153_combout  & (\regs~1637_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1637_q ),
	.datab(!\regs~1573_q ),
	.datac(!\regs~1605_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1541_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3740_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3740 .extended_lut = "on";
defparam \regs~3740 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3740 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N51
cyclonev_lcell_comb \regs~1669feeder (
// Equation(s):
// \regs~1669feeder_combout  = ( \wregval_M[5]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1669feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1669feeder .extended_lut = "off";
defparam \regs~1669feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1669feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N53
dffeas \regs~1669 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1669 .is_wysiwyg = "true";
defparam \regs~1669 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \regs~2689 (
// Equation(s):
// \regs~2689_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3740_combout )))) # (\imem~126_combout  & ((!\regs~3740_combout  & ((\regs~1669_q ))) # (\regs~3740_combout  & (\regs~1701_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3740_combout )))) # (\imem~126_combout  & ((!\regs~3740_combout  & ((\regs~1733DUPLICATE_q ))) # (\regs~3740_combout  & (\regs~1765_q ))))) ) )

	.dataa(!\regs~1701_q ),
	.datab(!\regs~1765_q ),
	.datac(!\regs~1733DUPLICATE_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3740_combout ),
	.datag(!\regs~1669_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2689_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2689 .extended_lut = "on";
defparam \regs~2689 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2689 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N38
dffeas \regs~741 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~741 .is_wysiwyg = "true";
defparam \regs~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N25
dffeas \regs~677DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~677DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~677DUPLICATE .is_wysiwyg = "true";
defparam \regs~677DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N46
dffeas \regs~709 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~709 .is_wysiwyg = "true";
defparam \regs~709 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N2
dffeas \regs~549 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~549 .is_wysiwyg = "true";
defparam \regs~549 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N8
dffeas \regs~613 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~613 .is_wysiwyg = "true";
defparam \regs~613 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N49
dffeas \regs~581 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~581 .is_wysiwyg = "true";
defparam \regs~581 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N59
dffeas \regs~517 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~517 .is_wysiwyg = "true";
defparam \regs~517 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N6
cyclonev_lcell_comb \regs~3732 (
// Equation(s):
// \regs~3732_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~517_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~549_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~581_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~613_q )))) ) )

	.dataa(!\regs~549_q ),
	.datab(!\regs~613_q ),
	.datac(!\regs~581_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~517_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3732 .extended_lut = "on";
defparam \regs~3732 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3732 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N8
dffeas \regs~645 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~645 .is_wysiwyg = "true";
defparam \regs~645 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N36
cyclonev_lcell_comb \regs~2681 (
// Equation(s):
// \regs~2681_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3732_combout )))) # (\imem~126_combout  & ((!\regs~3732_combout  & ((\regs~645_q ))) # (\regs~3732_combout  & (\regs~677DUPLICATE_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3732_combout )))) # (\imem~126_combout  & ((!\regs~3732_combout  & ((\regs~709_q ))) # (\regs~3732_combout  & (\regs~741_q ))))) ) )

	.dataa(!\regs~741_q ),
	.datab(!\regs~677DUPLICATE_q ),
	.datac(!\regs~709_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3732_combout ),
	.datag(!\regs~645_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2681 .extended_lut = "on";
defparam \regs~2681 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2681 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \regs~229feeder (
// Equation(s):
// \regs~229feeder_combout  = ( \wregval_M[5]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~229feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~229feeder .extended_lut = "off";
defparam \regs~229feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~229feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N19
dffeas \regs~229 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~229feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~229 .is_wysiwyg = "true";
defparam \regs~229 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N27
cyclonev_lcell_comb \regs~197feeder (
// Equation(s):
// \regs~197feeder_combout  = ( \wregval_M[5]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~197feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~197feeder .extended_lut = "off";
defparam \regs~197feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~197feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N29
dffeas \regs~197 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~197 .is_wysiwyg = "true";
defparam \regs~197 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N9
cyclonev_lcell_comb \regs~165feeder (
// Equation(s):
// \regs~165feeder_combout  = ( \wregval_M[5]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~165feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~165feeder .extended_lut = "off";
defparam \regs~165feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~165feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N11
dffeas \regs~165 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~165 .is_wysiwyg = "true";
defparam \regs~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N2
dffeas \regs~101DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~101DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~101DUPLICATE .is_wysiwyg = "true";
defparam \regs~101DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N51
cyclonev_lcell_comb \regs~37feeder (
// Equation(s):
// \regs~37feeder_combout  = ( \wregval_M[5]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~37feeder .extended_lut = "off";
defparam \regs~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N52
dffeas \regs~37 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~37 .is_wysiwyg = "true";
defparam \regs~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N46
dffeas \regs~69 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~69 .is_wysiwyg = "true";
defparam \regs~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N10
dffeas \regs~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~5 .is_wysiwyg = "true";
defparam \regs~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \regs~3728 (
// Equation(s):
// \regs~3728_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~5_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~37_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~69_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~101DUPLICATE_q )))) ) )

	.dataa(!\regs~101DUPLICATE_q ),
	.datab(!\regs~37_q ),
	.datac(!\regs~69_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3728 .extended_lut = "on";
defparam \regs~3728 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3728 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \regs~133feeder (
// Equation(s):
// \regs~133feeder_combout  = ( \wregval_M[5]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~133feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~133feeder .extended_lut = "off";
defparam \regs~133feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~133feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N31
dffeas \regs~133 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~133 .is_wysiwyg = "true";
defparam \regs~133 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \regs~2677 (
// Equation(s):
// \regs~2677_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3728_combout ))))) # (\imem~126_combout  & (((!\regs~3728_combout  & (\regs~133_q )) # (\regs~3728_combout  & ((\regs~165_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3728_combout ))))) # (\imem~126_combout  & (((!\regs~3728_combout  & ((\regs~197_q ))) # (\regs~3728_combout  & (\regs~229_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~229_q ),
	.datac(!\regs~197_q ),
	.datad(!\regs~165_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3728_combout ),
	.datag(!\regs~133_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2677 .extended_lut = "on";
defparam \regs~2677 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2677 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \regs~2693 (
// Equation(s):
// \regs~2693_combout  = ( \regs~2681_combout  & ( \regs~2677_combout  & ( (!\imem~51_combout ) # ((!\imem~46_combout  & (\regs~2685_combout )) # (\imem~46_combout  & ((\regs~2689_combout )))) ) ) ) # ( !\regs~2681_combout  & ( \regs~2677_combout  & ( 
// (!\imem~46_combout  & (((!\imem~51_combout )) # (\regs~2685_combout ))) # (\imem~46_combout  & (((\regs~2689_combout  & \imem~51_combout )))) ) ) ) # ( \regs~2681_combout  & ( !\regs~2677_combout  & ( (!\imem~46_combout  & (\regs~2685_combout  & 
// ((\imem~51_combout )))) # (\imem~46_combout  & (((!\imem~51_combout ) # (\regs~2689_combout )))) ) ) ) # ( !\regs~2681_combout  & ( !\regs~2677_combout  & ( (\imem~51_combout  & ((!\imem~46_combout  & (\regs~2685_combout )) # (\imem~46_combout  & 
// ((\regs~2689_combout ))))) ) ) )

	.dataa(!\regs~2685_combout ),
	.datab(!\regs~2689_combout ),
	.datac(!\imem~46_combout ),
	.datad(!\imem~51_combout ),
	.datae(!\regs~2681_combout ),
	.dataf(!\regs~2677_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2693_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2693 .extended_lut = "off";
defparam \regs~2693 .lut_mask = 64'h00530F53F053FF53;
defparam \regs~2693 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N28
dffeas \regs~676 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~676 .is_wysiwyg = "true";
defparam \regs~676 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N32
dffeas \regs~740 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~740 .is_wysiwyg = "true";
defparam \regs~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N4
dffeas \regs~708DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~708DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~708DUPLICATE .is_wysiwyg = "true";
defparam \regs~708DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N20
dffeas \regs~548 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~548 .is_wysiwyg = "true";
defparam \regs~548 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N26
dffeas \regs~612 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~612 .is_wysiwyg = "true";
defparam \regs~612 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N22
dffeas \regs~580 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~580 .is_wysiwyg = "true";
defparam \regs~580 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \regs~516feeder (
// Equation(s):
// \regs~516feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~516feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~516feeder .extended_lut = "off";
defparam \regs~516feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~516feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N19
dffeas \regs~516 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~516feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~516 .is_wysiwyg = "true";
defparam \regs~516 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N24
cyclonev_lcell_comb \regs~3700 (
// Equation(s):
// \regs~3700_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~516_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~548_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~580_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~612_q )))) ) )

	.dataa(!\regs~548_q ),
	.datab(!\regs~612_q ),
	.datac(!\regs~580_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~516_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3700 .extended_lut = "on";
defparam \regs~3700 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3700 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N41
dffeas \regs~644 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~644 .is_wysiwyg = "true";
defparam \regs~644 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \regs~2647 (
// Equation(s):
// \regs~2647_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3700_combout )))) # (\imem~126_combout  & ((!\regs~3700_combout  & ((\regs~644_q ))) # (\regs~3700_combout  & (\regs~676_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3700_combout )))) # (\imem~126_combout  & ((!\regs~3700_combout  & ((\regs~708DUPLICATE_q ))) # (\regs~3700_combout  & (\regs~740_q ))))) ) )

	.dataa(!\regs~676_q ),
	.datab(!\regs~740_q ),
	.datac(!\regs~708DUPLICATE_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3700_combout ),
	.datag(!\regs~644_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2647 .extended_lut = "on";
defparam \regs~2647 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2647 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N2
dffeas \regs~1188 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1188 .is_wysiwyg = "true";
defparam \regs~1188 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N19
dffeas \regs~1252 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1252 .is_wysiwyg = "true";
defparam \regs~1252 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N20
dffeas \regs~1220 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1220 .is_wysiwyg = "true";
defparam \regs~1220 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N56
dffeas \regs~1124 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1124 .is_wysiwyg = "true";
defparam \regs~1124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N3
cyclonev_lcell_comb \regs~1092feeder (
// Equation(s):
// \regs~1092feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1092feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1092feeder .extended_lut = "off";
defparam \regs~1092feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1092feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N4
dffeas \regs~1092 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1092feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1092_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1092 .is_wysiwyg = "true";
defparam \regs~1092 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N41
dffeas \regs~1060 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1060 .is_wysiwyg = "true";
defparam \regs~1060 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N48
cyclonev_lcell_comb \regs~1028feeder (
// Equation(s):
// \regs~1028feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1028feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1028feeder .extended_lut = "off";
defparam \regs~1028feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1028feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N49
dffeas \regs~1028 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1028feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1028 .is_wysiwyg = "true";
defparam \regs~1028 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \regs~3704 (
// Equation(s):
// \regs~3704_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & (\regs~1028_q )) # (\imem~153_combout  & ((\regs~1060_q ))))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & (((!\imem~153_combout  & ((\regs~1092_q ))) # (\imem~153_combout  & (\regs~1124_q ))))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) )

	.dataa(!\regs~1124_q ),
	.datab(!\imem~126_combout ),
	.datac(!\regs~1092_q ),
	.datad(!\regs~1060_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1028_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3704_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3704 .extended_lut = "on";
defparam \regs~3704 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~3704 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \regs~1156feeder (
// Equation(s):
// \regs~1156feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1156feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1156feeder .extended_lut = "off";
defparam \regs~1156feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1156feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N17
dffeas \regs~1156 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1156 .is_wysiwyg = "true";
defparam \regs~1156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \regs~2651 (
// Equation(s):
// \regs~2651_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3704_combout )))) # (\imem~126_combout  & ((!\regs~3704_combout  & ((\regs~1156_q ))) # (\regs~3704_combout  & (\regs~1188_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3704_combout )))) # (\imem~126_combout  & ((!\regs~3704_combout  & ((\regs~1220_q ))) # (\regs~3704_combout  & (\regs~1252_q ))))) ) )

	.dataa(!\regs~1188_q ),
	.datab(!\regs~1252_q ),
	.datac(!\regs~1220_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3704_combout ),
	.datag(!\regs~1156_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2651 .extended_lut = "on";
defparam \regs~2651 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2651 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N27
cyclonev_lcell_comb \regs~1764feeder (
// Equation(s):
// \regs~1764feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1764feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1764feeder .extended_lut = "off";
defparam \regs~1764feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1764feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N29
dffeas \regs~1764DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1764feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1764DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1764DUPLICATE .is_wysiwyg = "true";
defparam \regs~1764DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N5
dffeas \regs~1700 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1700 .is_wysiwyg = "true";
defparam \regs~1700 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N14
dffeas \regs~1732 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1732 .is_wysiwyg = "true";
defparam \regs~1732 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N42
cyclonev_lcell_comb \regs~1572feeder (
// Equation(s):
// \regs~1572feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1572feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1572feeder .extended_lut = "off";
defparam \regs~1572feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1572feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N44
dffeas \regs~1572 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1572feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1572 .is_wysiwyg = "true";
defparam \regs~1572 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N54
cyclonev_lcell_comb \regs~1604feeder (
// Equation(s):
// \regs~1604feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1604feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1604feeder .extended_lut = "off";
defparam \regs~1604feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1604feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N56
dffeas \regs~1604 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1604feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1604 .is_wysiwyg = "true";
defparam \regs~1604 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N59
dffeas \regs~1636 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1636 .is_wysiwyg = "true";
defparam \regs~1636 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N48
cyclonev_lcell_comb \regs~1540feeder (
// Equation(s):
// \regs~1540feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1540feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1540feeder .extended_lut = "off";
defparam \regs~1540feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1540feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N49
dffeas \regs~1540 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1540feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1540 .is_wysiwyg = "true";
defparam \regs~1540 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N6
cyclonev_lcell_comb \regs~3708 (
// Equation(s):
// \regs~3708_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~1540_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1572_q ))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & 
// (((\regs~1604_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ) # (\regs~1636_q ))))) ) )

	.dataa(!\imem~153_combout ),
	.datab(!\regs~1572_q ),
	.datac(!\regs~1604_q ),
	.datad(!\regs~1636_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1540_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3708 .extended_lut = "on";
defparam \regs~3708 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~3708 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N7
dffeas \regs~1668 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1668 .is_wysiwyg = "true";
defparam \regs~1668 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \regs~2655 (
// Equation(s):
// \regs~2655_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3708_combout )))) # (\imem~126_combout  & ((!\regs~3708_combout  & ((\regs~1668_q ))) # (\regs~3708_combout  & (\regs~1700_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3708_combout )))) # (\imem~126_combout  & ((!\regs~3708_combout  & ((\regs~1732_q ))) # (\regs~3708_combout  & (\regs~1764DUPLICATE_q ))))) ) )

	.dataa(!\regs~1764DUPLICATE_q ),
	.datab(!\regs~1700_q ),
	.datac(!\regs~1732_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3708_combout ),
	.datag(!\regs~1668_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2655 .extended_lut = "on";
defparam \regs~2655 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2655 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N50
dffeas \regs~228 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~228 .is_wysiwyg = "true";
defparam \regs~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N8
dffeas \regs~164 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~164 .is_wysiwyg = "true";
defparam \regs~164 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \regs~196feeder (
// Equation(s):
// \regs~196feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~196feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~196feeder .extended_lut = "off";
defparam \regs~196feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~196feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N7
dffeas \regs~196 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~196feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~196 .is_wysiwyg = "true";
defparam \regs~196 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \regs~36feeder (
// Equation(s):
// \regs~36feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~36feeder .extended_lut = "off";
defparam \regs~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N56
dffeas \regs~36 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~36 .is_wysiwyg = "true";
defparam \regs~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \regs~100feeder (
// Equation(s):
// \regs~100feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~100feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~100feeder .extended_lut = "off";
defparam \regs~100feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~100feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N19
dffeas \regs~100 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~100 .is_wysiwyg = "true";
defparam \regs~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N15
cyclonev_lcell_comb \regs~68feeder (
// Equation(s):
// \regs~68feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~68feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~68feeder .extended_lut = "off";
defparam \regs~68feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~68feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N17
dffeas \regs~68 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~68 .is_wysiwyg = "true";
defparam \regs~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \regs~4feeder (
// Equation(s):
// \regs~4feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4feeder .extended_lut = "off";
defparam \regs~4feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~4feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N14
dffeas \regs~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~4 .is_wysiwyg = "true";
defparam \regs~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \regs~3696 (
// Equation(s):
// \regs~3696_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~4_q ))) # (\imem~153_combout  & (\regs~36_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( ((!\imem~126_combout 
//  & ((!\imem~153_combout  & ((\regs~68_q ))) # (\imem~153_combout  & (\regs~100_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~36_q ),
	.datab(!\regs~100_q ),
	.datac(!\regs~68_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3696_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3696 .extended_lut = "on";
defparam \regs~3696 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3696 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \regs~132feeder (
// Equation(s):
// \regs~132feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~132feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~132feeder .extended_lut = "off";
defparam \regs~132feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~132feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N43
dffeas \regs~132DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~132DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~132DUPLICATE .is_wysiwyg = "true";
defparam \regs~132DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N39
cyclonev_lcell_comb \regs~2643 (
// Equation(s):
// \regs~2643_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3696_combout )))) # (\imem~126_combout  & ((!\regs~3696_combout  & ((\regs~132DUPLICATE_q ))) # (\regs~3696_combout  & (\regs~164_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3696_combout )))) # (\imem~126_combout  & ((!\regs~3696_combout  & ((\regs~196_q ))) # (\regs~3696_combout  & (\regs~228_q ))))) ) )

	.dataa(!\regs~228_q ),
	.datab(!\regs~164_q ),
	.datac(!\regs~196_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3696_combout ),
	.datag(!\regs~132DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2643 .extended_lut = "on";
defparam \regs~2643 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2643 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \regs~2659 (
// Equation(s):
// \regs~2659_combout  = ( \regs~2655_combout  & ( \regs~2643_combout  & ( (!\imem~46_combout  & ((!\imem~51_combout ) # ((\regs~2651_combout )))) # (\imem~46_combout  & (((\regs~2647_combout )) # (\imem~51_combout ))) ) ) ) # ( !\regs~2655_combout  & ( 
// \regs~2643_combout  & ( (!\imem~46_combout  & ((!\imem~51_combout ) # ((\regs~2651_combout )))) # (\imem~46_combout  & (!\imem~51_combout  & (\regs~2647_combout ))) ) ) ) # ( \regs~2655_combout  & ( !\regs~2643_combout  & ( (!\imem~46_combout  & 
// (\imem~51_combout  & ((\regs~2651_combout )))) # (\imem~46_combout  & (((\regs~2647_combout )) # (\imem~51_combout ))) ) ) ) # ( !\regs~2655_combout  & ( !\regs~2643_combout  & ( (!\imem~46_combout  & (\imem~51_combout  & ((\regs~2651_combout )))) # 
// (\imem~46_combout  & (!\imem~51_combout  & (\regs~2647_combout ))) ) ) )

	.dataa(!\imem~46_combout ),
	.datab(!\imem~51_combout ),
	.datac(!\regs~2647_combout ),
	.datad(!\regs~2651_combout ),
	.datae(!\regs~2655_combout ),
	.dataf(!\regs~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2659 .extended_lut = "off";
defparam \regs~2659 .lut_mask = 64'h042615378CAE9DBF;
defparam \regs~2659 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N0
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( (((\imem~142_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \regs~2472_combout  ) + ( !VCC ))
// \Add4~42  = CARRY(( (((\imem~142_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \regs~2472_combout  ) + ( !VCC ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\imem~142_combout ),
	.datae(gnd),
	.dataf(!\regs~2472_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N3
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( \regs~2455_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~138_combout ))) ) + ( \Add4~42  ))
// \Add4~26  = CARRY(( \regs~2455_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~138_combout ))) ) + ( \Add4~42  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2455_combout ),
	.datae(gnd),
	.dataf(!\imem~138_combout ),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N6
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( \regs~2659_combout  ) + ( (((\imem~139_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~26  ))
// \Add4~30  = CARRY(( \regs~2659_combout  ) + ( (((\imem~139_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~26  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2659_combout ),
	.datae(gnd),
	.dataf(!\imem~139_combout ),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h00008000000000FF;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N9
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( \regs~2693_combout  ) + ( (((\imem~140_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( \regs~2693_combout  ) + ( (((\imem~140_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~30  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2693_combout ),
	.datae(gnd),
	.dataf(!\imem~140_combout ),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h00008000000000FF;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N12
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( \regs~2727_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~141_combout ))) ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( \regs~2727_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~141_combout ))) ) + ( \Add4~34  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2727_combout ),
	.datae(gnd),
	.dataf(!\imem~141_combout ),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N15
cyclonev_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( \regs~2625_combout  ) + ( (((\imem~147_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~38  ))
// \Add4~110  = CARRY(( \regs~2625_combout  ) + ( (((\imem~147_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~38  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2625_combout ),
	.datae(gnd),
	.dataf(!\imem~147_combout ),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(\Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h00008000000000FF;
defparam \Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N18
cyclonev_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~143_combout ))) ) + ( \regs~2591_combout  ) + ( \Add4~110  ))
// \Add4~94  = CARRY(( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~143_combout ))) ) + ( \regs~2591_combout  ) + ( \Add4~110  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\imem~143_combout ),
	.datae(gnd),
	.dataf(!\regs~2591_combout ),
	.datag(gnd),
	.cin(\Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N21
cyclonev_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( \regs~2744_combout  ) + ( (((\imem~144_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~94  ))
// \Add4~98  = CARRY(( \regs~2744_combout  ) + ( (((\imem~144_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~94  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2744_combout ),
	.datae(gnd),
	.dataf(!\imem~144_combout ),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h00008000000000FF;
defparam \Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N24
cyclonev_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( \regs~2914_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~145_combout ))) ) + ( \Add4~98  ))
// \Add4~102  = CARRY(( \regs~2914_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~145_combout ))) ) + ( \Add4~98  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2914_combout ),
	.datae(gnd),
	.dataf(!\imem~145_combout ),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(\Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N27
cyclonev_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( (((\imem~146_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \regs~2948_combout  ) + ( \Add4~102  ))
// \Add4~106  = CARRY(( (((\imem~146_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \regs~2948_combout  ) + ( \Add4~102  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\imem~146_combout ),
	.datae(gnd),
	.dataf(!\regs~2948_combout ),
	.datag(gnd),
	.cin(\Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N30
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( \regs~2982_combout  ) + ( (((\imem~135_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~106  ))
// \Add4~2  = CARRY(( \regs~2982_combout  ) + ( (((\imem~135_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~106  ))

	.dataa(!PC[14]),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2982_combout ),
	.datae(gnd),
	.dataf(!\imem~135_combout ),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h00008000000000FF;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N30
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( (((\imem~135_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add0~1_sumout  ) + ( \Add3~106  ))
// \Add3~2  = CARRY(( (((\imem~135_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add0~1_sumout  ) + ( \Add3~106  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~135_combout ),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N54
cyclonev_lcell_comb \pcgood_B[12]~0 (
// Equation(s):
// \pcgood_B[12]~0_combout  = ( \Selector31~19_combout  & ( \Add3~1_sumout  & ( ((!\isjump_D~0_combout  & (\Add0~1_sumout )) # (\isjump_D~0_combout  & ((\Add4~1_sumout )))) # (\dobranch_A~0_combout ) ) ) ) # ( !\Selector31~19_combout  & ( \Add3~1_sumout  & ( 
// (!\isjump_D~0_combout  & (\Add0~1_sumout )) # (\isjump_D~0_combout  & ((\Add4~1_sumout ))) ) ) ) # ( \Selector31~19_combout  & ( !\Add3~1_sumout  & ( (!\dobranch_A~0_combout  & ((!\isjump_D~0_combout  & (\Add0~1_sumout )) # (\isjump_D~0_combout  & 
// ((\Add4~1_sumout ))))) ) ) ) # ( !\Selector31~19_combout  & ( !\Add3~1_sumout  & ( (!\isjump_D~0_combout  & (\Add0~1_sumout )) # (\isjump_D~0_combout  & ((\Add4~1_sumout ))) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Add0~1_sumout ),
	.datad(!\Add4~1_sumout ),
	.datae(!\Selector31~19_combout ),
	.dataf(!\Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[12]~0 .extended_lut = "off";
defparam \pcgood_B[12]~0 .lut_mask = 64'h0A5F084C0A5F3B7F;
defparam \pcgood_B[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N42
cyclonev_lcell_comb \PC~115 (
// Equation(s):
// \PC~115_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[12]~0_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[12]~0_combout ))) # (\Equal1~17_combout  & 
// (\Add0~1_sumout )))))) ) ) # ( \flush_D~q  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\PC[12]~DUPLICATE_q ))) ) )

	.dataa(!\Add0~1_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\PC[12]~DUPLICATE_q ),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[12]~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~115 .extended_lut = "on";
defparam \PC~115 .lut_mask = 64'h0303030303110303;
defparam \PC~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N44
dffeas \PC[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add0~106  ))
// \Add0~2  = CARRY(( PC[12] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N32
dffeas \pcplus_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[12] .is_wysiwyg = "true";
defparam \pcplus_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N8
dffeas \aluout_M[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[19]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N38
dffeas \PC[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N50
dffeas \pcplus_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[18] .is_wysiwyg = "true";
defparam \pcplus_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N58
dffeas \regs~1778 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1778 .is_wysiwyg = "true";
defparam \regs~1778 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N32
dffeas \regs~1714 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1714 .is_wysiwyg = "true";
defparam \regs~1714 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N3
cyclonev_lcell_comb \regs~1746feeder (
// Equation(s):
// \regs~1746feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1746feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1746feeder .extended_lut = "off";
defparam \regs~1746feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1746feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N4
dffeas \regs~1746 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1746 .is_wysiwyg = "true";
defparam \regs~1746 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N2
dffeas \regs~1650 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1650 .is_wysiwyg = "true";
defparam \regs~1650 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N23
dffeas \regs~1618 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1618 .is_wysiwyg = "true";
defparam \regs~1618 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N26
dffeas \regs~1586 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1586 .is_wysiwyg = "true";
defparam \regs~1586 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N56
dffeas \regs~1554 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1554 .is_wysiwyg = "true";
defparam \regs~1554 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N0
cyclonev_lcell_comb \regs~3468 (
// Equation(s):
// \regs~3468_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~1554_q )) # (\imem~134_combout  & ((\regs~1586_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((!\imem~134_combout  & (((\regs~1618_q )))) # (\imem~134_combout  & (\regs~1650_q )))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\regs~1650_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1618_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~1586_q ),
	.datag(!\regs~1554_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3468_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3468 .extended_lut = "on";
defparam \regs~3468 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~3468 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N27
cyclonev_lcell_comb \regs~1682feeder (
// Equation(s):
// \regs~1682feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1682feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1682feeder .extended_lut = "off";
defparam \regs~1682feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1682feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N28
dffeas \regs~1682 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1682 .is_wysiwyg = "true";
defparam \regs~1682 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \regs~2400 (
// Equation(s):
// \regs~2400_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3468_combout )))) # (\imem~123_combout  & ((!\regs~3468_combout  & ((\regs~1682_q ))) # (\regs~3468_combout  & (\regs~1714_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3468_combout )))) # (\imem~123_combout  & ((!\regs~3468_combout  & ((\regs~1746_q ))) # (\regs~3468_combout  & (\regs~1778_q ))))) ) )

	.dataa(!\regs~1778_q ),
	.datab(!\regs~1714_q ),
	.datac(!\regs~1746_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3468_combout ),
	.datag(!\regs~1682_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2400 .extended_lut = "on";
defparam \regs~2400 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2400 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N18
cyclonev_lcell_comb \regs~178feeder (
// Equation(s):
// \regs~178feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~178feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~178feeder .extended_lut = "off";
defparam \regs~178feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~178feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N19
dffeas \regs~178DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~178DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~178DUPLICATE .is_wysiwyg = "true";
defparam \regs~178DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N32
dffeas \regs~242 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~242 .is_wysiwyg = "true";
defparam \regs~242 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N0
cyclonev_lcell_comb \regs~210feeder (
// Equation(s):
// \regs~210feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~210feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~210feeder .extended_lut = "off";
defparam \regs~210feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~210feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N1
dffeas \regs~210DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~210DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~210DUPLICATE .is_wysiwyg = "true";
defparam \regs~210DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N26
dffeas \regs~114 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~114 .is_wysiwyg = "true";
defparam \regs~114 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N6
cyclonev_lcell_comb \regs~82feeder (
// Equation(s):
// \regs~82feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~82feeder .extended_lut = "off";
defparam \regs~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N7
dffeas \regs~82 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~82 .is_wysiwyg = "true";
defparam \regs~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N50
dffeas \regs~50 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~50 .is_wysiwyg = "true";
defparam \regs~50 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N33
cyclonev_lcell_comb \regs~18feeder (
// Equation(s):
// \regs~18feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~18feeder .extended_lut = "off";
defparam \regs~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N35
dffeas \regs~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~18 .is_wysiwyg = "true";
defparam \regs~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N24
cyclonev_lcell_comb \regs~3456 (
// Equation(s):
// \regs~3456_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~18_q )) # (\imem~134_combout  & ((\regs~50_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( (!\imem~123_combout 
//  & ((!\imem~134_combout  & (((\regs~82_q )))) # (\imem~134_combout  & (\regs~114_q )))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\regs~114_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~82_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~50_q ),
	.datag(!\regs~18_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3456 .extended_lut = "on";
defparam \regs~3456 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~3456 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N57
cyclonev_lcell_comb \regs~146feeder (
// Equation(s):
// \regs~146feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~146feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~146feeder .extended_lut = "off";
defparam \regs~146feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~146feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N58
dffeas \regs~146DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~146DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~146DUPLICATE .is_wysiwyg = "true";
defparam \regs~146DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N30
cyclonev_lcell_comb \regs~2388 (
// Equation(s):
// \regs~2388_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3456_combout )))) # (\imem~123_combout  & ((!\regs~3456_combout  & ((\regs~146DUPLICATE_q ))) # (\regs~3456_combout  & (\regs~178DUPLICATE_q ))))) ) ) # ( \imem~124_combout  
// & ( ((!\imem~123_combout  & (((\regs~3456_combout )))) # (\imem~123_combout  & ((!\regs~3456_combout  & ((\regs~210DUPLICATE_q ))) # (\regs~3456_combout  & (\regs~242_q ))))) ) )

	.dataa(!\regs~178DUPLICATE_q ),
	.datab(!\regs~242_q ),
	.datac(!\regs~210DUPLICATE_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3456_combout ),
	.datag(!\regs~146DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2388 .extended_lut = "on";
defparam \regs~2388 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2388 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N32
dffeas \regs~1202 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1202 .is_wysiwyg = "true";
defparam \regs~1202 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N8
dffeas \regs~1266DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1266DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1266DUPLICATE .is_wysiwyg = "true";
defparam \regs~1266DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N9
cyclonev_lcell_comb \regs~1234feeder (
// Equation(s):
// \regs~1234feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1234feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1234feeder .extended_lut = "off";
defparam \regs~1234feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1234feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N11
dffeas \regs~1234 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1234 .is_wysiwyg = "true";
defparam \regs~1234 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N48
cyclonev_lcell_comb \regs~1074feeder (
// Equation(s):
// \regs~1074feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1074feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1074feeder .extended_lut = "off";
defparam \regs~1074feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1074feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N49
dffeas \regs~1074 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1074feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1074_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1074 .is_wysiwyg = "true";
defparam \regs~1074 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N57
cyclonev_lcell_comb \regs~1106feeder (
// Equation(s):
// \regs~1106feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1106feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1106feeder .extended_lut = "off";
defparam \regs~1106feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1106feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N58
dffeas \regs~1106 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1106 .is_wysiwyg = "true";
defparam \regs~1106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N0
cyclonev_lcell_comb \regs~1138feeder (
// Equation(s):
// \regs~1138feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1138feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1138feeder .extended_lut = "off";
defparam \regs~1138feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1138feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N2
dffeas \regs~1138 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1138 .is_wysiwyg = "true";
defparam \regs~1138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N57
cyclonev_lcell_comb \regs~1042feeder (
// Equation(s):
// \regs~1042feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1042feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1042feeder .extended_lut = "off";
defparam \regs~1042feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1042feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N59
dffeas \regs~1042 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1042feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1042 .is_wysiwyg = "true";
defparam \regs~1042 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N6
cyclonev_lcell_comb \regs~3464 (
// Equation(s):
// \regs~3464_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1042_q ))) # (\imem~134_combout  & (\regs~1074_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~1106_q )) # (\imem~134_combout  & ((\regs~1138_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1074_q ),
	.datac(!\regs~1106_q ),
	.datad(!\regs~1138_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1042_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3464 .extended_lut = "on";
defparam \regs~3464 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3464 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N3
cyclonev_lcell_comb \regs~1170feeder (
// Equation(s):
// \regs~1170feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1170feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1170feeder .extended_lut = "off";
defparam \regs~1170feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1170feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N5
dffeas \regs~1170 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1170 .is_wysiwyg = "true";
defparam \regs~1170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \regs~2396 (
// Equation(s):
// \regs~2396_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3464_combout )))) # (\imem~123_combout  & ((!\regs~3464_combout  & ((\regs~1170_q ))) # (\regs~3464_combout  & (\regs~1202_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3464_combout )))) # (\imem~123_combout  & ((!\regs~3464_combout  & ((\regs~1234_q ))) # (\regs~3464_combout  & (\regs~1266DUPLICATE_q ))))) ) )

	.dataa(!\regs~1202_q ),
	.datab(!\regs~1266DUPLICATE_q ),
	.datac(!\regs~1234_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3464_combout ),
	.datag(!\regs~1170_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2396 .extended_lut = "on";
defparam \regs~2396 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2396 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N2
dffeas \regs~754 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~754 .is_wysiwyg = "true";
defparam \regs~754 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N27
cyclonev_lcell_comb \regs~690feeder (
// Equation(s):
// \regs~690feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~690feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~690feeder .extended_lut = "off";
defparam \regs~690feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~690feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N28
dffeas \regs~690 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~690feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~690 .is_wysiwyg = "true";
defparam \regs~690 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N11
dffeas \regs~722 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~722 .is_wysiwyg = "true";
defparam \regs~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N50
dffeas \regs~562 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~562 .is_wysiwyg = "true";
defparam \regs~562 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N57
cyclonev_lcell_comb \regs~626feeder (
// Equation(s):
// \regs~626feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~626feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~626feeder .extended_lut = "off";
defparam \regs~626feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~626feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N59
dffeas \regs~626 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~626feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~626 .is_wysiwyg = "true";
defparam \regs~626 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N39
cyclonev_lcell_comb \regs~594feeder (
// Equation(s):
// \regs~594feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~594feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~594feeder .extended_lut = "off";
defparam \regs~594feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~594feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N40
dffeas \regs~594 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~594feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~594 .is_wysiwyg = "true";
defparam \regs~594 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N33
cyclonev_lcell_comb \regs~530feeder (
// Equation(s):
// \regs~530feeder_combout  = ( \wregval_M[18]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~530feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~530feeder .extended_lut = "off";
defparam \regs~530feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~530feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N34
dffeas \regs~530 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~530feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~530 .is_wysiwyg = "true";
defparam \regs~530 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N24
cyclonev_lcell_comb \regs~3460 (
// Equation(s):
// \regs~3460_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~530_q ))) # (\imem~134_combout  & (\regs~562_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~594_q ))) # (\imem~134_combout  & (\regs~626_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~562_q ),
	.datab(!\regs~626_q ),
	.datac(!\regs~594_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~530_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3460 .extended_lut = "on";
defparam \regs~3460 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3460 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N17
dffeas \regs~658 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~658 .is_wysiwyg = "true";
defparam \regs~658 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N0
cyclonev_lcell_comb \regs~2392 (
// Equation(s):
// \regs~2392_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3460_combout )))) # (\imem~123_combout  & ((!\regs~3460_combout  & ((\regs~658_q ))) # (\regs~3460_combout  & (\regs~690_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3460_combout )))) # (\imem~123_combout  & ((!\regs~3460_combout  & ((\regs~722_q ))) # (\regs~3460_combout  & (\regs~754_q ))))) ) )

	.dataa(!\regs~754_q ),
	.datab(!\regs~690_q ),
	.datac(!\regs~722_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3460_combout ),
	.datag(!\regs~658_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2392 .extended_lut = "on";
defparam \regs~2392 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2392 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \regs~2404 (
// Equation(s):
// \regs~2404_combout  = ( \regs~2396_combout  & ( \regs~2392_combout  & ( (!\imem~12_combout  & (((\regs~2388_combout )) # (\imem~6_combout ))) # (\imem~12_combout  & ((!\imem~6_combout ) # ((\regs~2400_combout )))) ) ) ) # ( !\regs~2396_combout  & ( 
// \regs~2392_combout  & ( (!\imem~12_combout  & (((\regs~2388_combout )) # (\imem~6_combout ))) # (\imem~12_combout  & (\imem~6_combout  & (\regs~2400_combout ))) ) ) ) # ( \regs~2396_combout  & ( !\regs~2392_combout  & ( (!\imem~12_combout  & 
// (!\imem~6_combout  & ((\regs~2388_combout )))) # (\imem~12_combout  & ((!\imem~6_combout ) # ((\regs~2400_combout )))) ) ) ) # ( !\regs~2396_combout  & ( !\regs~2392_combout  & ( (!\imem~12_combout  & (!\imem~6_combout  & ((\regs~2388_combout )))) # 
// (\imem~12_combout  & (\imem~6_combout  & (\regs~2400_combout ))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\regs~2400_combout ),
	.datad(!\regs~2388_combout ),
	.datae(!\regs~2396_combout ),
	.dataf(!\regs~2392_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2404 .extended_lut = "off";
defparam \regs~2404 .lut_mask = 64'h018945CD23AB67EF;
defparam \regs~2404 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \aluin2_A[18]~29 (
// Equation(s):
// \aluin2_A[18]~29_combout  = ( \WideOr2~1_combout  & ( \aluin2_A[13]~0_combout  ) ) # ( !\WideOr2~1_combout  & ( (\regs~2404_combout ) # (\aluin2_A[13]~0_combout ) ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(gnd),
	.datac(!\regs~2404_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[18]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[18]~29 .extended_lut = "off";
defparam \aluin2_A[18]~29 .lut_mask = 64'h5F5F5F5F55555555;
defparam \aluin2_A[18]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N0
cyclonev_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = ( \aluin2_A[18]~29_combout  & ( \regs~2387_combout  & ( (!\Selector37~0_combout  & ((!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & \Selector35~0_combout )) ) ) ) # ( !\aluin2_A[18]~29_combout  & 
// ( \regs~2387_combout  & ( (!\Selector38~0_combout  & (!\Selector37~0_combout  $ (!\Selector35~0_combout ))) # (\Selector38~0_combout  & (!\Selector37~0_combout  & !\Selector35~0_combout )) ) ) ) # ( \aluin2_A[18]~29_combout  & ( !\regs~2387_combout  & ( 
// (!\Selector38~0_combout  & (!\Selector37~0_combout  $ (!\Selector35~0_combout ))) # (\Selector38~0_combout  & (!\Selector37~0_combout  & !\Selector35~0_combout )) ) ) ) # ( !\aluin2_A[18]~29_combout  & ( !\regs~2387_combout  & ( (\Selector35~0_combout  & 
// ((!\Selector38~0_combout ) # (!\Selector37~0_combout ))) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector37~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(gnd),
	.datae(!\aluin2_A[18]~29_combout ),
	.dataf(!\regs~2387_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~1 .extended_lut = "off";
defparam \Selector13~1 .lut_mask = 64'h0E0E68686868C2C2;
defparam \Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N8
dffeas \wmemval_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2897_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[17] .is_wysiwyg = "true";
defparam \wmemval_M[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N21
cyclonev_lcell_comb \HexOut[17]~7 (
// Equation(s):
// \HexOut[17]~7_combout  = !wmemval_M[17]

	.dataa(!wmemval_M[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[17]~7 .extended_lut = "off";
defparam \HexOut[17]~7 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \HexOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N0
cyclonev_lcell_comb \wrmem_M~0 (
// Equation(s):
// \wrmem_M~0_combout  = ( \imem~18_combout  & ( \Decoder1~0_combout  & ( !\always10~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\always10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~18_combout ),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_M~0 .extended_lut = "off";
defparam \wrmem_M~0 .lut_mask = 64'h000000000000CCCC;
defparam \wrmem_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas wrmem_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_M.is_wysiwyg = "true";
defparam wrmem_M.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N9
cyclonev_lcell_comb \always5~0 (
// Equation(s):
// \always5~0_combout  = ( \wrmem_M~q  & ( (\Equal2~5_combout  & \wregval_M[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Equal2~5_combout ),
	.datac(gnd),
	.datad(!\wregval_M[0]~0_combout ),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always5~0 .extended_lut = "off";
defparam \always5~0 .lut_mask = 64'h0000000000330033;
defparam \always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N22
dffeas \HexOut[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[17]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[17]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[17] .is_wysiwyg = "true";
defparam \HexOut[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N36
cyclonev_lcell_comb \dbus~1 (
// Equation(s):
// \dbus~1_combout  = ( \WideNor0~combout  ) # ( !\WideNor0~combout  & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus~1 .extended_lut = "off";
defparam \dbus~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \dbus~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N21
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0_combout  = ( !\WideNor0~combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrmem_M~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0 .lut_mask = 64'h000F000F00000000;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N18
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1]~1 (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout  = ( \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0_combout  & ( aluout_M[15] ) )

	.dataa(gnd),
	.datab(!aluout_M[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1]~1 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1]~1 .lut_mask = 64'h0000000033333333;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N39
cyclonev_lcell_comb \imem~98 (
// Equation(s):
// \imem~98_combout  = ( \imem~52_combout  & ( \imem~97_combout  ) ) # ( !\imem~52_combout  & ( \imem~97_combout  ) ) # ( \imem~52_combout  & ( !\imem~97_combout  & ( (\PC[13]~DUPLICATE_q ) # (\PC[14]~DUPLICATE_q ) ) ) ) # ( !\imem~52_combout  & ( 
// !\imem~97_combout  ) )

	.dataa(gnd),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem~52_combout ),
	.dataf(!\imem~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~98 .extended_lut = "off";
defparam \imem~98 .lut_mask = 64'hFFFF3F3FFFFFFFFF;
defparam \imem~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N2
dffeas \regs~1187 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1187 .is_wysiwyg = "true";
defparam \regs~1187 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N14
dffeas \regs~1251 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1251 .is_wysiwyg = "true";
defparam \regs~1251 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \regs~1219 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1219 .is_wysiwyg = "true";
defparam \regs~1219 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N51
cyclonev_lcell_comb \regs~1123feeder (
// Equation(s):
// \regs~1123feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1123feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1123feeder .extended_lut = "off";
defparam \regs~1123feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1123feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N53
dffeas \regs~1123 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1123 .is_wysiwyg = "true";
defparam \regs~1123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N36
cyclonev_lcell_comb \regs~1091feeder (
// Equation(s):
// \regs~1091feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1091feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1091feeder .extended_lut = "off";
defparam \regs~1091feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1091feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N37
dffeas \regs~1091DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1091feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1091DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1091DUPLICATE .is_wysiwyg = "true";
defparam \regs~1091DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N30
cyclonev_lcell_comb \regs~1059feeder (
// Equation(s):
// \regs~1059feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1059feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1059feeder .extended_lut = "off";
defparam \regs~1059feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1059feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N31
dffeas \regs~1059 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1059feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1059 .is_wysiwyg = "true";
defparam \regs~1059 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N6
cyclonev_lcell_comb \regs~1027feeder (
// Equation(s):
// \regs~1027feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1027feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1027feeder .extended_lut = "off";
defparam \regs~1027feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1027feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N8
dffeas \regs~1027 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1027feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1027 .is_wysiwyg = "true";
defparam \regs~1027 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N6
cyclonev_lcell_comb \regs~3560 (
// Equation(s):
// \regs~3560_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~1027_q )) # (\imem~134_combout  & ((\regs~1059_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((!\imem~134_combout  & (((\regs~1091DUPLICATE_q )))) # (\imem~134_combout  & (\regs~1123_q )))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\regs~1123_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1091DUPLICATE_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~1059_q ),
	.datag(!\regs~1027_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3560 .extended_lut = "on";
defparam \regs~3560 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~3560 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N5
dffeas \regs~1155 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1155 .is_wysiwyg = "true";
defparam \regs~1155 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \regs~2498 (
// Equation(s):
// \regs~2498_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3560_combout )))) # (\imem~123_combout  & ((!\regs~3560_combout  & ((\regs~1155_q ))) # (\regs~3560_combout  & (\regs~1187_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3560_combout )))) # (\imem~123_combout  & ((!\regs~3560_combout  & ((\regs~1219_q ))) # (\regs~3560_combout  & (\regs~1251_q ))))) ) )

	.dataa(!\regs~1187_q ),
	.datab(!\regs~1251_q ),
	.datac(!\regs~1219_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3560_combout ),
	.datag(!\regs~1155_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2498_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2498 .extended_lut = "on";
defparam \regs~2498 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2498 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N32
dffeas \regs~675 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~675 .is_wysiwyg = "true";
defparam \regs~675 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N32
dffeas \regs~739 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~739 .is_wysiwyg = "true";
defparam \regs~739 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N41
dffeas \regs~707 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~707 .is_wysiwyg = "true";
defparam \regs~707 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N49
dffeas \regs~547 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~547 .is_wysiwyg = "true";
defparam \regs~547 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \regs~611feeder (
// Equation(s):
// \regs~611feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~611feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~611feeder .extended_lut = "off";
defparam \regs~611feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~611feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N19
dffeas \regs~611 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~611feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~611 .is_wysiwyg = "true";
defparam \regs~611 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N39
cyclonev_lcell_comb \regs~579feeder (
// Equation(s):
// \regs~579feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~579feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~579feeder .extended_lut = "off";
defparam \regs~579feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~579feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N41
dffeas \regs~579 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~579feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~579 .is_wysiwyg = "true";
defparam \regs~579 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N0
cyclonev_lcell_comb \regs~515feeder (
// Equation(s):
// \regs~515feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~515feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~515feeder .extended_lut = "off";
defparam \regs~515feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~515feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N2
dffeas \regs~515 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~515feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~515 .is_wysiwyg = "true";
defparam \regs~515 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \regs~3556 (
// Equation(s):
// \regs~3556_combout  = ( !\imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~515_q  & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~547_q )))) ) ) # ( \imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~579_q  & 
// !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~611_q )))) ) )

	.dataa(!\regs~547_q ),
	.datab(!\regs~611_q ),
	.datac(!\regs~579_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~515_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3556 .extended_lut = "on";
defparam \regs~3556 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3556 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N4
dffeas \regs~643 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~643 .is_wysiwyg = "true";
defparam \regs~643 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \regs~2494 (
// Equation(s):
// \regs~2494_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3556_combout )))) # (\imem~123_combout  & ((!\regs~3556_combout  & ((\regs~643_q ))) # (\regs~3556_combout  & (\regs~675_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3556_combout )))) # (\imem~123_combout  & ((!\regs~3556_combout  & ((\regs~707_q ))) # (\regs~3556_combout  & (\regs~739_q ))))) ) )

	.dataa(!\regs~675_q ),
	.datab(!\regs~739_q ),
	.datac(!\regs~707_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3556_combout ),
	.datag(!\regs~643_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2494_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2494 .extended_lut = "on";
defparam \regs~2494 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2494 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N50
dffeas \regs~35 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~35 .is_wysiwyg = "true";
defparam \regs~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N38
dffeas \regs~99 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~99 .is_wysiwyg = "true";
defparam \regs~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N27
cyclonev_lcell_comb \regs~67feeder (
// Equation(s):
// \regs~67feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~67feeder .extended_lut = "off";
defparam \regs~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N28
dffeas \regs~67 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~67 .is_wysiwyg = "true";
defparam \regs~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N48
cyclonev_lcell_comb \regs~3feeder (
// Equation(s):
// \regs~3feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3feeder .extended_lut = "off";
defparam \regs~3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N49
dffeas \regs~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~3 .is_wysiwyg = "true";
defparam \regs~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \regs~3552 (
// Equation(s):
// \regs~3552_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~3_q ))) # (\imem~134_combout  & (\regs~35_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( ((!\imem~123_combout 
//  & ((!\imem~134_combout  & ((\regs~67_q ))) # (\imem~134_combout  & (\regs~99_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~35_q ),
	.datab(!\regs~99_q ),
	.datac(!\regs~67_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3552 .extended_lut = "on";
defparam \regs~3552 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3552 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N49
dffeas \regs~195 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~195 .is_wysiwyg = "true";
defparam \regs~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N8
dffeas \regs~227 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~227 .is_wysiwyg = "true";
defparam \regs~227 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N42
cyclonev_lcell_comb \regs~131feeder (
// Equation(s):
// \regs~131feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~131feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~131feeder .extended_lut = "off";
defparam \regs~131feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~131feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N43
dffeas \regs~131 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~131 .is_wysiwyg = "true";
defparam \regs~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \regs~2490 (
// Equation(s):
// \regs~2490_combout  = ( !\imem~124_combout  & ( (!\regs~3552_combout  & (\imem~123_combout  & (\regs~131_q ))) # (\regs~3552_combout  & ((!\imem~123_combout ) # (((\regs~163_q ))))) ) ) # ( \imem~124_combout  & ( (!\regs~3552_combout  & (\imem~123_combout 
//  & (\regs~195_q ))) # (\regs~3552_combout  & ((!\imem~123_combout ) # (((\regs~227_q ))))) ) )

	.dataa(!\regs~3552_combout ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~195_q ),
	.datad(!\regs~227_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~163_q ),
	.datag(!\regs~131_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2490_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2490 .extended_lut = "on";
defparam \regs~2490 .lut_mask = 64'h4646465757574657;
defparam \regs~2490 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N32
dffeas \regs~1699 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1699 .is_wysiwyg = "true";
defparam \regs~1699 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N42
cyclonev_lcell_comb \regs~1763feeder (
// Equation(s):
// \regs~1763feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1763feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1763feeder .extended_lut = "off";
defparam \regs~1763feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1763feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N44
dffeas \regs~1763 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1763feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1763 .is_wysiwyg = "true";
defparam \regs~1763 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N39
cyclonev_lcell_comb \regs~1731feeder (
// Equation(s):
// \regs~1731feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1731feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1731feeder .extended_lut = "off";
defparam \regs~1731feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1731feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N41
dffeas \regs~1731 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1731 .is_wysiwyg = "true";
defparam \regs~1731 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N50
dffeas \regs~1571 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1571 .is_wysiwyg = "true";
defparam \regs~1571 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N57
cyclonev_lcell_comb \regs~1635feeder (
// Equation(s):
// \regs~1635feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1635feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1635feeder .extended_lut = "off";
defparam \regs~1635feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1635feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N59
dffeas \regs~1635 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1635feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1635 .is_wysiwyg = "true";
defparam \regs~1635 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N42
cyclonev_lcell_comb \regs~1603feeder (
// Equation(s):
// \regs~1603feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1603feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1603feeder .extended_lut = "off";
defparam \regs~1603feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1603feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N43
dffeas \regs~1603 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1603feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1603 .is_wysiwyg = "true";
defparam \regs~1603 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N26
dffeas \regs~1539 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1539 .is_wysiwyg = "true";
defparam \regs~1539 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \regs~3564 (
// Equation(s):
// \regs~3564_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1539_q ))) # (\imem~134_combout  & (\regs~1571_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1603_q ))) # (\imem~134_combout  & (\regs~1635_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1571_q ),
	.datab(!\regs~1635_q ),
	.datac(!\regs~1603_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1539_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3564 .extended_lut = "on";
defparam \regs~3564 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3564 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N48
cyclonev_lcell_comb \regs~1667feeder (
// Equation(s):
// \regs~1667feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1667feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1667feeder .extended_lut = "off";
defparam \regs~1667feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1667feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N49
dffeas \regs~1667DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1667DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1667DUPLICATE .is_wysiwyg = "true";
defparam \regs~1667DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N30
cyclonev_lcell_comb \regs~2502 (
// Equation(s):
// \regs~2502_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3564_combout )))) # (\imem~123_combout  & ((!\regs~3564_combout  & ((\regs~1667DUPLICATE_q ))) # (\regs~3564_combout  & (\regs~1699_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3564_combout )))) # (\imem~123_combout  & ((!\regs~3564_combout  & ((\regs~1731_q ))) # (\regs~3564_combout  & (\regs~1763_q ))))) ) )

	.dataa(!\regs~1699_q ),
	.datab(!\regs~1763_q ),
	.datac(!\regs~1731_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3564_combout ),
	.datag(!\regs~1667DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2502_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2502 .extended_lut = "on";
defparam \regs~2502 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2502 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \regs~2506 (
// Equation(s):
// \regs~2506_combout  = ( \regs~2490_combout  & ( \regs~2502_combout  & ( (!\imem~12_combout  & (((!\imem~6_combout ) # (\regs~2494_combout )))) # (\imem~12_combout  & (((\imem~6_combout )) # (\regs~2498_combout ))) ) ) ) # ( !\regs~2490_combout  & ( 
// \regs~2502_combout  & ( (!\imem~12_combout  & (((\imem~6_combout  & \regs~2494_combout )))) # (\imem~12_combout  & (((\imem~6_combout )) # (\regs~2498_combout ))) ) ) ) # ( \regs~2490_combout  & ( !\regs~2502_combout  & ( (!\imem~12_combout  & 
// (((!\imem~6_combout ) # (\regs~2494_combout )))) # (\imem~12_combout  & (\regs~2498_combout  & (!\imem~6_combout ))) ) ) ) # ( !\regs~2490_combout  & ( !\regs~2502_combout  & ( (!\imem~12_combout  & (((\imem~6_combout  & \regs~2494_combout )))) # 
// (\imem~12_combout  & (\regs~2498_combout  & (!\imem~6_combout ))) ) ) )

	.dataa(!\regs~2498_combout ),
	.datab(!\imem~12_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\regs~2494_combout ),
	.datae(!\regs~2490_combout ),
	.dataf(!\regs~2502_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2506_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2506 .extended_lut = "off";
defparam \regs~2506 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \regs~2506 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N48
cyclonev_lcell_comb \imem~128 (
// Equation(s):
// \imem~128_combout  = ( \PC[13]~DUPLICATE_q  & ( \imem~63_combout  ) ) # ( !\PC[13]~DUPLICATE_q  & ( \imem~63_combout  ) ) # ( \PC[13]~DUPLICATE_q  & ( !\imem~63_combout  ) ) # ( !\PC[13]~DUPLICATE_q  & ( !\imem~63_combout  & ( (!\imem~52_combout ) # 
// (\PC[14]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!\imem~52_combout ),
	.datae(!\PC[13]~DUPLICATE_q ),
	.dataf(!\imem~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~128 .extended_lut = "off";
defparam \imem~128 .lut_mask = 64'hFF0FFFFFFFFFFFFF;
defparam \imem~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N14
dffeas \regs~161 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~161 .is_wysiwyg = "true";
defparam \regs~161 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N9
cyclonev_lcell_comb \regs~193feeder (
// Equation(s):
// \regs~193feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~193feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~193feeder .extended_lut = "off";
defparam \regs~193feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~193feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N10
dffeas \regs~193 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~193feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~193 .is_wysiwyg = "true";
defparam \regs~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N20
dffeas \regs~97 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~97 .is_wysiwyg = "true";
defparam \regs~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N14
dffeas \regs~33 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~33 .is_wysiwyg = "true";
defparam \regs~33 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N21
cyclonev_lcell_comb \regs~65feeder (
// Equation(s):
// \regs~65feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~65feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~65feeder .extended_lut = "off";
defparam \regs~65feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~65feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N22
dffeas \regs~65 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~65 .is_wysiwyg = "true";
defparam \regs~65 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N45
cyclonev_lcell_comb \regs~1feeder (
// Equation(s):
// \regs~1feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1feeder .extended_lut = "off";
defparam \regs~1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N46
dffeas \regs~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1 .is_wysiwyg = "true";
defparam \regs~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \regs~3568 (
// Equation(s):
// \regs~3568_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1_q ))) # (\imem~153_combout  & (\regs~33_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( ((!\imem~126_combout 
//  & ((!\imem~153_combout  & ((\regs~65_q ))) # (\imem~153_combout  & (\regs~97_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~97_q ),
	.datab(!\regs~33_q ),
	.datac(!\regs~65_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3568 .extended_lut = "on";
defparam \regs~3568 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3568 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N3
cyclonev_lcell_comb \regs~129feeder (
// Equation(s):
// \regs~129feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~129feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~129feeder .extended_lut = "off";
defparam \regs~129feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~129feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N5
dffeas \regs~129 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~129 .is_wysiwyg = "true";
defparam \regs~129 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N36
cyclonev_lcell_comb \regs~2507 (
// Equation(s):
// \regs~2507_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3568_combout )))) # (\imem~126_combout  & ((!\regs~3568_combout  & ((\regs~129_q ))) # (\regs~3568_combout  & (\regs~161_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3568_combout )))) # (\imem~126_combout  & ((!\regs~3568_combout  & ((\regs~193_q ))) # (\regs~3568_combout  & (\regs~225_q ))))) ) )

	.dataa(!\regs~225_q ),
	.datab(!\regs~161_q ),
	.datac(!\regs~193_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3568_combout ),
	.datag(!\regs~129_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2507_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2507 .extended_lut = "on";
defparam \regs~2507 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2507 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N38
dffeas \regs~1697 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1697 .is_wysiwyg = "true";
defparam \regs~1697 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N24
cyclonev_lcell_comb \regs~1729feeder (
// Equation(s):
// \regs~1729feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1729feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1729feeder .extended_lut = "off";
defparam \regs~1729feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1729feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \regs~1729 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1729feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1729 .is_wysiwyg = "true";
defparam \regs~1729 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N12
cyclonev_lcell_comb \regs~1761feeder (
// Equation(s):
// \regs~1761feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1761feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1761feeder .extended_lut = "off";
defparam \regs~1761feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1761feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N14
dffeas \regs~1761 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1761feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1761 .is_wysiwyg = "true";
defparam \regs~1761 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N2
dffeas \regs~1569 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1569 .is_wysiwyg = "true";
defparam \regs~1569 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \regs~1633feeder (
// Equation(s):
// \regs~1633feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1633feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1633feeder .extended_lut = "off";
defparam \regs~1633feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1633feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N55
dffeas \regs~1633 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1633feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1633 .is_wysiwyg = "true";
defparam \regs~1633 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N49
dffeas \regs~1601 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1601 .is_wysiwyg = "true";
defparam \regs~1601 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N10
dffeas \regs~1537 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1537 .is_wysiwyg = "true";
defparam \regs~1537 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \regs~3580 (
// Equation(s):
// \regs~3580_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1537_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1569_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1601_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1633_q )))) ) )

	.dataa(!\regs~1569_q ),
	.datab(!\regs~1633_q ),
	.datac(!\regs~1601_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1537_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3580 .extended_lut = "on";
defparam \regs~3580 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3580 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N18
cyclonev_lcell_comb \regs~1665feeder (
// Equation(s):
// \regs~1665feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1665feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1665feeder .extended_lut = "off";
defparam \regs~1665feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1665feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \regs~1665 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1665feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1665 .is_wysiwyg = "true";
defparam \regs~1665 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \regs~2519 (
// Equation(s):
// \regs~2519_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3580_combout ))))) # (\imem~126_combout  & (((!\regs~3580_combout  & ((\regs~1665_q ))) # (\regs~3580_combout  & (\regs~1697_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3580_combout )))) # (\imem~126_combout  & ((!\regs~3580_combout  & (\regs~1729_q )) # (\regs~3580_combout  & ((\regs~1761_q )))))) ) )

	.dataa(!\regs~1697_q ),
	.datab(!\imem~126_combout ),
	.datac(!\regs~1729_q ),
	.datad(!\regs~1761_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3580_combout ),
	.datag(!\regs~1665_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2519_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2519 .extended_lut = "on";
defparam \regs~2519 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2519 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N55
dffeas \regs~545 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~545 .is_wysiwyg = "true";
defparam \regs~545 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N33
cyclonev_lcell_comb \regs~577feeder (
// Equation(s):
// \regs~577feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~577feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~577feeder .extended_lut = "off";
defparam \regs~577feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~577feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N34
dffeas \regs~577 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~577feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~577 .is_wysiwyg = "true";
defparam \regs~577 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \regs~609feeder (
// Equation(s):
// \regs~609feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~609feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~609feeder .extended_lut = "off";
defparam \regs~609feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~609feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N55
dffeas \regs~609DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~609DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~609DUPLICATE .is_wysiwyg = "true";
defparam \regs~609DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N54
cyclonev_lcell_comb \regs~513feeder (
// Equation(s):
// \regs~513feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~513feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~513feeder .extended_lut = "off";
defparam \regs~513feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~513feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N56
dffeas \regs~513 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~513feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~513 .is_wysiwyg = "true";
defparam \regs~513 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N3
cyclonev_lcell_comb \regs~3572 (
// Equation(s):
// \regs~3572_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~513_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~545_q ))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & (((\regs~577_q  
// & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ) # (\regs~609DUPLICATE_q ))))) ) )

	.dataa(!\imem~153_combout ),
	.datab(!\regs~545_q ),
	.datac(!\regs~577_q ),
	.datad(!\regs~609DUPLICATE_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~513_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3572 .extended_lut = "on";
defparam \regs~3572 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~3572 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N41
dffeas \regs~673 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~673 .is_wysiwyg = "true";
defparam \regs~673 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N30
cyclonev_lcell_comb \regs~705feeder (
// Equation(s):
// \regs~705feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~705feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~705feeder .extended_lut = "off";
defparam \regs~705feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~705feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N31
dffeas \regs~705 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~705feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~705 .is_wysiwyg = "true";
defparam \regs~705 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \regs~737feeder (
// Equation(s):
// \regs~737feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~737feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~737feeder .extended_lut = "off";
defparam \regs~737feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~737feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N44
dffeas \regs~737 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~737 .is_wysiwyg = "true";
defparam \regs~737 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N57
cyclonev_lcell_comb \regs~641feeder (
// Equation(s):
// \regs~641feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~641feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~641feeder .extended_lut = "off";
defparam \regs~641feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~641feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N58
dffeas \regs~641 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~641feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~641 .is_wysiwyg = "true";
defparam \regs~641 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N42
cyclonev_lcell_comb \regs~2511 (
// Equation(s):
// \regs~2511_combout  = ( !\imem~164_combout  & ( (!\regs~3572_combout  & (((\regs~641_q  & ((\imem~126_combout )))))) # (\regs~3572_combout  & ((((!\imem~126_combout ))) # (\regs~673_q ))) ) ) # ( \imem~164_combout  & ( (!\regs~3572_combout  & 
// (((\regs~705_q  & ((\imem~126_combout )))))) # (\regs~3572_combout  & ((((!\imem~126_combout ) # (\regs~737_q ))))) ) )

	.dataa(!\regs~3572_combout ),
	.datab(!\regs~673_q ),
	.datac(!\regs~705_q ),
	.datad(!\regs~737_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~641_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2511_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2511 .extended_lut = "on";
defparam \regs~2511 .lut_mask = 64'h555555551B1B0A5F;
defparam \regs~2511 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N18
cyclonev_lcell_comb \regs~1185feeder (
// Equation(s):
// \regs~1185feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1185feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1185feeder .extended_lut = "off";
defparam \regs~1185feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1185feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N20
dffeas \regs~1185 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1185 .is_wysiwyg = "true";
defparam \regs~1185 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N20
dffeas \regs~1249 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1249 .is_wysiwyg = "true";
defparam \regs~1249 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N33
cyclonev_lcell_comb \regs~1217feeder (
// Equation(s):
// \regs~1217feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1217feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1217feeder .extended_lut = "off";
defparam \regs~1217feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1217feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N34
dffeas \regs~1217 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1217 .is_wysiwyg = "true";
defparam \regs~1217 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N48
cyclonev_lcell_comb \regs~1057feeder (
// Equation(s):
// \regs~1057feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1057feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1057feeder .extended_lut = "off";
defparam \regs~1057feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1057feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N50
dffeas \regs~1057 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1057feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1057 .is_wysiwyg = "true";
defparam \regs~1057 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N54
cyclonev_lcell_comb \regs~1121feeder (
// Equation(s):
// \regs~1121feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1121feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1121feeder .extended_lut = "off";
defparam \regs~1121feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1121feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N55
dffeas \regs~1121 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1121 .is_wysiwyg = "true";
defparam \regs~1121 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N57
cyclonev_lcell_comb \regs~1089feeder (
// Equation(s):
// \regs~1089feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1089feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1089feeder .extended_lut = "off";
defparam \regs~1089feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1089feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N58
dffeas \regs~1089 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1089feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1089_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1089 .is_wysiwyg = "true";
defparam \regs~1089 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N42
cyclonev_lcell_comb \regs~1025feeder (
// Equation(s):
// \regs~1025feeder_combout  = ( \wregval_M[1]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1025feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1025feeder .extended_lut = "off";
defparam \regs~1025feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1025feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N43
dffeas \regs~1025 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1025feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1025 .is_wysiwyg = "true";
defparam \regs~1025 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N42
cyclonev_lcell_comb \regs~3576 (
// Equation(s):
// \regs~3576_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1025_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1057_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1089_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1121_q )))) ) )

	.dataa(!\regs~1057_q ),
	.datab(!\regs~1121_q ),
	.datac(!\regs~1089_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1025_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3576 .extended_lut = "on";
defparam \regs~3576 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3576 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N16
dffeas \regs~1153 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1153 .is_wysiwyg = "true";
defparam \regs~1153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N0
cyclonev_lcell_comb \regs~2515 (
// Equation(s):
// \regs~2515_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3576_combout )))) # (\imem~126_combout  & ((!\regs~3576_combout  & ((\regs~1153_q ))) # (\regs~3576_combout  & (\regs~1185_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3576_combout )))) # (\imem~126_combout  & ((!\regs~3576_combout  & ((\regs~1217_q ))) # (\regs~3576_combout  & (\regs~1249_q ))))) ) )

	.dataa(!\regs~1185_q ),
	.datab(!\regs~1249_q ),
	.datac(!\regs~1217_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3576_combout ),
	.datag(!\regs~1153_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2515_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2515 .extended_lut = "on";
defparam \regs~2515 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2515 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \regs~2523 (
// Equation(s):
// \regs~2523_combout  = ( \regs~2511_combout  & ( \regs~2515_combout  & ( (!\imem~51_combout  & (((\regs~2507_combout )) # (\imem~46_combout ))) # (\imem~51_combout  & ((!\imem~46_combout ) # ((\regs~2519_combout )))) ) ) ) # ( !\regs~2511_combout  & ( 
// \regs~2515_combout  & ( (!\imem~51_combout  & (!\imem~46_combout  & (\regs~2507_combout ))) # (\imem~51_combout  & ((!\imem~46_combout ) # ((\regs~2519_combout )))) ) ) ) # ( \regs~2511_combout  & ( !\regs~2515_combout  & ( (!\imem~51_combout  & 
// (((\regs~2507_combout )) # (\imem~46_combout ))) # (\imem~51_combout  & (\imem~46_combout  & ((\regs~2519_combout )))) ) ) ) # ( !\regs~2511_combout  & ( !\regs~2515_combout  & ( (!\imem~51_combout  & (!\imem~46_combout  & (\regs~2507_combout ))) # 
// (\imem~51_combout  & (\imem~46_combout  & ((\regs~2519_combout )))) ) ) )

	.dataa(!\imem~51_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\regs~2507_combout ),
	.datad(!\regs~2519_combout ),
	.datae(!\regs~2511_combout ),
	.dataf(!\regs~2515_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2523_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2523 .extended_lut = "off";
defparam \regs~2523 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \regs~2523 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N0
cyclonev_lcell_comb \pcgood_B[1]~11 (
// Equation(s):
// \pcgood_B[1]~11_combout  = ( PC[1] & ( (!\isjump_D~0_combout ) # (\regs~2523_combout ) ) ) # ( !PC[1] & ( (\regs~2523_combout  & \isjump_D~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~2523_combout ),
	.datad(!\isjump_D~0_combout ),
	.datae(gnd),
	.dataf(!PC[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[1]~11 .extended_lut = "off";
defparam \pcgood_B[1]~11 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \pcgood_B[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N18
cyclonev_lcell_comb \PC[1]~2 (
// Equation(s):
// \PC[1]~2_combout  = ( PC[1] & ( \pcgood_B[1]~11_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !PC[1] & ( \pcgood_B[1]~11_combout  & ( (!\flush_D~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout ) # 
// (!\Equal1~17_combout )))) ) ) ) # ( PC[1] & ( !\pcgood_B[1]~11_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & \Equal1~17_combout )) # (\flush_D~q ))) ) ) )

	.dataa(!\Equal1~6_combout ),
	.datab(!\flush_D~q ),
	.datac(!\Equal1~17_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!PC[1]),
	.dataf(!\pcgood_B[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[1]~2 .extended_lut = "off";
defparam \PC[1]~2 .lut_mask = 64'h0000003700C800FF;
defparam \PC[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N20
dffeas \PC[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \pcplus_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[1] .is_wysiwyg = "true";
defparam \pcplus_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N48
cyclonev_lcell_comb \imem~77 (
// Equation(s):
// \imem~77_combout  = ( \imem~76_combout  & ( (\imem~52_combout  & (!\PC[13]~DUPLICATE_q  & !PC[14])) ) )

	.dataa(gnd),
	.datab(!\imem~52_combout ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!PC[14]),
	.datae(gnd),
	.dataf(!\imem~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~77 .extended_lut = "off";
defparam \imem~77 .lut_mask = 64'h0000000030003000;
defparam \imem~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N21
cyclonev_lcell_comb \aluin2_A[1]~8 (
// Equation(s):
// \aluin2_A[1]~8_combout  = ( \regs~2557_combout  & ( (!\WideOr2~1_combout ) # ((!\PC[15]~DUPLICATE_q  & \imem~77_combout )) ) ) # ( !\regs~2557_combout  & ( (!\PC[15]~DUPLICATE_q  & (\imem~77_combout  & \WideOr2~1_combout )) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~77_combout ),
	.datad(!\WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\regs~2557_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[1]~8 .extended_lut = "off";
defparam \aluin2_A[1]~8 .lut_mask = 64'h000A000AFF0AFF0A;
defparam \aluin2_A[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( \Selector35~0_combout  & ( \regs~2523_combout  & ( (!\Selector38~0_combout  & (!\aluin2_A[1]~8_combout  $ (\Selector37~0_combout ))) ) ) ) # ( !\Selector35~0_combout  & ( \regs~2523_combout  & ( !\Selector37~0_combout  $ 
// (((!\aluin2_A[1]~8_combout  & !\Selector38~0_combout ))) ) ) ) # ( \Selector35~0_combout  & ( !\regs~2523_combout  & ( (!\aluin2_A[1]~8_combout  & ((!\Selector38~0_combout ) # (!\Selector37~0_combout ))) # (\aluin2_A[1]~8_combout  & 
// (!\Selector38~0_combout  & !\Selector37~0_combout )) ) ) ) # ( !\Selector35~0_combout  & ( !\regs~2523_combout  & ( (\aluin2_A[1]~8_combout  & (!\Selector38~0_combout  $ (!\Selector37~0_combout ))) ) ) )

	.dataa(!\aluin2_A[1]~8_combout ),
	.datab(!\Selector38~0_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(gnd),
	.datae(!\Selector35~0_combout ),
	.dataf(!\regs~2523_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "off";
defparam \Selector30~2 .lut_mask = 64'h1414E8E878788484;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \PC[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N4
dffeas \regs~1184 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1184 .is_wysiwyg = "true";
defparam \regs~1184 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N14
dffeas \regs~1248 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1248 .is_wysiwyg = "true";
defparam \regs~1248 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N9
cyclonev_lcell_comb \regs~1216feeder (
// Equation(s):
// \regs~1216feeder_combout  = ( \wregval_M[0]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1216feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1216feeder .extended_lut = "off";
defparam \regs~1216feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1216feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N10
dffeas \regs~1216 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1216 .is_wysiwyg = "true";
defparam \regs~1216 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N50
dffeas \regs~1056 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1056 .is_wysiwyg = "true";
defparam \regs~1056 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N44
dffeas \regs~1120 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1120 .is_wysiwyg = "true";
defparam \regs~1120 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N24
cyclonev_lcell_comb \regs~1088feeder (
// Equation(s):
// \regs~1088feeder_combout  = ( \wregval_M[0]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1088feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1088feeder .extended_lut = "off";
defparam \regs~1088feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1088feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N25
dffeas \regs~1088 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1088feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1088_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1088 .is_wysiwyg = "true";
defparam \regs~1088 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N47
dffeas \regs~1024 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1024 .is_wysiwyg = "true";
defparam \regs~1024 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N42
cyclonev_lcell_comb \regs~3592 (
// Equation(s):
// \regs~3592_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1024_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1056_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1088_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1120_q )))) ) )

	.dataa(!\regs~1056_q ),
	.datab(!\regs~1120_q ),
	.datac(!\regs~1088_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1024_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3592 .extended_lut = "on";
defparam \regs~3592 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3592 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \regs~1152feeder (
// Equation(s):
// \regs~1152feeder_combout  = ( \wregval_M[0]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1152feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1152feeder .extended_lut = "off";
defparam \regs~1152feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1152feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N13
dffeas \regs~1152 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1152 .is_wysiwyg = "true";
defparam \regs~1152 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N12
cyclonev_lcell_comb \regs~2532 (
// Equation(s):
// \regs~2532_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3592_combout )))) # (\imem~126_combout  & ((!\regs~3592_combout  & ((\regs~1152_q ))) # (\regs~3592_combout  & (\regs~1184_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3592_combout )))) # (\imem~126_combout  & ((!\regs~3592_combout  & ((\regs~1216_q ))) # (\regs~3592_combout  & (\regs~1248_q ))))) ) )

	.dataa(!\regs~1184_q ),
	.datab(!\regs~1248_q ),
	.datac(!\regs~1216_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3592_combout ),
	.datag(!\regs~1152_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2532 .extended_lut = "on";
defparam \regs~2532 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2532 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N58
dffeas \regs~1760 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1760 .is_wysiwyg = "true";
defparam \regs~1760 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N41
dffeas \regs~1632 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1632 .is_wysiwyg = "true";
defparam \regs~1632 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N55
dffeas \regs~1600 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1600 .is_wysiwyg = "true";
defparam \regs~1600 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N17
dffeas \regs~1568 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1568 .is_wysiwyg = "true";
defparam \regs~1568 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N15
cyclonev_lcell_comb \regs~1536feeder (
// Equation(s):
// \regs~1536feeder_combout  = ( \wregval_M[0]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1536feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1536feeder .extended_lut = "off";
defparam \regs~1536feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1536feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N16
dffeas \regs~1536 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1536feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1536 .is_wysiwyg = "true";
defparam \regs~1536 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \regs~3596 (
// Equation(s):
// \regs~3596_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~1536_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ) # (\regs~1568_q ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & 
// (((\regs~1600_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1632_q ))) ) )

	.dataa(!\imem~153_combout ),
	.datab(!\regs~1632_q ),
	.datac(!\regs~1600_q ),
	.datad(!\regs~1568_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1536_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3596 .extended_lut = "on";
defparam \regs~3596 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regs~3596 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \regs~1728feeder (
// Equation(s):
// \regs~1728feeder_combout  = ( \wregval_M[0]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1728feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1728feeder .extended_lut = "off";
defparam \regs~1728feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1728feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N55
dffeas \regs~1728DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1728feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1728DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1728DUPLICATE .is_wysiwyg = "true";
defparam \regs~1728DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N32
dffeas \regs~1696 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1696 .is_wysiwyg = "true";
defparam \regs~1696 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \regs~1664feeder (
// Equation(s):
// \regs~1664feeder_combout  = ( \wregval_M[0]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1664feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1664feeder .extended_lut = "off";
defparam \regs~1664feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1664feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N19
dffeas \regs~1664 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1664feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1664 .is_wysiwyg = "true";
defparam \regs~1664 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \regs~2536 (
// Equation(s):
// \regs~2536_combout  = ( !\imem~164_combout  & ( ((!\regs~3596_combout  & (\regs~1664_q  & ((\imem~126_combout )))) # (\regs~3596_combout  & (((!\imem~126_combout ) # (\regs~1696_q ))))) ) ) # ( \imem~164_combout  & ( (!\regs~3596_combout  & 
// (((\regs~1728DUPLICATE_q  & ((\imem~126_combout )))))) # (\regs~3596_combout  & ((((!\imem~126_combout ))) # (\regs~1760_q ))) ) )

	.dataa(!\regs~1760_q ),
	.datab(!\regs~3596_combout ),
	.datac(!\regs~1728DUPLICATE_q ),
	.datad(!\regs~1696_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1664_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2536 .extended_lut = "on";
defparam \regs~2536 .lut_mask = 64'h333333330C3F1D1D;
defparam \regs~2536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N51
cyclonev_lcell_comb \regs~224feeder (
// Equation(s):
// \regs~224feeder_combout  = ( \wregval_M[0]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~224feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~224feeder .extended_lut = "off";
defparam \regs~224feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~224feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N52
dffeas \regs~224 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~224 .is_wysiwyg = "true";
defparam \regs~224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \regs~192feeder (
// Equation(s):
// \regs~192feeder_combout  = ( \wregval_M[0]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~192feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~192feeder .extended_lut = "off";
defparam \regs~192feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~192feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N56
dffeas \regs~192 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~192 .is_wysiwyg = "true";
defparam \regs~192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \regs~96feeder (
// Equation(s):
// \regs~96feeder_combout  = ( \wregval_M[0]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~96feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~96feeder .extended_lut = "off";
defparam \regs~96feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~96feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N23
dffeas \regs~96 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~96 .is_wysiwyg = "true";
defparam \regs~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \regs~32feeder (
// Equation(s):
// \regs~32feeder_combout  = ( \wregval_M[0]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~32feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~32feeder .extended_lut = "off";
defparam \regs~32feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~32feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N44
dffeas \regs~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~32 .is_wysiwyg = "true";
defparam \regs~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N59
dffeas \regs~64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~64 .is_wysiwyg = "true";
defparam \regs~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N57
cyclonev_lcell_comb \regs~0feeder (
// Equation(s):
// \regs~0feeder_combout  = ( \wregval_M[0]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~0feeder .extended_lut = "off";
defparam \regs~0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N58
dffeas \regs~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~0 .is_wysiwyg = "true";
defparam \regs~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \regs~3584 (
// Equation(s):
// \regs~3584_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~0_q ))) # (\imem~153_combout  & (\regs~32_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( ((!\imem~126_combout 
//  & ((!\imem~153_combout  & ((\regs~64_q ))) # (\imem~153_combout  & (\regs~96_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~96_q ),
	.datab(!\regs~32_q ),
	.datac(!\regs~64_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3584 .extended_lut = "on";
defparam \regs~3584 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3584 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N14
dffeas \regs~128 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~128 .is_wysiwyg = "true";
defparam \regs~128 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \regs~2524 (
// Equation(s):
// \regs~2524_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3584_combout ))))) # (\imem~126_combout  & (((!\regs~3584_combout  & (\regs~128_q )) # (\regs~3584_combout  & ((\regs~160_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3584_combout ))))) # (\imem~126_combout  & (((!\regs~3584_combout  & ((\regs~192_q ))) # (\regs~3584_combout  & (\regs~224_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~224_q ),
	.datac(!\regs~192_q ),
	.datad(!\regs~160_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3584_combout ),
	.datag(!\regs~128_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2524 .extended_lut = "on";
defparam \regs~2524 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2524 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N20
dffeas \regs~736 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~736 .is_wysiwyg = "true";
defparam \regs~736 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N31
dffeas \regs~672DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~672DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~672DUPLICATE .is_wysiwyg = "true";
defparam \regs~672DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N35
dffeas \regs~704 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~704 .is_wysiwyg = "true";
defparam \regs~704 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N20
dffeas \regs~608 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~608 .is_wysiwyg = "true";
defparam \regs~608 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N44
dffeas \regs~544 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~544 .is_wysiwyg = "true";
defparam \regs~544 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N10
dffeas \regs~576 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~576 .is_wysiwyg = "true";
defparam \regs~576 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \regs~512feeder (
// Equation(s):
// \regs~512feeder_combout  = ( \wregval_M[0]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~512feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~512feeder .extended_lut = "off";
defparam \regs~512feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~512feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N44
dffeas \regs~512 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~512feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~512 .is_wysiwyg = "true";
defparam \regs~512 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \regs~3588 (
// Equation(s):
// \regs~3588_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~512_q ))) # (\imem~153_combout  & (\regs~544_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~576_q ))) # (\imem~153_combout  & (\regs~608_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~608_q ),
	.datab(!\regs~544_q ),
	.datac(!\regs~576_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~512_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3588 .extended_lut = "on";
defparam \regs~3588 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3588 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N55
dffeas \regs~640 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~640 .is_wysiwyg = "true";
defparam \regs~640 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N39
cyclonev_lcell_comb \regs~2528 (
// Equation(s):
// \regs~2528_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3588_combout )))) # (\imem~126_combout  & ((!\regs~3588_combout  & ((\regs~640_q ))) # (\regs~3588_combout  & (\regs~672DUPLICATE_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3588_combout )))) # (\imem~126_combout  & ((!\regs~3588_combout  & ((\regs~704_q ))) # (\regs~3588_combout  & (\regs~736_q ))))) ) )

	.dataa(!\regs~736_q ),
	.datab(!\regs~672DUPLICATE_q ),
	.datac(!\regs~704_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3588_combout ),
	.datag(!\regs~640_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2528 .extended_lut = "on";
defparam \regs~2528 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2528 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \regs~2540 (
// Equation(s):
// \regs~2540_combout  = ( \regs~2524_combout  & ( \regs~2528_combout  & ( (!\imem~51_combout ) # ((!\imem~46_combout  & (\regs~2532_combout )) # (\imem~46_combout  & ((\regs~2536_combout )))) ) ) ) # ( !\regs~2524_combout  & ( \regs~2528_combout  & ( 
// (!\imem~46_combout  & (\regs~2532_combout  & (\imem~51_combout ))) # (\imem~46_combout  & (((!\imem~51_combout ) # (\regs~2536_combout )))) ) ) ) # ( \regs~2524_combout  & ( !\regs~2528_combout  & ( (!\imem~46_combout  & (((!\imem~51_combout )) # 
// (\regs~2532_combout ))) # (\imem~46_combout  & (((\imem~51_combout  & \regs~2536_combout )))) ) ) ) # ( !\regs~2524_combout  & ( !\regs~2528_combout  & ( (\imem~51_combout  & ((!\imem~46_combout  & (\regs~2532_combout )) # (\imem~46_combout  & 
// ((\regs~2536_combout ))))) ) ) )

	.dataa(!\imem~46_combout ),
	.datab(!\regs~2532_combout ),
	.datac(!\imem~51_combout ),
	.datad(!\regs~2536_combout ),
	.datae(!\regs~2524_combout ),
	.dataf(!\regs~2528_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2540 .extended_lut = "off";
defparam \regs~2540 .lut_mask = 64'h0207A2A75257F2F7;
defparam \regs~2540 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N24
cyclonev_lcell_comb \pcgood_B[0]~10 (
// Equation(s):
// \pcgood_B[0]~10_combout  = ( PC[0] & ( (!\isjump_D~0_combout ) # (\regs~2540_combout ) ) ) # ( !PC[0] & ( (\regs~2540_combout  & \isjump_D~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~2540_combout ),
	.datad(!\isjump_D~0_combout ),
	.datae(gnd),
	.dataf(!PC[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[0]~10 .extended_lut = "off";
defparam \pcgood_B[0]~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \pcgood_B[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N21
cyclonev_lcell_comb \PC[0]~1 (
// Equation(s):
// \PC[0]~1_combout  = ( PC[0] & ( \pcgood_B[0]~10_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !PC[0] & ( \pcgood_B[0]~10_combout  & ( (!\flush_D~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout ) # 
// (!\Equal1~17_combout )))) ) ) ) # ( PC[0] & ( !\pcgood_B[0]~10_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Equal1~6_combout  & \Equal1~17_combout )) # (\flush_D~q ))) ) ) )

	.dataa(!\Equal1~6_combout ),
	.datab(!\flush_D~q ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Equal1~17_combout ),
	.datae(!PC[0]),
	.dataf(!\pcgood_B[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[0]~1 .extended_lut = "off";
defparam \PC[0]~1 .lut_mask = 64'h000003070C080F0F;
defparam \PC[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N22
dffeas \PC[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \pcplus_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[0] .is_wysiwyg = "true";
defparam \pcplus_M[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \aluout_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector31~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[0] .is_wysiwyg = "true";
defparam \aluout_M[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N3
cyclonev_lcell_comb \wregval_M[0]~4 (
// Equation(s):
// \wregval_M[0]~4_combout  = ( aluout_M[0] & ( (((\selpcplus_M~q  & pcplus_M[0])) # (\selmemout_M~q )) # (\selaluout_M~q ) ) ) # ( !aluout_M[0] & ( (!\selaluout_M~q  & (((\selpcplus_M~q  & pcplus_M[0])) # (\selmemout_M~q ))) ) )

	.dataa(!\selaluout_M~q ),
	.datab(!\selpcplus_M~q ),
	.datac(!\selmemout_M~q ),
	.datad(!pcplus_M[0]),
	.datae(gnd),
	.dataf(!aluout_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~4 .extended_lut = "off";
defparam \wregval_M[0]~4 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \wregval_M[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N56
dffeas \wmemval_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2064_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[0] .is_wysiwyg = "true";
defparam \wmemval_M[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[0]~106_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N27
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[0]~2 (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout  = ( \dmem_rtl_0|auto_generated|decode2|eq_node[1]~0_combout  & ( !aluout_M[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_M[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|decode2|eq_node[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0]~2 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0]~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[0]~106_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1222900344EECECCEECECCEECEC6800DB655487FFFFFFFFFFFF91FE";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N36
cyclonev_lcell_comb \dbus[0]~2 (
// Equation(s):
// \dbus[0]~2_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\dbus~1_combout  ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dbus~1_combout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\dbus~1_combout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\dbus~1_combout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~2 .extended_lut = "off";
defparam \dbus[0]~2 .lut_mask = 64'h00000A0AA0A0AAAA;
defparam \dbus[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y5_N8
dffeas \regs~1720 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1720 .is_wysiwyg = "true";
defparam \regs~1720 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N50
dffeas \regs~1752 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1752 .is_wysiwyg = "true";
defparam \regs~1752 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N5
dffeas \regs~1592 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1592 .is_wysiwyg = "true";
defparam \regs~1592 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \regs~1656feeder (
// Equation(s):
// \regs~1656feeder_combout  = ( \wregval_M[24]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1656feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1656feeder .extended_lut = "off";
defparam \regs~1656feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1656feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N49
dffeas \regs~1656 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1656feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1656 .is_wysiwyg = "true";
defparam \regs~1656 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N3
cyclonev_lcell_comb \regs~1624feeder (
// Equation(s):
// \regs~1624feeder_combout  = ( \wregval_M[24]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1624feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1624feeder .extended_lut = "off";
defparam \regs~1624feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1624feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \regs~1624 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1624feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1624 .is_wysiwyg = "true";
defparam \regs~1624 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \regs~1560 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1560 .is_wysiwyg = "true";
defparam \regs~1560 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \regs~3356 (
// Equation(s):
// \regs~3356_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1560_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1592_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1624_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1656_q )))) ) )

	.dataa(!\regs~1592_q ),
	.datab(!\regs~1656_q ),
	.datac(!\regs~1624_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1560_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3356 .extended_lut = "on";
defparam \regs~3356 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3356 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N40
dffeas \regs~1688 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1688 .is_wysiwyg = "true";
defparam \regs~1688 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \regs~2281 (
// Equation(s):
// \regs~2281_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3356_combout )))) # (\imem~126_combout  & ((!\regs~3356_combout  & ((\regs~1688_q ))) # (\regs~3356_combout  & (\regs~1720_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3356_combout )))) # (\imem~126_combout  & ((!\regs~3356_combout  & ((\regs~1752_q ))) # (\regs~3356_combout  & (\regs~1784_q ))))) ) )

	.dataa(!\regs~1784_q ),
	.datab(!\regs~1720_q ),
	.datac(!\regs~1752_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3356_combout ),
	.datag(!\regs~1688_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2281 .extended_lut = "on";
defparam \regs~2281 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N15
cyclonev_lcell_comb \regs~248feeder (
// Equation(s):
// \regs~248feeder_combout  = ( \wregval_M[24]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~248feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~248feeder .extended_lut = "off";
defparam \regs~248feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~248feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N16
dffeas \regs~248 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~248 .is_wysiwyg = "true";
defparam \regs~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N14
dffeas \regs~184 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~184 .is_wysiwyg = "true";
defparam \regs~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \regs~216 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~216 .is_wysiwyg = "true";
defparam \regs~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N50
dffeas \regs~56 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~56 .is_wysiwyg = "true";
defparam \regs~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N57
cyclonev_lcell_comb \regs~88feeder (
// Equation(s):
// \regs~88feeder_combout  = ( \wregval_M[24]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~88feeder .extended_lut = "off";
defparam \regs~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N59
dffeas \regs~88 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~88 .is_wysiwyg = "true";
defparam \regs~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N27
cyclonev_lcell_comb \regs~120feeder (
// Equation(s):
// \regs~120feeder_combout  = ( \wregval_M[24]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~120feeder .extended_lut = "off";
defparam \regs~120feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~120feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N29
dffeas \regs~120 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~120 .is_wysiwyg = "true";
defparam \regs~120 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N51
cyclonev_lcell_comb \regs~24feeder (
// Equation(s):
// \regs~24feeder_combout  = ( \wregval_M[24]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~24feeder .extended_lut = "off";
defparam \regs~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N53
dffeas \regs~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~24 .is_wysiwyg = "true";
defparam \regs~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N48
cyclonev_lcell_comb \regs~3344 (
// Equation(s):
// \regs~3344_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~24_q  & (!\imem~126_combout ))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~56_q ))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (\regs~88_q  & 
// (!\imem~126_combout ))) # (\imem~153_combout  & (((\regs~120_q ) # (\imem~126_combout ))))) ) )

	.dataa(!\regs~56_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~88_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~120_q ),
	.datag(!\regs~24_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3344 .extended_lut = "on";
defparam \regs~3344 .lut_mask = 64'h1D330C331D333F33;
defparam \regs~3344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N48
cyclonev_lcell_comb \regs~152feeder (
// Equation(s):
// \regs~152feeder_combout  = ( \wregval_M[24]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~152feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~152feeder .extended_lut = "off";
defparam \regs~152feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~152feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N49
dffeas \regs~152 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~152 .is_wysiwyg = "true";
defparam \regs~152 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N12
cyclonev_lcell_comb \regs~2269 (
// Equation(s):
// \regs~2269_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3344_combout )))) # (\imem~126_combout  & ((!\regs~3344_combout  & ((\regs~152_q ))) # (\regs~3344_combout  & (\regs~184_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3344_combout )))) # (\imem~126_combout  & ((!\regs~3344_combout  & ((\regs~216_q ))) # (\regs~3344_combout  & (\regs~248_q ))))) ) )

	.dataa(!\regs~248_q ),
	.datab(!\regs~184_q ),
	.datac(!\regs~216_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3344_combout ),
	.datag(!\regs~152_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2269 .extended_lut = "on";
defparam \regs~2269 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N2
dffeas \regs~696 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~696 .is_wysiwyg = "true";
defparam \regs~696 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N25
dffeas \regs~760DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~760DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~760DUPLICATE .is_wysiwyg = "true";
defparam \regs~760DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N52
dffeas \regs~728 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~728 .is_wysiwyg = "true";
defparam \regs~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N50
dffeas \regs~568 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~568 .is_wysiwyg = "true";
defparam \regs~568 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N59
dffeas \regs~632 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~632 .is_wysiwyg = "true";
defparam \regs~632 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \regs~600feeder (
// Equation(s):
// \regs~600feeder_combout  = ( \wregval_M[24]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~600feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~600feeder .extended_lut = "off";
defparam \regs~600feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~600feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N8
dffeas \regs~600 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~600feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~600 .is_wysiwyg = "true";
defparam \regs~600 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N57
cyclonev_lcell_comb \regs~536feeder (
// Equation(s):
// \regs~536feeder_combout  = ( \wregval_M[24]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~536feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~536feeder .extended_lut = "off";
defparam \regs~536feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~536feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N58
dffeas \regs~536 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~536feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~536 .is_wysiwyg = "true";
defparam \regs~536 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N48
cyclonev_lcell_comb \regs~3348 (
// Equation(s):
// \regs~3348_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~536_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~568_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~600_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~632_q )))) ) )

	.dataa(!\regs~568_q ),
	.datab(!\regs~632_q ),
	.datac(!\regs~600_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~536_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3348 .extended_lut = "on";
defparam \regs~3348 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3348 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N58
dffeas \regs~664 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~664 .is_wysiwyg = "true";
defparam \regs~664 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N0
cyclonev_lcell_comb \regs~2273 (
// Equation(s):
// \regs~2273_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3348_combout )))) # (\imem~126_combout  & ((!\regs~3348_combout  & ((\regs~664_q ))) # (\regs~3348_combout  & (\regs~696_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3348_combout )))) # (\imem~126_combout  & ((!\regs~3348_combout  & ((\regs~728_q ))) # (\regs~3348_combout  & (\regs~760DUPLICATE_q ))))) ) )

	.dataa(!\regs~696_q ),
	.datab(!\regs~760DUPLICATE_q ),
	.datac(!\regs~728_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3348_combout ),
	.datag(!\regs~664_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2273 .extended_lut = "on";
defparam \regs~2273 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2273 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N2
dffeas \regs~1272 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1272 .is_wysiwyg = "true";
defparam \regs~1272 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N56
dffeas \regs~1208 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1208 .is_wysiwyg = "true";
defparam \regs~1208 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N15
cyclonev_lcell_comb \regs~1240feeder (
// Equation(s):
// \regs~1240feeder_combout  = ( \wregval_M[24]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1240feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1240feeder .extended_lut = "off";
defparam \regs~1240feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1240feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \regs~1240 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1240 .is_wysiwyg = "true";
defparam \regs~1240 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N50
dffeas \regs~1080 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1080_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1080 .is_wysiwyg = "true";
defparam \regs~1080 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N54
cyclonev_lcell_comb \regs~1112feeder (
// Equation(s):
// \regs~1112feeder_combout  = ( \wregval_M[24]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1112feeder .extended_lut = "off";
defparam \regs~1112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1112feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N56
dffeas \regs~1112 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1112 .is_wysiwyg = "true";
defparam \regs~1112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N18
cyclonev_lcell_comb \regs~1144feeder (
// Equation(s):
// \regs~1144feeder_combout  = ( \wregval_M[24]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1144feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1144feeder .extended_lut = "off";
defparam \regs~1144feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1144feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N19
dffeas \regs~1144 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1144feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1144 .is_wysiwyg = "true";
defparam \regs~1144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N9
cyclonev_lcell_comb \regs~1048feeder (
// Equation(s):
// \regs~1048feeder_combout  = ( \wregval_M[24]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1048feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1048feeder .extended_lut = "off";
defparam \regs~1048feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1048feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N10
dffeas \regs~1048 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1048feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1048 .is_wysiwyg = "true";
defparam \regs~1048 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \regs~3352 (
// Equation(s):
// \regs~3352_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~1048_q  & (!\imem~126_combout ))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1080_q ))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (\regs~1112_q  
// & (!\imem~126_combout ))) # (\imem~153_combout  & (((\regs~1144_q ) # (\imem~126_combout ))))) ) )

	.dataa(!\regs~1080_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~1112_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~1144_q ),
	.datag(!\regs~1048_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3352 .extended_lut = "on";
defparam \regs~3352 .lut_mask = 64'h1D330C331D333F33;
defparam \regs~3352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N39
cyclonev_lcell_comb \regs~1176feeder (
// Equation(s):
// \regs~1176feeder_combout  = ( \wregval_M[24]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1176feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1176feeder .extended_lut = "off";
defparam \regs~1176feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1176feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N41
dffeas \regs~1176 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1176 .is_wysiwyg = "true";
defparam \regs~1176 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N54
cyclonev_lcell_comb \regs~2277 (
// Equation(s):
// \regs~2277_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3352_combout )))) # (\imem~126_combout  & ((!\regs~3352_combout  & ((\regs~1176_q ))) # (\regs~3352_combout  & (\regs~1208_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3352_combout )))) # (\imem~126_combout  & ((!\regs~3352_combout  & ((\regs~1240_q ))) # (\regs~3352_combout  & (\regs~1272_q ))))) ) )

	.dataa(!\regs~1272_q ),
	.datab(!\regs~1208_q ),
	.datac(!\regs~1240_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3352_combout ),
	.datag(!\regs~1176_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2277 .extended_lut = "on";
defparam \regs~2277 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N54
cyclonev_lcell_comb \regs~2285 (
// Equation(s):
// \regs~2285_combout  = ( \regs~2273_combout  & ( \regs~2277_combout  & ( (!\imem~46_combout  & (((\imem~51_combout ) # (\regs~2269_combout )))) # (\imem~46_combout  & (((!\imem~51_combout )) # (\regs~2281_combout ))) ) ) ) # ( !\regs~2273_combout  & ( 
// \regs~2277_combout  & ( (!\imem~46_combout  & (((\imem~51_combout ) # (\regs~2269_combout )))) # (\imem~46_combout  & (\regs~2281_combout  & ((\imem~51_combout )))) ) ) ) # ( \regs~2273_combout  & ( !\regs~2277_combout  & ( (!\imem~46_combout  & 
// (((\regs~2269_combout  & !\imem~51_combout )))) # (\imem~46_combout  & (((!\imem~51_combout )) # (\regs~2281_combout ))) ) ) ) # ( !\regs~2273_combout  & ( !\regs~2277_combout  & ( (!\imem~46_combout  & (((\regs~2269_combout  & !\imem~51_combout )))) # 
// (\imem~46_combout  & (\regs~2281_combout  & ((\imem~51_combout )))) ) ) )

	.dataa(!\regs~2281_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\regs~2269_combout ),
	.datad(!\imem~51_combout ),
	.datae(!\regs~2273_combout ),
	.dataf(!\regs~2277_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2285 .extended_lut = "off";
defparam \regs~2285 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \regs~2285 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N20
dffeas \PC[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N2
dffeas \regs~757 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~757 .is_wysiwyg = "true";
defparam \regs~757 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N50
dffeas \regs~693 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~693 .is_wysiwyg = "true";
defparam \regs~693 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N15
cyclonev_lcell_comb \regs~725feeder (
// Equation(s):
// \regs~725feeder_combout  = ( \wregval_M[21]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~725feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~725feeder .extended_lut = "off";
defparam \regs~725feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~725feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N16
dffeas \regs~725 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~725feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~725 .is_wysiwyg = "true";
defparam \regs~725 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N50
dffeas \regs~565 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~565 .is_wysiwyg = "true";
defparam \regs~565 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N57
cyclonev_lcell_comb \regs~597feeder (
// Equation(s):
// \regs~597feeder_combout  = ( \wregval_M[21]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~597feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~597feeder .extended_lut = "off";
defparam \regs~597feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~597feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N58
dffeas \regs~597 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~597feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~597 .is_wysiwyg = "true";
defparam \regs~597 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N26
dffeas \regs~629 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~629 .is_wysiwyg = "true";
defparam \regs~629 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N31
dffeas \regs~533 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~533 .is_wysiwyg = "true";
defparam \regs~533 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \regs~3428 (
// Equation(s):
// \regs~3428_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~533_q ))) # (\imem~134_combout  & (\regs~565_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~597_q )) # (\imem~134_combout  & ((\regs~629_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~565_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~597_q ),
	.datad(!\regs~629_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~533_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3428_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3428 .extended_lut = "on";
defparam \regs~3428 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~3428 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \regs~661feeder (
// Equation(s):
// \regs~661feeder_combout  = ( \wregval_M[21]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~661feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~661feeder .extended_lut = "off";
defparam \regs~661feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~661feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N25
dffeas \regs~661 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~661feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~661 .is_wysiwyg = "true";
defparam \regs~661 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \regs~2358 (
// Equation(s):
// \regs~2358_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3428_combout )))) # (\imem~123_combout  & ((!\regs~3428_combout  & ((\regs~661_q ))) # (\regs~3428_combout  & (\regs~693_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3428_combout )))) # (\imem~123_combout  & ((!\regs~3428_combout  & ((\regs~725_q ))) # (\regs~3428_combout  & (\regs~757_q ))))) ) )

	.dataa(!\regs~757_q ),
	.datab(!\regs~693_q ),
	.datac(!\regs~725_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3428_combout ),
	.datag(!\regs~661_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2358_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2358 .extended_lut = "on";
defparam \regs~2358 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2358 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N2
dffeas \regs~1077 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1077_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1077 .is_wysiwyg = "true";
defparam \regs~1077 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N38
dffeas \regs~1141 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1141 .is_wysiwyg = "true";
defparam \regs~1141 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N3
cyclonev_lcell_comb \regs~1109feeder (
// Equation(s):
// \regs~1109feeder_combout  = ( \wregval_M[21]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1109feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1109feeder .extended_lut = "off";
defparam \regs~1109feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1109feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N5
dffeas \regs~1109 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1109 .is_wysiwyg = "true";
defparam \regs~1109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N48
cyclonev_lcell_comb \regs~1045feeder (
// Equation(s):
// \regs~1045feeder_combout  = ( \wregval_M[21]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1045feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1045feeder .extended_lut = "off";
defparam \regs~1045feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1045feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N49
dffeas \regs~1045 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1045feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1045 .is_wysiwyg = "true";
defparam \regs~1045 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N36
cyclonev_lcell_comb \regs~3432 (
// Equation(s):
// \regs~3432_combout  = ( !\imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1045_q  & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1077_q )))) ) ) # ( \imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1109_q  
// & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1141_q )))) ) )

	.dataa(!\regs~1077_q ),
	.datab(!\regs~1141_q ),
	.datac(!\regs~1109_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~1045_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3432_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3432 .extended_lut = "on";
defparam \regs~3432 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3432 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N26
dffeas \regs~1205 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1205 .is_wysiwyg = "true";
defparam \regs~1205 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \regs~1237feeder (
// Equation(s):
// \regs~1237feeder_combout  = ( \wregval_M[21]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1237feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1237feeder .extended_lut = "off";
defparam \regs~1237feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1237feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N16
dffeas \regs~1237 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1237 .is_wysiwyg = "true";
defparam \regs~1237 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N8
dffeas \regs~1269 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1269 .is_wysiwyg = "true";
defparam \regs~1269 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N2
dffeas \regs~1173 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1173 .is_wysiwyg = "true";
defparam \regs~1173 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N6
cyclonev_lcell_comb \regs~2362 (
// Equation(s):
// \regs~2362_combout  = ( !\imem~124_combout  & ( (!\regs~3432_combout  & (((\regs~1173_q  & (\imem~123_combout ))))) # (\regs~3432_combout  & ((((!\imem~123_combout ))) # (\regs~1205_q ))) ) ) # ( \imem~124_combout  & ( (!\regs~3432_combout  & 
// (((\regs~1237_q  & (\imem~123_combout ))))) # (\regs~3432_combout  & ((((!\imem~123_combout ) # (\regs~1269_q ))))) ) )

	.dataa(!\regs~3432_combout ),
	.datab(!\regs~1205_q ),
	.datac(!\regs~1237_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~1269_q ),
	.datag(!\regs~1173_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2362_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2362 .extended_lut = "on";
defparam \regs~2362 .lut_mask = 64'h551B550A551B555F;
defparam \regs~2362 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N36
cyclonev_lcell_comb \regs~213feeder (
// Equation(s):
// \regs~213feeder_combout  = ( \wregval_M[21]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~213feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~213feeder .extended_lut = "off";
defparam \regs~213feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~213feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N38
dffeas \regs~213 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~213 .is_wysiwyg = "true";
defparam \regs~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N32
dffeas \regs~245 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~245 .is_wysiwyg = "true";
defparam \regs~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N50
dffeas \regs~53 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~53 .is_wysiwyg = "true";
defparam \regs~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \regs~85feeder (
// Equation(s):
// \regs~85feeder_combout  = ( \wregval_M[21]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~85feeder .extended_lut = "off";
defparam \regs~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N13
dffeas \regs~85 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~85 .is_wysiwyg = "true";
defparam \regs~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N26
dffeas \regs~117 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~117 .is_wysiwyg = "true";
defparam \regs~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \regs~21feeder (
// Equation(s):
// \regs~21feeder_combout  = ( \wregval_M[21]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~21feeder .extended_lut = "off";
defparam \regs~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N37
dffeas \regs~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~21 .is_wysiwyg = "true";
defparam \regs~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N24
cyclonev_lcell_comb \regs~3424 (
// Equation(s):
// \regs~3424_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~21_q ))) # (\imem~134_combout  & (\regs~53_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~85_q )) # (\imem~134_combout  & ((\regs~117_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~53_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~85_q ),
	.datad(!\regs~117_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~21_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3424_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3424 .extended_lut = "on";
defparam \regs~3424 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~3424 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N33
cyclonev_lcell_comb \regs~149feeder (
// Equation(s):
// \regs~149feeder_combout  = ( \wregval_M[21]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~149feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~149feeder .extended_lut = "off";
defparam \regs~149feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~149feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N34
dffeas \regs~149 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~149 .is_wysiwyg = "true";
defparam \regs~149 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N30
cyclonev_lcell_comb \regs~2354 (
// Equation(s):
// \regs~2354_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3424_combout ))))) # (\imem~123_combout  & (((!\regs~3424_combout  & ((\regs~149_q ))) # (\regs~3424_combout  & (\regs~181_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3424_combout ))))) # (\imem~123_combout  & (((!\regs~3424_combout  & (\regs~213_q )) # (\regs~3424_combout  & ((\regs~245_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~181_q ),
	.datac(!\regs~213_q ),
	.datad(!\regs~245_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3424_combout ),
	.datag(!\regs~149_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2354 .extended_lut = "on";
defparam \regs~2354 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2354 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N38
dffeas \regs~1781 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1781 .is_wysiwyg = "true";
defparam \regs~1781 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N27
cyclonev_lcell_comb \regs~1749feeder (
// Equation(s):
// \regs~1749feeder_combout  = ( \wregval_M[21]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1749feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1749feeder .extended_lut = "off";
defparam \regs~1749feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1749feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N28
dffeas \regs~1749 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1749feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1749 .is_wysiwyg = "true";
defparam \regs~1749 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N32
dffeas \regs~1717 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1717 .is_wysiwyg = "true";
defparam \regs~1717 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N20
dffeas \regs~1589 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1589 .is_wysiwyg = "true";
defparam \regs~1589 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N25
dffeas \regs~1653 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1653 .is_wysiwyg = "true";
defparam \regs~1653 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N19
dffeas \regs~1621 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1621 .is_wysiwyg = "true";
defparam \regs~1621 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N18
cyclonev_lcell_comb \regs~1557feeder (
// Equation(s):
// \regs~1557feeder_combout  = ( \wregval_M[21]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1557feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1557feeder .extended_lut = "off";
defparam \regs~1557feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1557feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N20
dffeas \regs~1557 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1557feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1557 .is_wysiwyg = "true";
defparam \regs~1557 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \regs~3436 (
// Equation(s):
// \regs~3436_combout  = ( !\imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1557_q  & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1589_q )))) ) ) # ( \imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1621_q  
// & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1653_q )))) ) )

	.dataa(!\regs~1589_q ),
	.datab(!\regs~1653_q ),
	.datac(!\regs~1621_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~1557_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3436 .extended_lut = "on";
defparam \regs~3436 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3436 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N15
cyclonev_lcell_comb \regs~1685feeder (
// Equation(s):
// \regs~1685feeder_combout  = ( \wregval_M[21]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1685feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1685feeder .extended_lut = "off";
defparam \regs~1685feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1685feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N16
dffeas \regs~1685 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1685feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1685 .is_wysiwyg = "true";
defparam \regs~1685 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \regs~2366 (
// Equation(s):
// \regs~2366_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3436_combout )))) # (\imem~123_combout  & ((!\regs~3436_combout  & (\regs~1685_q )) # (\regs~3436_combout  & ((\regs~1717_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3436_combout ))))) # (\imem~123_combout  & (((!\regs~3436_combout  & ((\regs~1749_q ))) # (\regs~3436_combout  & (\regs~1781_q ))))) ) )

	.dataa(!\regs~1781_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1749_q ),
	.datad(!\regs~1717_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3436_combout ),
	.datag(!\regs~1685_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2366_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2366 .extended_lut = "on";
defparam \regs~2366 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2366 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \regs~2370 (
// Equation(s):
// \regs~2370_combout  = ( \regs~2354_combout  & ( \regs~2366_combout  & ( (!\imem~12_combout  & (((!\imem~6_combout )) # (\regs~2358_combout ))) # (\imem~12_combout  & (((\regs~2362_combout ) # (\imem~6_combout )))) ) ) ) # ( !\regs~2354_combout  & ( 
// \regs~2366_combout  & ( (!\imem~12_combout  & (\regs~2358_combout  & (\imem~6_combout ))) # (\imem~12_combout  & (((\regs~2362_combout ) # (\imem~6_combout )))) ) ) ) # ( \regs~2354_combout  & ( !\regs~2366_combout  & ( (!\imem~12_combout  & 
// (((!\imem~6_combout )) # (\regs~2358_combout ))) # (\imem~12_combout  & (((!\imem~6_combout  & \regs~2362_combout )))) ) ) ) # ( !\regs~2354_combout  & ( !\regs~2366_combout  & ( (!\imem~12_combout  & (\regs~2358_combout  & (\imem~6_combout ))) # 
// (\imem~12_combout  & (((!\imem~6_combout  & \regs~2362_combout )))) ) ) )

	.dataa(!\regs~2358_combout ),
	.datab(!\imem~12_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\regs~2362_combout ),
	.datae(!\regs~2354_combout ),
	.dataf(!\regs~2366_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2370 .extended_lut = "off";
defparam \regs~2370 .lut_mask = 64'h0434C4F40737C7F7;
defparam \regs~2370 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \aluin2_A[21]~3 (
// Equation(s):
// \aluin2_A[21]~3_combout  = ( \aluin2_A[13]~0_combout  & ( \WideOr2~1_combout  ) ) # ( \aluin2_A[13]~0_combout  & ( !\WideOr2~1_combout  ) ) # ( !\aluin2_A[13]~0_combout  & ( !\WideOr2~1_combout  & ( \regs~2370_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~2370_combout ),
	.datad(gnd),
	.datae(!\aluin2_A[13]~0_combout ),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[21]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[21]~3 .extended_lut = "off";
defparam \aluin2_A[21]~3 .lut_mask = 64'h0F0FFFFF0000FFFF;
defparam \aluin2_A[21]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N51
cyclonev_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = ( \Selector37~0_combout  & ( \regs~2353_combout  & ( (!\Selector38~0_combout  & (!\aluin2_A[21]~3_combout  $ (\Selector35~0_combout ))) ) ) ) # ( !\Selector37~0_combout  & ( \regs~2353_combout  & ( !\Selector35~0_combout  $ 
// (((!\Selector38~0_combout  & !\aluin2_A[21]~3_combout ))) ) ) ) # ( \Selector37~0_combout  & ( !\regs~2353_combout  & ( (!\Selector38~0_combout  & (!\aluin2_A[21]~3_combout  $ (!\Selector35~0_combout ))) ) ) ) # ( !\Selector37~0_combout  & ( 
// !\regs~2353_combout  & ( !\Selector35~0_combout  $ (((!\Selector38~0_combout ) # (!\aluin2_A[21]~3_combout ))) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[21]~3_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\Selector37~0_combout ),
	.dataf(!\regs~2353_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~1 .extended_lut = "off";
defparam \Selector10~1 .lut_mask = 64'h05FA0AA05FA0A00A;
defparam \Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N2
dffeas \regs~692 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~692 .is_wysiwyg = "true";
defparam \regs~692 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N17
dffeas \regs~724 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~724 .is_wysiwyg = "true";
defparam \regs~724 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N6
cyclonev_lcell_comb \regs~756feeder (
// Equation(s):
// \regs~756feeder_combout  = ( \wregval_M[20]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~756feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~756feeder .extended_lut = "off";
defparam \regs~756feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~756feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N8
dffeas \regs~756 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~756feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~756 .is_wysiwyg = "true";
defparam \regs~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N52
dffeas \regs~564DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~564DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~564DUPLICATE .is_wysiwyg = "true";
defparam \regs~564DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N44
dffeas \regs~628 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~628 .is_wysiwyg = "true";
defparam \regs~628 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N18
cyclonev_lcell_comb \regs~596feeder (
// Equation(s):
// \regs~596feeder_combout  = ( \wregval_M[20]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~596feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~596feeder .extended_lut = "off";
defparam \regs~596feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~596feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N20
dffeas \regs~596 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~596feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~596 .is_wysiwyg = "true";
defparam \regs~596 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N12
cyclonev_lcell_comb \regs~532feeder (
// Equation(s):
// \regs~532feeder_combout  = ( \wregval_M[20]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~532feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~532feeder .extended_lut = "off";
defparam \regs~532feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~532feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \regs~532 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~532feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~532 .is_wysiwyg = "true";
defparam \regs~532 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N42
cyclonev_lcell_comb \regs~3396 (
// Equation(s):
// \regs~3396_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~532_q ))) # (\imem~134_combout  & (\regs~564DUPLICATE_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~596_q ))) # (\imem~134_combout  & (\regs~628_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~564DUPLICATE_q ),
	.datab(!\regs~628_q ),
	.datac(!\regs~596_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~532_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3396 .extended_lut = "on";
defparam \regs~3396 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3396 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N41
dffeas \regs~660 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~660 .is_wysiwyg = "true";
defparam \regs~660 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N0
cyclonev_lcell_comb \regs~2324 (
// Equation(s):
// \regs~2324_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3396_combout ))))) # (\imem~123_combout  & (((!\regs~3396_combout  & ((\regs~660_q ))) # (\regs~3396_combout  & (\regs~692_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3396_combout ))))) # (\imem~123_combout  & (((!\regs~3396_combout  & (\regs~724_q )) # (\regs~3396_combout  & ((\regs~756_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~692_q ),
	.datac(!\regs~724_q ),
	.datad(!\regs~756_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3396_combout ),
	.datag(!\regs~660_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2324 .extended_lut = "on";
defparam \regs~2324 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2324 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N2
dffeas \regs~1780 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1780 .is_wysiwyg = "true";
defparam \regs~1780 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N29
dffeas \regs~1716 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1716 .is_wysiwyg = "true";
defparam \regs~1716 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N21
cyclonev_lcell_comb \regs~1748feeder (
// Equation(s):
// \regs~1748feeder_combout  = ( \wregval_M[20]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1748feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1748feeder .extended_lut = "off";
defparam \regs~1748feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1748feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N22
dffeas \regs~1748 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1748feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1748 .is_wysiwyg = "true";
defparam \regs~1748 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N26
dffeas \regs~1652 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1652 .is_wysiwyg = "true";
defparam \regs~1652 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N40
dffeas \regs~1620 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1620 .is_wysiwyg = "true";
defparam \regs~1620 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N50
dffeas \regs~1588 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1588 .is_wysiwyg = "true";
defparam \regs~1588 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N28
dffeas \regs~1556 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1556 .is_wysiwyg = "true";
defparam \regs~1556 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \regs~3404 (
// Equation(s):
// \regs~3404_combout  = ( !\imem~124_combout  & ( (!\imem~134_combout  & (((\regs~1556_q  & (!\imem~123_combout ))))) # (\imem~134_combout  & ((((\regs~1588_q ) # (\imem~123_combout ))))) ) ) # ( \imem~124_combout  & ( (!\imem~134_combout  & (((\regs~1620_q 
//  & (!\imem~123_combout ))))) # (\imem~134_combout  & ((((\imem~123_combout ))) # (\regs~1652_q ))) ) )

	.dataa(!\imem~134_combout ),
	.datab(!\regs~1652_q ),
	.datac(!\regs~1620_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~1588_q ),
	.datag(!\regs~1556_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3404 .extended_lut = "on";
defparam \regs~3404 .lut_mask = 64'h0A551B555F551B55;
defparam \regs~3404 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N12
cyclonev_lcell_comb \regs~1684feeder (
// Equation(s):
// \regs~1684feeder_combout  = ( \wregval_M[20]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1684feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1684feeder .extended_lut = "off";
defparam \regs~1684feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1684feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N13
dffeas \regs~1684 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1684feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1684 .is_wysiwyg = "true";
defparam \regs~1684 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \regs~2332 (
// Equation(s):
// \regs~2332_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3404_combout )))) # (\imem~123_combout  & ((!\regs~3404_combout  & ((\regs~1684_q ))) # (\regs~3404_combout  & (\regs~1716_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3404_combout )))) # (\imem~123_combout  & ((!\regs~3404_combout  & ((\regs~1748_q ))) # (\regs~3404_combout  & (\regs~1780_q ))))) ) )

	.dataa(!\regs~1780_q ),
	.datab(!\regs~1716_q ),
	.datac(!\regs~1748_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3404_combout ),
	.datag(!\regs~1684_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2332 .extended_lut = "on";
defparam \regs~2332 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2332 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N2
dffeas \regs~180 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~180 .is_wysiwyg = "true";
defparam \regs~180 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N9
cyclonev_lcell_comb \regs~212feeder (
// Equation(s):
// \regs~212feeder_combout  = ( \wregval_M[20]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~212feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~212feeder .extended_lut = "off";
defparam \regs~212feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~212feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N10
dffeas \regs~212 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~212 .is_wysiwyg = "true";
defparam \regs~212 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \regs~244feeder (
// Equation(s):
// \regs~244feeder_combout  = ( \wregval_M[20]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~244feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~244feeder .extended_lut = "off";
defparam \regs~244feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~244feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N16
dffeas \regs~244 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~244 .is_wysiwyg = "true";
defparam \regs~244 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \regs~116feeder (
// Equation(s):
// \regs~116feeder_combout  = ( \wregval_M[20]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~116feeder .extended_lut = "off";
defparam \regs~116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N20
dffeas \regs~116 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~116 .is_wysiwyg = "true";
defparam \regs~116 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N9
cyclonev_lcell_comb \regs~84feeder (
// Equation(s):
// \regs~84feeder_combout  = ( \wregval_M[20]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~84feeder .extended_lut = "off";
defparam \regs~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N10
dffeas \regs~84 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~84 .is_wysiwyg = "true";
defparam \regs~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N45
cyclonev_lcell_comb \regs~52feeder (
// Equation(s):
// \regs~52feeder_combout  = ( \wregval_M[20]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~52feeder .extended_lut = "off";
defparam \regs~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~52feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N46
dffeas \regs~52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~52 .is_wysiwyg = "true";
defparam \regs~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N1
dffeas \regs~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~20 .is_wysiwyg = "true";
defparam \regs~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \regs~3392 (
// Equation(s):
// \regs~3392_combout  = ( !\imem~124_combout  & ( ((!\imem~134_combout  & (\regs~20_q  & (!\imem~123_combout ))) # (\imem~134_combout  & (((\regs~52_q ) # (\imem~123_combout ))))) ) ) # ( \imem~124_combout  & ( (!\imem~134_combout  & (((\regs~84_q  & 
// (!\imem~123_combout ))))) # (\imem~134_combout  & ((((\imem~123_combout ))) # (\regs~116_q ))) ) )

	.dataa(!\regs~116_q ),
	.datab(!\imem~134_combout ),
	.datac(!\regs~84_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~52_q ),
	.datag(!\regs~20_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3392 .extended_lut = "on";
defparam \regs~3392 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~3392 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N33
cyclonev_lcell_comb \regs~148feeder (
// Equation(s):
// \regs~148feeder_combout  = ( \wregval_M[20]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~148feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~148feeder .extended_lut = "off";
defparam \regs~148feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~148feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N35
dffeas \regs~148 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~148 .is_wysiwyg = "true";
defparam \regs~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \regs~2320 (
// Equation(s):
// \regs~2320_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3392_combout ))))) # (\imem~123_combout  & (((!\regs~3392_combout  & ((\regs~148_q ))) # (\regs~3392_combout  & (\regs~180_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3392_combout )))) # (\imem~123_combout  & ((!\regs~3392_combout  & (\regs~212_q )) # (\regs~3392_combout  & ((\regs~244_q )))))) ) )

	.dataa(!\regs~180_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~212_q ),
	.datad(!\regs~244_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3392_combout ),
	.datag(!\regs~148_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2320 .extended_lut = "on";
defparam \regs~2320 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N26
dffeas \regs~1140 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1140 .is_wysiwyg = "true";
defparam \regs~1140 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N29
dffeas \regs~1108 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1108 .is_wysiwyg = "true";
defparam \regs~1108 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N49
dffeas \regs~1076DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1076DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1076DUPLICATE .is_wysiwyg = "true";
defparam \regs~1076DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N39
cyclonev_lcell_comb \regs~1044feeder (
// Equation(s):
// \regs~1044feeder_combout  = ( \wregval_M[20]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1044feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1044feeder .extended_lut = "off";
defparam \regs~1044feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1044feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N40
dffeas \regs~1044 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1044feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1044 .is_wysiwyg = "true";
defparam \regs~1044 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N24
cyclonev_lcell_comb \regs~3400 (
// Equation(s):
// \regs~3400_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~1044_q )) # (\imem~134_combout  & ((\regs~1076DUPLICATE_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((!\imem~134_combout  & (((\regs~1108_q )))) # (\imem~134_combout  & (\regs~1140_q )))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\regs~1140_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1108_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~1076DUPLICATE_q ),
	.datag(!\regs~1044_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3400 .extended_lut = "on";
defparam \regs~3400 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~3400 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N13
dffeas \regs~1204 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1204 .is_wysiwyg = "true";
defparam \regs~1204 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N3
cyclonev_lcell_comb \regs~1236feeder (
// Equation(s):
// \regs~1236feeder_combout  = ( \wregval_M[20]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1236feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1236feeder .extended_lut = "off";
defparam \regs~1236feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1236feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N4
dffeas \regs~1236 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1236 .is_wysiwyg = "true";
defparam \regs~1236 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \regs~1172feeder (
// Equation(s):
// \regs~1172feeder_combout  = ( \wregval_M[20]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1172feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1172feeder .extended_lut = "off";
defparam \regs~1172feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1172feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N52
dffeas \regs~1172 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1172 .is_wysiwyg = "true";
defparam \regs~1172 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N30
cyclonev_lcell_comb \regs~2328 (
// Equation(s):
// \regs~2328_combout  = ( !\imem~124_combout  & ( (!\regs~3400_combout  & (((\regs~1172_q  & ((\imem~123_combout )))))) # (\regs~3400_combout  & ((((!\imem~123_combout ))) # (\regs~1204_q ))) ) ) # ( \imem~124_combout  & ( (!\regs~3400_combout  & 
// (((\regs~1236_q  & ((\imem~123_combout )))))) # (\regs~3400_combout  & ((((!\imem~123_combout ) # (\regs~1268_q ))))) ) )

	.dataa(!\regs~3400_combout ),
	.datab(!\regs~1204_q ),
	.datac(!\regs~1236_q ),
	.datad(!\regs~1268_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~1172_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2328 .extended_lut = "on";
defparam \regs~2328 .lut_mask = 64'h555555551B1B0A5F;
defparam \regs~2328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N3
cyclonev_lcell_comb \regs~2336 (
// Equation(s):
// \regs~2336_combout  = ( \regs~2320_combout  & ( \regs~2328_combout  & ( (!\imem~6_combout ) # ((!\imem~12_combout  & (\regs~2324_combout )) # (\imem~12_combout  & ((\regs~2332_combout )))) ) ) ) # ( !\regs~2320_combout  & ( \regs~2328_combout  & ( 
// (!\imem~6_combout  & (\imem~12_combout )) # (\imem~6_combout  & ((!\imem~12_combout  & (\regs~2324_combout )) # (\imem~12_combout  & ((\regs~2332_combout ))))) ) ) ) # ( \regs~2320_combout  & ( !\regs~2328_combout  & ( (!\imem~6_combout  & 
// (!\imem~12_combout )) # (\imem~6_combout  & ((!\imem~12_combout  & (\regs~2324_combout )) # (\imem~12_combout  & ((\regs~2332_combout ))))) ) ) ) # ( !\regs~2320_combout  & ( !\regs~2328_combout  & ( (\imem~6_combout  & ((!\imem~12_combout  & 
// (\regs~2324_combout )) # (\imem~12_combout  & ((\regs~2332_combout ))))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\imem~12_combout ),
	.datac(!\regs~2324_combout ),
	.datad(!\regs~2332_combout ),
	.datae(!\regs~2320_combout ),
	.dataf(!\regs~2328_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2336 .extended_lut = "off";
defparam \regs~2336 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regs~2336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \regs~1779feeder (
// Equation(s):
// \regs~1779feeder_combout  = ( \wregval_M[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1779feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1779feeder .extended_lut = "off";
defparam \regs~1779feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1779feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N56
dffeas \regs~1779 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1779feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1779 .is_wysiwyg = "true";
defparam \regs~1779 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N8
dffeas \regs~1715 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1715 .is_wysiwyg = "true";
defparam \regs~1715 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N30
cyclonev_lcell_comb \regs~1747feeder (
// Equation(s):
// \regs~1747feeder_combout  = ( \wregval_M[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1747feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1747feeder .extended_lut = "off";
defparam \regs~1747feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1747feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y11_N32
dffeas \regs~1747 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1747feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1747 .is_wysiwyg = "true";
defparam \regs~1747 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N38
dffeas \regs~1587 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1587 .is_wysiwyg = "true";
defparam \regs~1587 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N44
dffeas \regs~1651 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1651 .is_wysiwyg = "true";
defparam \regs~1651 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N14
dffeas \regs~1619 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1619 .is_wysiwyg = "true";
defparam \regs~1619 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N3
cyclonev_lcell_comb \regs~1555feeder (
// Equation(s):
// \regs~1555feeder_combout  = ( \wregval_M[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1555feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1555feeder .extended_lut = "off";
defparam \regs~1555feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1555feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N5
dffeas \regs~1555 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1555feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1555 .is_wysiwyg = "true";
defparam \regs~1555 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N42
cyclonev_lcell_comb \regs~3500 (
// Equation(s):
// \regs~3500_combout  = ( !\imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1555_q  & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1587_q )))) ) ) # ( \imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1619_q  
// & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1651_q )))) ) )

	.dataa(!\regs~1587_q ),
	.datab(!\regs~1651_q ),
	.datac(!\regs~1619_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~1555_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3500_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3500 .extended_lut = "on";
defparam \regs~3500 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3500 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N22
dffeas \regs~1683 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1683 .is_wysiwyg = "true";
defparam \regs~1683 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \regs~2434 (
// Equation(s):
// \regs~2434_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3500_combout )))) # (\imem~123_combout  & ((!\regs~3500_combout  & ((\regs~1683_q ))) # (\regs~3500_combout  & (\regs~1715_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3500_combout )))) # (\imem~123_combout  & ((!\regs~3500_combout  & ((\regs~1747_q ))) # (\regs~3500_combout  & (\regs~1779_q ))))) ) )

	.dataa(!\regs~1779_q ),
	.datab(!\regs~1715_q ),
	.datac(!\regs~1747_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3500_combout ),
	.datag(!\regs~1683_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2434_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2434 .extended_lut = "on";
defparam \regs~2434 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2434 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N38
dffeas \regs~755 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~755 .is_wysiwyg = "true";
defparam \regs~755 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N25
dffeas \regs~691 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~691 .is_wysiwyg = "true";
defparam \regs~691 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N37
dffeas \regs~723DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~723DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~723DUPLICATE .is_wysiwyg = "true";
defparam \regs~723DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N54
cyclonev_lcell_comb \regs~627feeder (
// Equation(s):
// \regs~627feeder_combout  = ( \wregval_M[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~627feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~627feeder .extended_lut = "off";
defparam \regs~627feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~627feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N56
dffeas \regs~627 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~627feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~627 .is_wysiwyg = "true";
defparam \regs~627 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N32
dffeas \regs~563 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~563 .is_wysiwyg = "true";
defparam \regs~563 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N35
dffeas \regs~595 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~595 .is_wysiwyg = "true";
defparam \regs~595 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N37
dffeas \regs~531 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~531 .is_wysiwyg = "true";
defparam \regs~531 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N6
cyclonev_lcell_comb \regs~3492 (
// Equation(s):
// \regs~3492_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~531_q ))) # (\imem~134_combout  & (\regs~563_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~595_q ))) # (\imem~134_combout  & (\regs~627_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~627_q ),
	.datab(!\regs~563_q ),
	.datac(!\regs~595_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~531_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3492_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3492 .extended_lut = "on";
defparam \regs~3492 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3492 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N32
dffeas \regs~659 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~659 .is_wysiwyg = "true";
defparam \regs~659 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N36
cyclonev_lcell_comb \regs~2426 (
// Equation(s):
// \regs~2426_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3492_combout )))) # (\imem~123_combout  & ((!\regs~3492_combout  & ((\regs~659_q ))) # (\regs~3492_combout  & (\regs~691_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3492_combout )))) # (\imem~123_combout  & ((!\regs~3492_combout  & ((\regs~723DUPLICATE_q ))) # (\regs~3492_combout  & (\regs~755_q ))))) ) )

	.dataa(!\regs~755_q ),
	.datab(!\regs~691_q ),
	.datac(!\regs~723DUPLICATE_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3492_combout ),
	.datag(!\regs~659_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2426_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2426 .extended_lut = "on";
defparam \regs~2426 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2426 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N2
dffeas \regs~179 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~179 .is_wysiwyg = "true";
defparam \regs~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N8
dffeas \regs~243 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~243 .is_wysiwyg = "true";
defparam \regs~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \regs~211 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~211 .is_wysiwyg = "true";
defparam \regs~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N2
dffeas \regs~51 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~51 .is_wysiwyg = "true";
defparam \regs~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N38
dffeas \regs~115 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~115 .is_wysiwyg = "true";
defparam \regs~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N36
cyclonev_lcell_comb \regs~83feeder (
// Equation(s):
// \regs~83feeder_combout  = ( \wregval_M[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~83feeder .extended_lut = "off";
defparam \regs~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N37
dffeas \regs~83 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~83 .is_wysiwyg = "true";
defparam \regs~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N10
dffeas \regs~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~19 .is_wysiwyg = "true";
defparam \regs~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N36
cyclonev_lcell_comb \regs~3488 (
// Equation(s):
// \regs~3488_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~19_q ))) # (\imem~134_combout  & (\regs~51_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~83_q ))) # (\imem~134_combout  & (\regs~115_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~51_q ),
	.datab(!\regs~115_q ),
	.datac(!\regs~83_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~19_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3488_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3488 .extended_lut = "on";
defparam \regs~3488 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3488 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N30
cyclonev_lcell_comb \regs~147feeder (
// Equation(s):
// \regs~147feeder_combout  = ( \wregval_M[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~147feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~147feeder .extended_lut = "off";
defparam \regs~147feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~147feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N31
dffeas \regs~147 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~147 .is_wysiwyg = "true";
defparam \regs~147 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N6
cyclonev_lcell_comb \regs~2422 (
// Equation(s):
// \regs~2422_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3488_combout )))) # (\imem~123_combout  & ((!\regs~3488_combout  & ((\regs~147_q ))) # (\regs~3488_combout  & (\regs~179_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3488_combout )))) # (\imem~123_combout  & ((!\regs~3488_combout  & ((\regs~211_q ))) # (\regs~3488_combout  & (\regs~243_q ))))) ) )

	.dataa(!\regs~179_q ),
	.datab(!\regs~243_q ),
	.datac(!\regs~211_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3488_combout ),
	.datag(!\regs~147_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2422_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2422 .extended_lut = "on";
defparam \regs~2422 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2422 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N46
dffeas \regs~1203DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1203DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1203DUPLICATE .is_wysiwyg = "true";
defparam \regs~1203DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N32
dffeas \regs~1267DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1267DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1267DUPLICATE .is_wysiwyg = "true";
defparam \regs~1267DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N7
dffeas \regs~1235 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1235 .is_wysiwyg = "true";
defparam \regs~1235 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N38
dffeas \regs~1139 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1139 .is_wysiwyg = "true";
defparam \regs~1139 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N32
dffeas \regs~1075 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1075_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1075 .is_wysiwyg = "true";
defparam \regs~1075 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N21
cyclonev_lcell_comb \regs~1107feeder (
// Equation(s):
// \regs~1107feeder_combout  = ( \wregval_M[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1107feeder .extended_lut = "off";
defparam \regs~1107feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1107feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \regs~1107 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1107 .is_wysiwyg = "true";
defparam \regs~1107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N57
cyclonev_lcell_comb \regs~1043feeder (
// Equation(s):
// \regs~1043feeder_combout  = ( \wregval_M[19]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1043feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1043feeder .extended_lut = "off";
defparam \regs~1043feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1043feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N58
dffeas \regs~1043 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1043feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1043 .is_wysiwyg = "true";
defparam \regs~1043 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N36
cyclonev_lcell_comb \regs~3496 (
// Equation(s):
// \regs~3496_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1043_q ))) # (\imem~134_combout  & (\regs~1075_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1107_q ))) # (\imem~134_combout  & (\regs~1139_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1139_q ),
	.datab(!\regs~1075_q ),
	.datac(!\regs~1107_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1043_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3496_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3496 .extended_lut = "on";
defparam \regs~3496 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3496 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N1
dffeas \regs~1171 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1171 .is_wysiwyg = "true";
defparam \regs~1171 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \regs~2430 (
// Equation(s):
// \regs~2430_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3496_combout )))) # (\imem~123_combout  & ((!\regs~3496_combout  & ((\regs~1171_q ))) # (\regs~3496_combout  & (\regs~1203DUPLICATE_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3496_combout )))) # (\imem~123_combout  & ((!\regs~3496_combout  & ((\regs~1235_q ))) # (\regs~3496_combout  & (\regs~1267DUPLICATE_q ))))) ) )

	.dataa(!\regs~1203DUPLICATE_q ),
	.datab(!\regs~1267DUPLICATE_q ),
	.datac(!\regs~1235_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3496_combout ),
	.datag(!\regs~1171_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2430_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2430 .extended_lut = "on";
defparam \regs~2430 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2430 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \regs~2438 (
// Equation(s):
// \regs~2438_combout  = ( \regs~2422_combout  & ( \regs~2430_combout  & ( (!\imem~6_combout ) # ((!\imem~12_combout  & ((\regs~2426_combout ))) # (\imem~12_combout  & (\regs~2434_combout ))) ) ) ) # ( !\regs~2422_combout  & ( \regs~2430_combout  & ( 
// (!\imem~6_combout  & (((\imem~12_combout )))) # (\imem~6_combout  & ((!\imem~12_combout  & ((\regs~2426_combout ))) # (\imem~12_combout  & (\regs~2434_combout )))) ) ) ) # ( \regs~2422_combout  & ( !\regs~2430_combout  & ( (!\imem~6_combout  & 
// (((!\imem~12_combout )))) # (\imem~6_combout  & ((!\imem~12_combout  & ((\regs~2426_combout ))) # (\imem~12_combout  & (\regs~2434_combout )))) ) ) ) # ( !\regs~2422_combout  & ( !\regs~2430_combout  & ( (\imem~6_combout  & ((!\imem~12_combout  & 
// ((\regs~2426_combout ))) # (\imem~12_combout  & (\regs~2434_combout )))) ) ) )

	.dataa(!\regs~2434_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\regs~2426_combout ),
	.datae(!\regs~2422_combout ),
	.dataf(!\regs~2430_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2438_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2438 .extended_lut = "off";
defparam \regs~2438 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \regs~2438 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2404_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~58_combout ))) ) + ( \regs~2387_combout  ) + ( \Add1~94  ))
// \Add1~26  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2404_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~58_combout ))) ) + ( \regs~2387_combout  ) + ( \Add1~94  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~58_combout ),
	.datad(!\regs~2404_combout ),
	.datae(gnd),
	.dataf(!\regs~2387_combout ),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FF00000004AE;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N57
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2438_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~58_combout ))) ) + ( \regs~2421_combout  ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2438_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~58_combout ))) ) + ( \regs~2421_combout  ) + ( \Add1~26  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~58_combout ),
	.datad(!\regs~2438_combout ),
	.datae(gnd),
	.dataf(!\regs~2421_combout ),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FF00000004AE;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2336_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \regs~2319_combout  ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2336_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \regs~2319_combout  ) + ( \Add1~30  ))

	.dataa(!\imem~58_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2336_combout ),
	.datae(gnd),
	.dataf(!\regs~2319_combout ),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FF00000010DC;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N3
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \regs~2353_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2370_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( \regs~2353_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2370_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~34  ))

	.dataa(!\imem~58_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2353_combout ),
	.datae(gnd),
	.dataf(!\regs~2370_combout ),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000EF23000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N1
dffeas \regs~1777 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1777 .is_wysiwyg = "true";
defparam \regs~1777 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y11_N3
cyclonev_lcell_comb \regs~1745feeder (
// Equation(s):
// \regs~1745feeder_combout  = ( \wregval_M[17]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1745feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1745feeder .extended_lut = "off";
defparam \regs~1745feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1745feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y11_N5
dffeas \regs~1745 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1745feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1745 .is_wysiwyg = "true";
defparam \regs~1745 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N14
dffeas \regs~1713 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1713 .is_wysiwyg = "true";
defparam \regs~1713 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N50
dffeas \regs~1585 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1585 .is_wysiwyg = "true";
defparam \regs~1585 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N56
dffeas \regs~1649 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1649 .is_wysiwyg = "true";
defparam \regs~1649 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N57
cyclonev_lcell_comb \regs~1617feeder (
// Equation(s):
// \regs~1617feeder_combout  = ( \wregval_M[17]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1617feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1617feeder .extended_lut = "off";
defparam \regs~1617feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1617feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N58
dffeas \regs~1617 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1617feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1617 .is_wysiwyg = "true";
defparam \regs~1617 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N24
cyclonev_lcell_comb \regs~1553feeder (
// Equation(s):
// \regs~1553feeder_combout  = ( \wregval_M[17]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1553feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1553feeder .extended_lut = "off";
defparam \regs~1553feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1553feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N25
dffeas \regs~1553 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1553feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1553 .is_wysiwyg = "true";
defparam \regs~1553 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N48
cyclonev_lcell_comb \regs~3916 (
// Equation(s):
// \regs~3916_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1553_q ))) # (\imem~153_combout  & (\regs~1585_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1617_q ))) # (\imem~153_combout  & (\regs~1649_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1585_q ),
	.datab(!\regs~1649_q ),
	.datac(!\regs~1617_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1553_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3916_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3916 .extended_lut = "on";
defparam \regs~3916 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3916 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N27
cyclonev_lcell_comb \regs~1681feeder (
// Equation(s):
// \regs~1681feeder_combout  = ( \wregval_M[17]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1681feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1681feeder .extended_lut = "off";
defparam \regs~1681feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1681feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N28
dffeas \regs~1681 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1681feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1681 .is_wysiwyg = "true";
defparam \regs~1681 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N12
cyclonev_lcell_comb \regs~2876 (
// Equation(s):
// \regs~2876_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3916_combout ))))) # (\imem~126_combout  & (((!\regs~3916_combout  & (\regs~1681_q )) # (\regs~3916_combout  & ((\regs~1713_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3916_combout ))))) # (\imem~126_combout  & (((!\regs~3916_combout  & ((\regs~1745_q ))) # (\regs~3916_combout  & (\regs~1777_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1777_q ),
	.datac(!\regs~1745_q ),
	.datad(!\regs~1713_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3916_combout ),
	.datag(!\regs~1681_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2876_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2876 .extended_lut = "on";
defparam \regs~2876 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2876 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N41
dffeas \regs~1265 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1265 .is_wysiwyg = "true";
defparam \regs~1265 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N57
cyclonev_lcell_comb \regs~1233feeder (
// Equation(s):
// \regs~1233feeder_combout  = ( \wregval_M[17]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1233feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1233feeder .extended_lut = "off";
defparam \regs~1233feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1233feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N58
dffeas \regs~1233 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1233 .is_wysiwyg = "true";
defparam \regs~1233 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N44
dffeas \regs~1137 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1137 .is_wysiwyg = "true";
defparam \regs~1137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N18
cyclonev_lcell_comb \regs~1105feeder (
// Equation(s):
// \regs~1105feeder_combout  = ( \wregval_M[17]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1105feeder .extended_lut = "off";
defparam \regs~1105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N20
dffeas \regs~1105 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1105 .is_wysiwyg = "true";
defparam \regs~1105 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N8
dffeas \regs~1073 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1073_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1073 .is_wysiwyg = "true";
defparam \regs~1073 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N24
cyclonev_lcell_comb \regs~1041feeder (
// Equation(s):
// \regs~1041feeder_combout  = ( \wregval_M[17]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1041feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1041feeder .extended_lut = "off";
defparam \regs~1041feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1041feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N25
dffeas \regs~1041 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1041feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1041 .is_wysiwyg = "true";
defparam \regs~1041 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N6
cyclonev_lcell_comb \regs~3912 (
// Equation(s):
// \regs~3912_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~1041_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ) # (\regs~1073_q ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & 
// (((\regs~1105_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1137_q ))) ) )

	.dataa(!\imem~153_combout ),
	.datab(!\regs~1137_q ),
	.datac(!\regs~1105_q ),
	.datad(!\regs~1073_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1041_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3912_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3912 .extended_lut = "on";
defparam \regs~3912 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regs~3912 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N24
cyclonev_lcell_comb \regs~1169feeder (
// Equation(s):
// \regs~1169feeder_combout  = ( \wregval_M[17]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1169feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1169feeder .extended_lut = "off";
defparam \regs~1169feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1169feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N25
dffeas \regs~1169 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1169 .is_wysiwyg = "true";
defparam \regs~1169 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \regs~2872 (
// Equation(s):
// \regs~2872_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3912_combout )))) # (\imem~126_combout  & ((!\regs~3912_combout  & ((\regs~1169_q ))) # (\regs~3912_combout  & (\regs~1201_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3912_combout )))) # (\imem~126_combout  & ((!\regs~3912_combout  & ((\regs~1233_q ))) # (\regs~3912_combout  & (\regs~1265_q ))))) ) )

	.dataa(!\regs~1201_q ),
	.datab(!\regs~1265_q ),
	.datac(!\regs~1233_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3912_combout ),
	.datag(!\regs~1169_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2872_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2872 .extended_lut = "on";
defparam \regs~2872 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2872 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N23
dffeas \regs~689 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~689 .is_wysiwyg = "true";
defparam \regs~689 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N44
dffeas \regs~753 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~753 .is_wysiwyg = "true";
defparam \regs~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N55
dffeas \regs~721 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~721 .is_wysiwyg = "true";
defparam \regs~721 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N20
dffeas \regs~625 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~625 .is_wysiwyg = "true";
defparam \regs~625 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y9_N14
dffeas \regs~561 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~561 .is_wysiwyg = "true";
defparam \regs~561 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N54
cyclonev_lcell_comb \regs~593feeder (
// Equation(s):
// \regs~593feeder_combout  = ( \wregval_M[17]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~593feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~593feeder .extended_lut = "off";
defparam \regs~593feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~593feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N55
dffeas \regs~593 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~593feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~593 .is_wysiwyg = "true";
defparam \regs~593 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N21
cyclonev_lcell_comb \regs~529feeder (
// Equation(s):
// \regs~529feeder_combout  = ( \wregval_M[17]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~529feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~529feeder .extended_lut = "off";
defparam \regs~529feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~529feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N22
dffeas \regs~529 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~529feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~529 .is_wysiwyg = "true";
defparam \regs~529 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N12
cyclonev_lcell_comb \regs~3908 (
// Equation(s):
// \regs~3908_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~529_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~561_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~593_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~625_q )))) ) )

	.dataa(!\regs~625_q ),
	.datab(!\regs~561_q ),
	.datac(!\regs~593_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~529_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3908_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3908 .extended_lut = "on";
defparam \regs~3908 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3908 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N52
dffeas \regs~657 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~657 .is_wysiwyg = "true";
defparam \regs~657 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \regs~2868 (
// Equation(s):
// \regs~2868_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3908_combout )))) # (\imem~126_combout  & ((!\regs~3908_combout  & ((\regs~657_q ))) # (\regs~3908_combout  & (\regs~689_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3908_combout )))) # (\imem~126_combout  & ((!\regs~3908_combout  & ((\regs~721_q ))) # (\regs~3908_combout  & (\regs~753_q ))))) ) )

	.dataa(!\regs~689_q ),
	.datab(!\regs~753_q ),
	.datac(!\regs~721_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3908_combout ),
	.datag(!\regs~657_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2868_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2868 .extended_lut = "on";
defparam \regs~2868 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2868 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N14
dffeas \regs~241 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~241 .is_wysiwyg = "true";
defparam \regs~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N28
dffeas \regs~177 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~177 .is_wysiwyg = "true";
defparam \regs~177 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N24
cyclonev_lcell_comb \regs~209feeder (
// Equation(s):
// \regs~209feeder_combout  = ( \wregval_M[17]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~209feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~209feeder .extended_lut = "off";
defparam \regs~209feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~209feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N25
dffeas \regs~209 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~209 .is_wysiwyg = "true";
defparam \regs~209 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N54
cyclonev_lcell_comb \regs~113feeder (
// Equation(s):
// \regs~113feeder_combout  = ( \wregval_M[17]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~113feeder .extended_lut = "off";
defparam \regs~113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N56
dffeas \regs~113 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~113 .is_wysiwyg = "true";
defparam \regs~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N44
dffeas \regs~49 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~49 .is_wysiwyg = "true";
defparam \regs~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N55
dffeas \regs~81 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~81 .is_wysiwyg = "true";
defparam \regs~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N19
dffeas \regs~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~17 .is_wysiwyg = "true";
defparam \regs~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N42
cyclonev_lcell_comb \regs~3904 (
// Equation(s):
// \regs~3904_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~17_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~49_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~81_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~113_q )))) ) )

	.dataa(!\regs~113_q ),
	.datab(!\regs~49_q ),
	.datac(!\regs~81_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~17_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3904_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3904 .extended_lut = "on";
defparam \regs~3904 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3904 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N29
dffeas \regs~145 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~145 .is_wysiwyg = "true";
defparam \regs~145 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \regs~2864 (
// Equation(s):
// \regs~2864_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3904_combout )))) # (\imem~126_combout  & ((!\regs~3904_combout  & ((\regs~145_q ))) # (\regs~3904_combout  & (\regs~177_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3904_combout )))) # (\imem~126_combout  & ((!\regs~3904_combout  & ((\regs~209_q ))) # (\regs~3904_combout  & (\regs~241_q ))))) ) )

	.dataa(!\regs~241_q ),
	.datab(!\regs~177_q ),
	.datac(!\regs~209_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3904_combout ),
	.datag(!\regs~145_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2864_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2864 .extended_lut = "on";
defparam \regs~2864 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2864 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \regs~2880 (
// Equation(s):
// \regs~2880_combout  = ( \regs~2868_combout  & ( \regs~2864_combout  & ( (!\imem~51_combout ) # ((!\imem~46_combout  & ((\regs~2872_combout ))) # (\imem~46_combout  & (\regs~2876_combout ))) ) ) ) # ( !\regs~2868_combout  & ( \regs~2864_combout  & ( 
// (!\imem~51_combout  & (!\imem~46_combout )) # (\imem~51_combout  & ((!\imem~46_combout  & ((\regs~2872_combout ))) # (\imem~46_combout  & (\regs~2876_combout )))) ) ) ) # ( \regs~2868_combout  & ( !\regs~2864_combout  & ( (!\imem~51_combout  & 
// (\imem~46_combout )) # (\imem~51_combout  & ((!\imem~46_combout  & ((\regs~2872_combout ))) # (\imem~46_combout  & (\regs~2876_combout )))) ) ) ) # ( !\regs~2868_combout  & ( !\regs~2864_combout  & ( (\imem~51_combout  & ((!\imem~46_combout  & 
// ((\regs~2872_combout ))) # (\imem~46_combout  & (\regs~2876_combout )))) ) ) )

	.dataa(!\imem~51_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\regs~2876_combout ),
	.datad(!\regs~2872_combout ),
	.datae(!\regs~2868_combout ),
	.dataf(!\regs~2864_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2880_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2880 .extended_lut = "off";
defparam \regs~2880 .lut_mask = 64'h0145236789CDABEF;
defparam \regs~2880 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N6
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( \regs~2812_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2829_combout )))) # (\WideOr2~1_combout  & (((!\imem~58_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add2~82  ))
// \Add2~86  = CARRY(( \regs~2812_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2829_combout )))) # (\WideOr2~1_combout  & (((!\imem~58_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add2~82  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~58_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2812_combout ),
	.datae(gnd),
	.dataf(!\regs~2829_combout ),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h000002F2000000FF;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N9
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( \regs~2846_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2863_combout )))) # (\WideOr2~1_combout  & (((!\imem~58_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add2~86  ))
// \Add2~90  = CARRY(( \regs~2846_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2863_combout )))) # (\WideOr2~1_combout  & (((!\imem~58_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add2~86  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~58_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2846_combout ),
	.datae(gnd),
	.dataf(!\regs~2863_combout ),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h000002F2000000FF;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N12
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2897_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2880_combout  ) + ( \Add2~90  ))
// \Add2~94  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2897_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2880_combout  ) + ( \Add2~90  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~58_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2897_combout ),
	.datae(gnd),
	.dataf(!\regs~2880_combout ),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N15
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \regs~2387_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2404_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~94  ))
// \Add2~26  = CARRY(( \regs~2387_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2404_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~94  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~58_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2387_combout ),
	.datae(gnd),
	.dataf(!\regs~2404_combout ),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h000010BA000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N18
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2438_combout )))) # (\WideOr2~1_combout  & (((!\imem~58_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2421_combout  ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2438_combout )))) # (\WideOr2~1_combout  & (((!\imem~58_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2421_combout  ) + ( \Add2~26  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~58_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2438_combout ),
	.datae(gnd),
	.dataf(!\regs~2421_combout ),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FF000000FD0D;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N21
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2336_combout )))) # (\WideOr2~1_combout  & (((!\imem~58_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2319_combout  ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2336_combout )))) # (\WideOr2~1_combout  & (((!\imem~58_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2319_combout  ) + ( \Add2~30  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~58_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2336_combout ),
	.datae(gnd),
	.dataf(!\regs~2319_combout ),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FF000000FD0D;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N24
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( \regs~2353_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2370_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( \regs~2353_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2370_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~34  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~58_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2353_combout ),
	.datae(gnd),
	.dataf(!\regs~2370_combout ),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h000010BA000000FF;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \Add2~37_sumout  & ( (\Selector30~0_combout  & ((\Add1~37_sumout ) # (\Selector35~0_combout ))) ) ) # ( !\Add2~37_sumout  & ( (\Selector30~0_combout  & (!\Selector35~0_combout  & \Add1~37_sumout )) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(gnd),
	.datad(!\Add1~37_sumout ),
	.datae(gnd),
	.dataf(!\Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h0044004411551155;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N42
cyclonev_lcell_comb \Selector10~2 (
// Equation(s):
// \Selector10~2_combout  = ( \Selector10~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector10~0_combout  & ( (\Selector36~1_combout  & (\Selector10~1_combout  & \Selector33~0_combout )) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(gnd),
	.datac(!\Selector10~1_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~2 .extended_lut = "off";
defparam \Selector10~2 .lut_mask = 64'h0005000500FF00FF;
defparam \Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N44
dffeas \aluout_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[21] .is_wysiwyg = "true";
defparam \aluout_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N59
dffeas \pcplus_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[21] .is_wysiwyg = "true";
defparam \pcplus_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N51
cyclonev_lcell_comb \timer|lim[0]~0 (
// Equation(s):
// \timer|lim[0]~0_combout  = ( aluout_M[2] & ( (\aluout_M[8]~DUPLICATE_q  & (!aluout_M[7] & !\aluout_M[4]~DUPLICATE_q )) ) )

	.dataa(!\aluout_M[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluout_M[7]),
	.datad(!\aluout_M[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluout_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|lim[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|lim[0]~0 .extended_lut = "off";
defparam \timer|lim[0]~0 .lut_mask = 64'h0000000050005000;
defparam \timer|lim[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N57
cyclonev_lcell_comb \timer|lim[0]~1 (
// Equation(s):
// \timer|lim[0]~1_combout  = ( \wrmem_M~q  & ( \timer|lim[0]~0_combout  & ( ((!\Equal2~5_combout ) # (aluout_M[3])) # (aluout_M[5]) ) ) ) # ( !\wrmem_M~q  & ( \timer|lim[0]~0_combout  ) ) # ( \wrmem_M~q  & ( !\timer|lim[0]~0_combout  ) ) # ( !\wrmem_M~q  & 
// ( !\timer|lim[0]~0_combout  ) )

	.dataa(!aluout_M[5]),
	.datab(gnd),
	.datac(!\Equal2~5_combout ),
	.datad(!aluout_M[3]),
	.datae(!\wrmem_M~q ),
	.dataf(!\timer|lim[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|lim[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|lim[0]~1 .extended_lut = "off";
defparam \timer|lim[0]~1 .lut_mask = 64'hFFFFFFFFFFFFF5FF;
defparam \timer|lim[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N43
dffeas \timer|cnt[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~93_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[21]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[31]~105_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[31]~105_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002050274088888888888888889E8801B41D40300000000000013FE";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N30
cyclonev_lcell_comb \dbus[31]~103 (
// Equation(s):
// \dbus[31]~103_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[31]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[31]~103 .extended_lut = "off";
defparam \dbus[31]~103 .lut_mask = 64'h03030000F3F30000;
defparam \dbus[31]~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N8
dffeas \regs~1279 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1279 .is_wysiwyg = "true";
defparam \regs~1279 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \regs~1215feeder (
// Equation(s):
// \regs~1215feeder_combout  = ( \wregval_M[31]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1215feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1215feeder .extended_lut = "off";
defparam \regs~1215feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1215feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \regs~1215 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1215 .is_wysiwyg = "true";
defparam \regs~1215 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N41
dffeas \regs~1247 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1247 .is_wysiwyg = "true";
defparam \regs~1247 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N48
cyclonev_lcell_comb \regs~1087feeder (
// Equation(s):
// \regs~1087feeder_combout  = ( \wregval_M[31]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1087feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1087feeder .extended_lut = "off";
defparam \regs~1087feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1087feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N50
dffeas \regs~1087DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1087feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1087DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1087DUPLICATE .is_wysiwyg = "true";
defparam \regs~1087DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N36
cyclonev_lcell_comb \regs~1119feeder (
// Equation(s):
// \regs~1119feeder_combout  = ( \wregval_M[31]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1119feeder .extended_lut = "off";
defparam \regs~1119feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1119feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N37
dffeas \regs~1119 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1119 .is_wysiwyg = "true";
defparam \regs~1119 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N24
cyclonev_lcell_comb \regs~1151feeder (
// Equation(s):
// \regs~1151feeder_combout  = ( \wregval_M[31]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1151feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1151feeder .extended_lut = "off";
defparam \regs~1151feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1151feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N26
dffeas \regs~1151 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1151 .is_wysiwyg = "true";
defparam \regs~1151 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N3
cyclonev_lcell_comb \regs~1055feeder (
// Equation(s):
// \regs~1055feeder_combout  = ( \wregval_M[31]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1055feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1055feeder .extended_lut = "off";
defparam \regs~1055feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1055feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N4
dffeas \regs~1055 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1055feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1055 .is_wysiwyg = "true";
defparam \regs~1055 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N54
cyclonev_lcell_comb \regs~4136 (
// Equation(s):
// \regs~4136_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~1055_q  & (!\imem~126_combout ))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1087DUPLICATE_q ))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & 
// (\regs~1119_q  & (!\imem~126_combout ))) # (\imem~153_combout  & (((\regs~1151_q ) # (\imem~126_combout ))))) ) )

	.dataa(!\regs~1087DUPLICATE_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~1119_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~1151_q ),
	.datag(!\regs~1055_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4136 .extended_lut = "on";
defparam \regs~4136 .lut_mask = 64'h1D330C331D333F33;
defparam \regs~4136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N48
cyclonev_lcell_comb \regs~1183feeder (
// Equation(s):
// \regs~1183feeder_combout  = ( \wregval_M[31]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1183feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1183feeder .extended_lut = "off";
defparam \regs~1183feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1183feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N49
dffeas \regs~1183 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1183 .is_wysiwyg = "true";
defparam \regs~1183 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \regs~3110 (
// Equation(s):
// \regs~3110_combout  = ( !\imem~164_combout  & ( ((!\regs~4136_combout  & (((\regs~1183_q  & \imem~126_combout )))) # (\regs~4136_combout  & (((!\imem~126_combout )) # (\regs~1215_q )))) ) ) # ( \imem~164_combout  & ( ((!\regs~4136_combout  & 
// (((\regs~1247_q  & \imem~126_combout )))) # (\regs~4136_combout  & (((!\imem~126_combout )) # (\regs~1279_q )))) ) )

	.dataa(!\regs~1279_q ),
	.datab(!\regs~1215_q ),
	.datac(!\regs~1247_q ),
	.datad(!\regs~4136_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1183_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3110 .extended_lut = "on";
defparam \regs~3110 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~3110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N43
dffeas \regs~1727 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1727 .is_wysiwyg = "true";
defparam \regs~1727 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N44
dffeas \regs~1791 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1791 .is_wysiwyg = "true";
defparam \regs~1791 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N28
dffeas \regs~1759 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1759 .is_wysiwyg = "true";
defparam \regs~1759 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N2
dffeas \regs~1599 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1599 .is_wysiwyg = "true";
defparam \regs~1599 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N54
cyclonev_lcell_comb \regs~1663feeder (
// Equation(s):
// \regs~1663feeder_combout  = ( \wregval_M[31]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1663feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1663feeder .extended_lut = "off";
defparam \regs~1663feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1663feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N55
dffeas \regs~1663 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1663 .is_wysiwyg = "true";
defparam \regs~1663 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N4
dffeas \regs~1631 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1631 .is_wysiwyg = "true";
defparam \regs~1631 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N49
dffeas \regs~1567 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1567 .is_wysiwyg = "true";
defparam \regs~1567 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N0
cyclonev_lcell_comb \regs~4140 (
// Equation(s):
// \regs~4140_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1567_q ))) # (\imem~153_combout  & (\regs~1599_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1631_q ))) # (\imem~153_combout  & (\regs~1663_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1599_q ),
	.datab(!\regs~1663_q ),
	.datac(!\regs~1631_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1567_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4140 .extended_lut = "on";
defparam \regs~4140 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~4140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N19
dffeas \regs~1695 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1695 .is_wysiwyg = "true";
defparam \regs~1695 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \regs~3114 (
// Equation(s):
// \regs~3114_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~4140_combout )))) # (\imem~126_combout  & ((!\regs~4140_combout  & ((\regs~1695_q ))) # (\regs~4140_combout  & (\regs~1727_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~4140_combout )))) # (\imem~126_combout  & ((!\regs~4140_combout  & ((\regs~1759_q ))) # (\regs~4140_combout  & (\regs~1791_q ))))) ) )

	.dataa(!\regs~1727_q ),
	.datab(!\regs~1791_q ),
	.datac(!\regs~1759_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4140_combout ),
	.datag(!\regs~1695_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3114 .extended_lut = "on";
defparam \regs~3114 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~3114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \regs~191feeder (
// Equation(s):
// \regs~191feeder_combout  = ( \wregval_M[31]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~191feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~191feeder .extended_lut = "off";
defparam \regs~191feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~191feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N20
dffeas \regs~191 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~191 .is_wysiwyg = "true";
defparam \regs~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N14
dffeas \regs~255 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~255 .is_wysiwyg = "true";
defparam \regs~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N46
dffeas \regs~223 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~223 .is_wysiwyg = "true";
defparam \regs~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N50
dffeas \regs~127 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~127 .is_wysiwyg = "true";
defparam \regs~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N44
dffeas \regs~63 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~63 .is_wysiwyg = "true";
defparam \regs~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N16
dffeas \regs~95 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~95 .is_wysiwyg = "true";
defparam \regs~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \regs~31feeder (
// Equation(s):
// \regs~31feeder_combout  = ( \wregval_M[31]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~31feeder .extended_lut = "off";
defparam \regs~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N26
dffeas \regs~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~31 .is_wysiwyg = "true";
defparam \regs~31 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N42
cyclonev_lcell_comb \regs~4128 (
// Equation(s):
// \regs~4128_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~31_q ))) # (\imem~153_combout  & (\regs~63_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~95_q ))) # (\imem~153_combout  & (\regs~127_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~127_q ),
	.datab(!\regs~63_q ),
	.datac(!\regs~95_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~31_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4128 .extended_lut = "on";
defparam \regs~4128 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~4128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N52
dffeas \regs~159DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~159DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~159DUPLICATE .is_wysiwyg = "true";
defparam \regs~159DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N54
cyclonev_lcell_comb \regs~3102 (
// Equation(s):
// \regs~3102_combout  = ( !\imem~164_combout  & ( ((!\regs~4128_combout  & (((\regs~159DUPLICATE_q  & \imem~126_combout )))) # (\regs~4128_combout  & (((!\imem~126_combout )) # (\regs~191_q )))) ) ) # ( \imem~164_combout  & ( ((!\regs~4128_combout  & 
// (((\regs~223_q  & \imem~126_combout )))) # (\regs~4128_combout  & (((!\imem~126_combout )) # (\regs~255_q )))) ) )

	.dataa(!\regs~191_q ),
	.datab(!\regs~255_q ),
	.datac(!\regs~223_q ),
	.datad(!\regs~4128_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~159DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3102 .extended_lut = "on";
defparam \regs~3102 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~3102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N49
dffeas \regs~767DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~767DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~767DUPLICATE .is_wysiwyg = "true";
defparam \regs~767DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N6
cyclonev_lcell_comb \regs~703feeder (
// Equation(s):
// \regs~703feeder_combout  = ( \wregval_M[31]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~703feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~703feeder .extended_lut = "off";
defparam \regs~703feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~703feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N8
dffeas \regs~703 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~703feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~703 .is_wysiwyg = "true";
defparam \regs~703 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N34
dffeas \regs~735 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~735 .is_wysiwyg = "true";
defparam \regs~735 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N26
dffeas \regs~639 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~639 .is_wysiwyg = "true";
defparam \regs~639 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N12
cyclonev_lcell_comb \regs~575feeder (
// Equation(s):
// \regs~575feeder_combout  = ( \wregval_M[31]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~575feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~575feeder .extended_lut = "off";
defparam \regs~575feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~575feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N13
dffeas \regs~575 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~575feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~575 .is_wysiwyg = "true";
defparam \regs~575 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N57
cyclonev_lcell_comb \regs~607feeder (
// Equation(s):
// \regs~607feeder_combout  = ( \wregval_M[31]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~607feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~607feeder .extended_lut = "off";
defparam \regs~607feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~607feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N58
dffeas \regs~607 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~607feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~607 .is_wysiwyg = "true";
defparam \regs~607 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \regs~543feeder (
// Equation(s):
// \regs~543feeder_combout  = ( \wregval_M[31]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~543feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~543feeder .extended_lut = "off";
defparam \regs~543feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~543feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N28
dffeas \regs~543 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~543feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~543 .is_wysiwyg = "true";
defparam \regs~543 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N48
cyclonev_lcell_comb \regs~4132 (
// Equation(s):
// \regs~4132_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~543_q ))) # (\imem~153_combout  & (\regs~575_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~607_q ))) # (\imem~153_combout  & (\regs~639_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~639_q ),
	.datab(!\regs~575_q ),
	.datac(!\regs~607_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~543_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4132 .extended_lut = "on";
defparam \regs~4132 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~4132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N4
dffeas \regs~671 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~671 .is_wysiwyg = "true";
defparam \regs~671 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \regs~3106 (
// Equation(s):
// \regs~3106_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~4132_combout )))) # (\imem~126_combout  & ((!\regs~4132_combout  & ((\regs~671_q ))) # (\regs~4132_combout  & (\regs~703_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~4132_combout )))) # (\imem~126_combout  & ((!\regs~4132_combout  & ((\regs~735_q ))) # (\regs~4132_combout  & (\regs~767DUPLICATE_q ))))) ) )

	.dataa(!\regs~767DUPLICATE_q ),
	.datab(!\regs~703_q ),
	.datac(!\regs~735_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4132_combout ),
	.datag(!\regs~671_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3106 .extended_lut = "on";
defparam \regs~3106 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~3106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N54
cyclonev_lcell_comb \regs~3118 (
// Equation(s):
// \regs~3118_combout  = ( \regs~3102_combout  & ( \regs~3106_combout  & ( (!\imem~51_combout ) # ((!\imem~46_combout  & (\regs~3110_combout )) # (\imem~46_combout  & ((\regs~3114_combout )))) ) ) ) # ( !\regs~3102_combout  & ( \regs~3106_combout  & ( 
// (!\imem~51_combout  & (\imem~46_combout )) # (\imem~51_combout  & ((!\imem~46_combout  & (\regs~3110_combout )) # (\imem~46_combout  & ((\regs~3114_combout ))))) ) ) ) # ( \regs~3102_combout  & ( !\regs~3106_combout  & ( (!\imem~51_combout  & 
// (!\imem~46_combout )) # (\imem~51_combout  & ((!\imem~46_combout  & (\regs~3110_combout )) # (\imem~46_combout  & ((\regs~3114_combout ))))) ) ) ) # ( !\regs~3102_combout  & ( !\regs~3106_combout  & ( (\imem~51_combout  & ((!\imem~46_combout  & 
// (\regs~3110_combout )) # (\imem~46_combout  & ((\regs~3114_combout ))))) ) ) )

	.dataa(!\imem~51_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\regs~3110_combout ),
	.datad(!\regs~3114_combout ),
	.datae(!\regs~3102_combout ),
	.dataf(!\regs~3106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3118 .extended_lut = "off";
defparam \regs~3118 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regs~3118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \timer|lim[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[30]~102_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [30]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[30] .is_wysiwyg = "true";
defparam \timer|lim[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N36
cyclonev_lcell_comb \timer|wrCtl~0 (
// Equation(s):
// \timer|wrCtl~0_combout  = ( !aluout_M[2] & ( (\aluout_M[8]~DUPLICATE_q  & (!\aluout_M[4]~DUPLICATE_q  & !aluout_M[7])) ) )

	.dataa(!\aluout_M[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluout_M[4]~DUPLICATE_q ),
	.datad(!aluout_M[7]),
	.datae(gnd),
	.dataf(!aluout_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|wrCtl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|wrCtl~0 .extended_lut = "off";
defparam \timer|wrCtl~0 .lut_mask = 64'h5000500000000000;
defparam \timer|wrCtl~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N51
cyclonev_lcell_comb \timer|wrCtl~1 (
// Equation(s):
// \timer|wrCtl~1_combout  = ( \timer|wrCtl~0_combout  & ( (aluout_M[3] & !aluout_M[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_M[3]),
	.datad(!aluout_M[5]),
	.datae(gnd),
	.dataf(!\timer|wrCtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|wrCtl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|wrCtl~1 .extended_lut = "off";
defparam \timer|wrCtl~1 .lut_mask = 64'h000000000F000F00;
defparam \timer|wrCtl~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N54
cyclonev_lcell_comb \dbus[3]~3 (
// Equation(s):
// \dbus[3]~3_combout  = ( \aluout_M[8]~DUPLICATE_q  & ( (!aluout_M[7] & (!aluout_M[5] & !\aluout_M[4]~DUPLICATE_q )) ) )

	.dataa(!aluout_M[7]),
	.datab(!aluout_M[5]),
	.datac(!\aluout_M[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\aluout_M[8]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~3 .extended_lut = "off";
defparam \dbus[3]~3 .lut_mask = 64'h0000808000008080;
defparam \dbus[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N30
cyclonev_lcell_comb \dbus[3]~4 (
// Equation(s):
// \dbus[3]~4_combout  = ( \Equal2~5_combout  & ( (\dbus[3]~3_combout  & ((!aluout_M[2]) # (!aluout_M[3]))) ) )

	.dataa(gnd),
	.datab(!\dbus[3]~3_combout ),
	.datac(!aluout_M[2]),
	.datad(!aluout_M[3]),
	.datae(gnd),
	.dataf(!\Equal2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~4 .extended_lut = "off";
defparam \dbus[3]~4 .lut_mask = 64'h0000000033303330;
defparam \dbus[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N27
cyclonev_lcell_comb \dbus[3]~9 (
// Equation(s):
// \dbus[3]~9_combout  = ( \dbus[3]~4_combout  & ( (!\wrmem_M~q  & !\timer|wrCtl~1_combout ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|wrCtl~1_combout ),
	.datae(gnd),
	.dataf(!\dbus[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~9 .extended_lut = "off";
defparam \dbus[3]~9 .lut_mask = 64'h00000000AA00AA00;
defparam \dbus[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N45
cyclonev_lcell_comb \dbus[5]~5 (
// Equation(s):
// \dbus[5]~5_combout  = ( !aluout_M[3] & ( (!aluout_M[5] & \timer|wrCtl~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_M[5]),
	.datad(!\timer|wrCtl~0_combout ),
	.datae(gnd),
	.dataf(!aluout_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[5]~5 .extended_lut = "off";
defparam \dbus[5]~5 .lut_mask = 64'h00F000F000000000;
defparam \dbus[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N30
cyclonev_lcell_comb \aluin2_A[29]~20 (
// Equation(s):
// \aluin2_A[29]~20_combout  = ( \WideOr2~1_combout  & ( \regs~3067_combout  & ( \aluin2_A[13]~0_combout  ) ) ) # ( !\WideOr2~1_combout  & ( \regs~3067_combout  ) ) # ( \WideOr2~1_combout  & ( !\regs~3067_combout  & ( \aluin2_A[13]~0_combout  ) ) ) # ( 
// !\WideOr2~1_combout  & ( !\regs~3067_combout  & ( \aluin2_A[13]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~3067_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[29]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[29]~20 .extended_lut = "off";
defparam \aluin2_A[29]~20 .lut_mask = 64'h00FF00FFFFFF00FF;
defparam \aluin2_A[29]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N14
dffeas \regs~1789 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1789 .is_wysiwyg = "true";
defparam \regs~1789 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N16
dffeas \regs~1757 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1757 .is_wysiwyg = "true";
defparam \regs~1757 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N46
dffeas \regs~1725 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1725 .is_wysiwyg = "true";
defparam \regs~1725 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N8
dffeas \regs~1597 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1597 .is_wysiwyg = "true";
defparam \regs~1597 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N55
dffeas \regs~1629 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1629 .is_wysiwyg = "true";
defparam \regs~1629 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N26
dffeas \regs~1661 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1661 .is_wysiwyg = "true";
defparam \regs~1661 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N7
dffeas \regs~1565 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1565 .is_wysiwyg = "true";
defparam \regs~1565 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \regs~4076 (
// Equation(s):
// \regs~4076_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((!\imem~153_combout  & (((\regs~1565_q )))) # (\imem~153_combout  & (\regs~1597_q )))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & (((!\imem~153_combout  & (\regs~1629_q )) # (\imem~153_combout  & ((\regs~1661_q )))))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1597_q ),
	.datac(!\regs~1629_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~1661_q ),
	.datag(!\regs~1565_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4076 .extended_lut = "on";
defparam \regs~4076 .lut_mask = 64'h0A770A550A770AFF;
defparam \regs~4076 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N57
cyclonev_lcell_comb \regs~1693feeder (
// Equation(s):
// \regs~1693feeder_combout  = ( \wregval_M[29]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1693feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1693feeder .extended_lut = "off";
defparam \regs~1693feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1693feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N58
dffeas \regs~1693 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1693feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1693 .is_wysiwyg = "true";
defparam \regs~1693 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N30
cyclonev_lcell_comb \regs~3046 (
// Equation(s):
// \regs~3046_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~4076_combout ))))) # (\imem~126_combout  & (((!\regs~4076_combout  & (\regs~1693_q )) # (\regs~4076_combout  & ((\regs~1725_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~4076_combout ))))) # (\imem~126_combout  & (((!\regs~4076_combout  & ((\regs~1757_q ))) # (\regs~4076_combout  & (\regs~1789_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1789_q ),
	.datac(!\regs~1757_q ),
	.datad(!\regs~1725_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4076_combout ),
	.datag(!\regs~1693_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3046_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3046 .extended_lut = "on";
defparam \regs~3046 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~3046 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N8
dffeas \regs~1213 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1213 .is_wysiwyg = "true";
defparam \regs~1213 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N28
dffeas \regs~1245 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1245 .is_wysiwyg = "true";
defparam \regs~1245 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N24
cyclonev_lcell_comb \regs~1277feeder (
// Equation(s):
// \regs~1277feeder_combout  = ( \wregval_M[29]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1277feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1277feeder .extended_lut = "off";
defparam \regs~1277feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1277feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N25
dffeas \regs~1277DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1277DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1277DUPLICATE .is_wysiwyg = "true";
defparam \regs~1277DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N26
dffeas \regs~1085 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1085_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1085 .is_wysiwyg = "true";
defparam \regs~1085 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N27
cyclonev_lcell_comb \regs~1117feeder (
// Equation(s):
// \regs~1117feeder_combout  = ( \wregval_M[29]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1117feeder .extended_lut = "off";
defparam \regs~1117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1117feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N28
dffeas \regs~1117DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1117DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1117DUPLICATE .is_wysiwyg = "true";
defparam \regs~1117DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \regs~1149feeder (
// Equation(s):
// \regs~1149feeder_combout  = ( \wregval_M[29]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1149feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1149feeder .extended_lut = "off";
defparam \regs~1149feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1149feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \regs~1149DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1149DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1149DUPLICATE .is_wysiwyg = "true";
defparam \regs~1149DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \regs~1053feeder (
// Equation(s):
// \regs~1053feeder_combout  = ( \wregval_M[29]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1053feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1053feeder .extended_lut = "off";
defparam \regs~1053feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1053feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N49
dffeas \regs~1053 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1053feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1053 .is_wysiwyg = "true";
defparam \regs~1053 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \regs~4072 (
// Equation(s):
// \regs~4072_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~1053_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1085_q ))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & 
// (\regs~1117DUPLICATE_q  & ((!\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout ) # (\regs~1149DUPLICATE_q ))))) ) )

	.dataa(!\regs~1085_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~1117DUPLICATE_q ),
	.datad(!\regs~1149DUPLICATE_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1053_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4072 .extended_lut = "on";
defparam \regs~4072 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regs~4072 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \regs~1181 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1181 .is_wysiwyg = "true";
defparam \regs~1181 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \regs~3042 (
// Equation(s):
// \regs~3042_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~4072_combout ))))) # (\imem~126_combout  & (((!\regs~4072_combout  & ((\regs~1181_q ))) # (\regs~4072_combout  & (\regs~1213_q ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~4072_combout ))))) # (\imem~126_combout  & (((!\regs~4072_combout  & (\regs~1245_q )) # (\regs~4072_combout  & ((\regs~1277DUPLICATE_q )))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1213_q ),
	.datac(!\regs~1245_q ),
	.datad(!\regs~1277DUPLICATE_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4072_combout ),
	.datag(!\regs~1181_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3042_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3042 .extended_lut = "on";
defparam \regs~3042 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~3042 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N48
cyclonev_lcell_comb \regs~765feeder (
// Equation(s):
// \regs~765feeder_combout  = ( \wregval_M[29]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~765feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~765feeder .extended_lut = "off";
defparam \regs~765feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~765feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N49
dffeas \regs~765 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~765feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~765 .is_wysiwyg = "true";
defparam \regs~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N10
dffeas \regs~733 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~733 .is_wysiwyg = "true";
defparam \regs~733 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N8
dffeas \regs~701 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~701 .is_wysiwyg = "true";
defparam \regs~701 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N27
cyclonev_lcell_comb \regs~637feeder (
// Equation(s):
// \regs~637feeder_combout  = ( \wregval_M[29]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~637feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~637feeder .extended_lut = "off";
defparam \regs~637feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~637feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \regs~637 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~637feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~637 .is_wysiwyg = "true";
defparam \regs~637 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N22
dffeas \regs~605 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~605 .is_wysiwyg = "true";
defparam \regs~605 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N32
dffeas \regs~573 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~573 .is_wysiwyg = "true";
defparam \regs~573 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N41
dffeas \regs~541 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~541 .is_wysiwyg = "true";
defparam \regs~541 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N30
cyclonev_lcell_comb \regs~4068 (
// Equation(s):
// \regs~4068_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (\regs~541_q  & ((!\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout ) # (\regs~573_q ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & (((\regs~605_q  & 
// ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~637_q ))) ) )

	.dataa(!\regs~637_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~605_q ),
	.datad(!\regs~573_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~541_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4068 .extended_lut = "on";
defparam \regs~4068 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~4068 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \regs~669 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~669 .is_wysiwyg = "true";
defparam \regs~669 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N6
cyclonev_lcell_comb \regs~3038 (
// Equation(s):
// \regs~3038_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~4068_combout ))))) # (\imem~126_combout  & (((!\regs~4068_combout  & (\regs~669_q )) # (\regs~4068_combout  & ((\regs~701_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~4068_combout ))))) # (\imem~126_combout  & (((!\regs~4068_combout  & ((\regs~733_q ))) # (\regs~4068_combout  & (\regs~765_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~765_q ),
	.datac(!\regs~733_q ),
	.datad(!\regs~701_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4068_combout ),
	.datag(!\regs~669_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3038_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3038 .extended_lut = "on";
defparam \regs~3038 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~3038 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N32
dffeas \regs~253 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~253 .is_wysiwyg = "true";
defparam \regs~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N16
dffeas \regs~221 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~221 .is_wysiwyg = "true";
defparam \regs~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N37
dffeas \regs~189DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~189DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~189DUPLICATE .is_wysiwyg = "true";
defparam \regs~189DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N20
dffeas \regs~61 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~61 .is_wysiwyg = "true";
defparam \regs~61 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N54
cyclonev_lcell_comb \regs~125feeder (
// Equation(s):
// \regs~125feeder_combout  = ( \wregval_M[29]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~125feeder .extended_lut = "off";
defparam \regs~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N55
dffeas \regs~125 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~125 .is_wysiwyg = "true";
defparam \regs~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \regs~93feeder (
// Equation(s):
// \regs~93feeder_combout  = ( \wregval_M[29]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~93feeder .extended_lut = "off";
defparam \regs~93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \regs~93 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~93 .is_wysiwyg = "true";
defparam \regs~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \regs~29feeder (
// Equation(s):
// \regs~29feeder_combout  = ( \wregval_M[29]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~29feeder .extended_lut = "off";
defparam \regs~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \regs~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~29 .is_wysiwyg = "true";
defparam \regs~29 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N18
cyclonev_lcell_comb \regs~4064 (
// Equation(s):
// \regs~4064_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~29_q ))) # (\imem~153_combout  & (\regs~61_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~93_q ))) # (\imem~153_combout  & (\regs~125_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~61_q ),
	.datab(!\regs~125_q ),
	.datac(!\regs~93_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~29_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4064 .extended_lut = "on";
defparam \regs~4064 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~4064 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N40
dffeas \regs~157 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~157 .is_wysiwyg = "true";
defparam \regs~157 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \regs~3034 (
// Equation(s):
// \regs~3034_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~4064_combout ))))) # (\imem~126_combout  & (((!\regs~4064_combout  & (\regs~157_q )) # (\regs~4064_combout  & ((\regs~189DUPLICATE_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~4064_combout ))))) # (\imem~126_combout  & (((!\regs~4064_combout  & ((\regs~221_q ))) # (\regs~4064_combout  & (\regs~253_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~253_q ),
	.datac(!\regs~221_q ),
	.datad(!\regs~189DUPLICATE_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4064_combout ),
	.datag(!\regs~157_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3034_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3034 .extended_lut = "on";
defparam \regs~3034 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~3034 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \regs~3050 (
// Equation(s):
// \regs~3050_combout  = ( \regs~3038_combout  & ( \regs~3034_combout  & ( (!\imem~51_combout ) # ((!\imem~46_combout  & ((\regs~3042_combout ))) # (\imem~46_combout  & (\regs~3046_combout ))) ) ) ) # ( !\regs~3038_combout  & ( \regs~3034_combout  & ( 
// (!\imem~51_combout  & (((!\imem~46_combout )))) # (\imem~51_combout  & ((!\imem~46_combout  & ((\regs~3042_combout ))) # (\imem~46_combout  & (\regs~3046_combout )))) ) ) ) # ( \regs~3038_combout  & ( !\regs~3034_combout  & ( (!\imem~51_combout  & 
// (((\imem~46_combout )))) # (\imem~51_combout  & ((!\imem~46_combout  & ((\regs~3042_combout ))) # (\imem~46_combout  & (\regs~3046_combout )))) ) ) ) # ( !\regs~3038_combout  & ( !\regs~3034_combout  & ( (\imem~51_combout  & ((!\imem~46_combout  & 
// ((\regs~3042_combout ))) # (\imem~46_combout  & (\regs~3046_combout )))) ) ) )

	.dataa(!\imem~51_combout ),
	.datab(!\regs~3046_combout ),
	.datac(!\imem~46_combout ),
	.datad(!\regs~3042_combout ),
	.datae(!\regs~3038_combout ),
	.dataf(!\regs~3034_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3050_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3050 .extended_lut = "off";
defparam \regs~3050 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \regs~3050 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N30
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( \aluin2_A[29]~20_combout  & ( \regs~3050_combout  & ( (!\Selector35~0_combout  & ((!\Selector37~0_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & \Selector37~0_combout )) ) ) ) # ( !\aluin2_A[29]~20_combout  & 
// ( \regs~3050_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~0_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~0_combout )) ) ) ) # ( \aluin2_A[29]~20_combout  & ( !\regs~3050_combout  & ( 
// (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~0_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~0_combout )) ) ) ) # ( !\aluin2_A[29]~20_combout  & ( !\regs~3050_combout  & ( (\Selector35~0_combout  & 
// ((!\Selector38~0_combout ) # (!\Selector37~0_combout ))) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(gnd),
	.datae(!\aluin2_A[29]~20_combout ),
	.dataf(!\regs~3050_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h323268686868C2C2;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N44
dffeas \regs~188 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~188 .is_wysiwyg = "true";
defparam \regs~188 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \regs~220feeder (
// Equation(s):
// \regs~220feeder_combout  = ( \wregval_M[28]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~220feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~220feeder .extended_lut = "off";
defparam \regs~220feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~220feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N49
dffeas \regs~220 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~220 .is_wysiwyg = "true";
defparam \regs~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N20
dffeas \regs~124 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~124 .is_wysiwyg = "true";
defparam \regs~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N14
dffeas \regs~60 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~60 .is_wysiwyg = "true";
defparam \regs~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N23
dffeas \regs~92 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~92 .is_wysiwyg = "true";
defparam \regs~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N59
dffeas \regs~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~28 .is_wysiwyg = "true";
defparam \regs~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \regs~3232 (
// Equation(s):
// \regs~3232_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~28_q ))) # (\imem~134_combout  & (\regs~60_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~92_q ))) # (\imem~134_combout  & (\regs~124_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~124_q ),
	.datab(!\regs~60_q ),
	.datac(!\regs~92_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~28_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3232 .extended_lut = "on";
defparam \regs~3232 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N22
dffeas \regs~156 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~156 .is_wysiwyg = "true";
defparam \regs~156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N12
cyclonev_lcell_comb \regs~2150 (
// Equation(s):
// \regs~2150_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3232_combout )))) # (\imem~123_combout  & ((!\regs~3232_combout  & ((\regs~156_q ))) # (\regs~3232_combout  & (\regs~188_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3232_combout )))) # (\imem~123_combout  & ((!\regs~3232_combout  & ((\regs~220_q ))) # (\regs~3232_combout  & (\regs~252_q ))))) ) )

	.dataa(!\regs~252_q ),
	.datab(!\regs~188_q ),
	.datac(!\regs~220_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3232_combout ),
	.datag(!\regs~156_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2150 .extended_lut = "on";
defparam \regs~2150 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N26
dffeas \regs~764 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~764 .is_wysiwyg = "true";
defparam \regs~764 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N0
cyclonev_lcell_comb \regs~732feeder (
// Equation(s):
// \regs~732feeder_combout  = ( \wregval_M[28]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~732feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~732feeder .extended_lut = "off";
defparam \regs~732feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~732feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \regs~732 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~732feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~732 .is_wysiwyg = "true";
defparam \regs~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N8
dffeas \regs~700 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~700 .is_wysiwyg = "true";
defparam \regs~700 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N2
dffeas \regs~572 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~572 .is_wysiwyg = "true";
defparam \regs~572 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N38
dffeas \regs~636 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~636 .is_wysiwyg = "true";
defparam \regs~636 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N23
dffeas \regs~604 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~604 .is_wysiwyg = "true";
defparam \regs~604 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N59
dffeas \regs~540 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~540 .is_wysiwyg = "true";
defparam \regs~540 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N36
cyclonev_lcell_comb \regs~3236 (
// Equation(s):
// \regs~3236_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~540_q ))) # (\imem~134_combout  & (\regs~572_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~604_q ))) # (\imem~134_combout  & (\regs~636_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~572_q ),
	.datab(!\regs~636_q ),
	.datac(!\regs~604_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~540_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3236 .extended_lut = "on";
defparam \regs~3236 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N34
dffeas \regs~668 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~668 .is_wysiwyg = "true";
defparam \regs~668 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N48
cyclonev_lcell_comb \regs~2154 (
// Equation(s):
// \regs~2154_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3236_combout ))))) # (\imem~123_combout  & (((!\regs~3236_combout  & (\regs~668_q )) # (\regs~3236_combout  & ((\regs~700_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3236_combout ))))) # (\imem~123_combout  & (((!\regs~3236_combout  & ((\regs~732_q ))) # (\regs~3236_combout  & (\regs~764_q ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~764_q ),
	.datac(!\regs~732_q ),
	.datad(!\regs~700_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3236_combout ),
	.datag(!\regs~668_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2154 .extended_lut = "on";
defparam \regs~2154 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N8
dffeas \regs~1724 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1724 .is_wysiwyg = "true";
defparam \regs~1724 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N49
dffeas \regs~1788 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1788 .is_wysiwyg = "true";
defparam \regs~1788 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \regs~1756 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1756 .is_wysiwyg = "true";
defparam \regs~1756 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N38
dffeas \regs~1660 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1660 .is_wysiwyg = "true";
defparam \regs~1660 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N32
dffeas \regs~1596 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1596 .is_wysiwyg = "true";
defparam \regs~1596 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \regs~1628 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1628 .is_wysiwyg = "true";
defparam \regs~1628 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N34
dffeas \regs~1564 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1564 .is_wysiwyg = "true";
defparam \regs~1564 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N36
cyclonev_lcell_comb \regs~3244 (
// Equation(s):
// \regs~3244_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1564_q ))) # (\imem~134_combout  & (\regs~1596_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1628_q ))) # (\imem~134_combout  & (\regs~1660_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1660_q ),
	.datab(!\regs~1596_q ),
	.datac(!\regs~1628_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1564_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3244 .extended_lut = "on";
defparam \regs~3244 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N55
dffeas \regs~1692 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1692 .is_wysiwyg = "true";
defparam \regs~1692 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N39
cyclonev_lcell_comb \regs~2162 (
// Equation(s):
// \regs~2162_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3244_combout )))) # (\imem~123_combout  & ((!\regs~3244_combout  & ((\regs~1692_q ))) # (\regs~3244_combout  & (\regs~1724_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3244_combout )))) # (\imem~123_combout  & ((!\regs~3244_combout  & ((\regs~1756_q ))) # (\regs~3244_combout  & (\regs~1788_q ))))) ) )

	.dataa(!\regs~1724_q ),
	.datab(!\regs~1788_q ),
	.datac(!\regs~1756_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3244_combout ),
	.datag(!\regs~1692_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2162 .extended_lut = "on";
defparam \regs~2162 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N20
dffeas \regs~1276 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1276 .is_wysiwyg = "true";
defparam \regs~1276 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N14
dffeas \regs~1212 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1212 .is_wysiwyg = "true";
defparam \regs~1212 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N22
dffeas \regs~1244 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1244 .is_wysiwyg = "true";
defparam \regs~1244 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N22
dffeas \regs~1148 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1148 .is_wysiwyg = "true";
defparam \regs~1148 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N23
dffeas \regs~1116 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1116 .is_wysiwyg = "true";
defparam \regs~1116 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N44
dffeas \regs~1084 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1084_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1084 .is_wysiwyg = "true";
defparam \regs~1084 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N55
dffeas \regs~1052 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1052 .is_wysiwyg = "true";
defparam \regs~1052 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \regs~3240 (
// Equation(s):
// \regs~3240_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~1052_q )) # (\imem~134_combout  & ((\regs~1084_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1116_q ))) # (\imem~134_combout  & (\regs~1148_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1148_q ),
	.datac(!\regs~1116_q ),
	.datad(!\regs~1084_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1052_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3240 .extended_lut = "on";
defparam \regs~3240 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N58
dffeas \regs~1180 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1180 .is_wysiwyg = "true";
defparam \regs~1180 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \regs~2158 (
// Equation(s):
// \regs~2158_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3240_combout )))) # (\imem~123_combout  & ((!\regs~3240_combout  & ((\regs~1180_q ))) # (\regs~3240_combout  & (\regs~1212_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3240_combout )))) # (\imem~123_combout  & ((!\regs~3240_combout  & ((\regs~1244_q ))) # (\regs~3240_combout  & (\regs~1276_q ))))) ) )

	.dataa(!\regs~1276_q ),
	.datab(!\regs~1212_q ),
	.datac(!\regs~1244_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3240_combout ),
	.datag(!\regs~1180_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2158 .extended_lut = "on";
defparam \regs~2158 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N3
cyclonev_lcell_comb \regs~2166 (
// Equation(s):
// \regs~2166_combout  = ( \regs~2162_combout  & ( \regs~2158_combout  & ( ((!\imem~6_combout  & (\regs~2150_combout )) # (\imem~6_combout  & ((\regs~2154_combout )))) # (\imem~12_combout ) ) ) ) # ( !\regs~2162_combout  & ( \regs~2158_combout  & ( 
// (!\imem~12_combout  & ((!\imem~6_combout  & (\regs~2150_combout )) # (\imem~6_combout  & ((\regs~2154_combout ))))) # (\imem~12_combout  & (!\imem~6_combout )) ) ) ) # ( \regs~2162_combout  & ( !\regs~2158_combout  & ( (!\imem~12_combout  & 
// ((!\imem~6_combout  & (\regs~2150_combout )) # (\imem~6_combout  & ((\regs~2154_combout ))))) # (\imem~12_combout  & (\imem~6_combout )) ) ) ) # ( !\regs~2162_combout  & ( !\regs~2158_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout  & 
// (\regs~2150_combout )) # (\imem~6_combout  & ((\regs~2154_combout ))))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\regs~2150_combout ),
	.datad(!\regs~2154_combout ),
	.datae(!\regs~2162_combout ),
	.dataf(!\regs~2158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2166 .extended_lut = "off";
defparam \regs~2166 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \regs~2166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N30
cyclonev_lcell_comb \aluin2_A[28]~28 (
// Equation(s):
// \aluin2_A[28]~28_combout  = ( \regs~2166_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2166_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[28]~28 .extended_lut = "off";
defparam \aluin2_A[28]~28 .lut_mask = 64'h55555555DDDDDDDD;
defparam \aluin2_A[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N57
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \aluin2_A[28]~28_combout  & ( (!\Selector38~0_combout  & (!\Selector37~0_combout  $ (!\Selector35~0_combout  $ (\regs~2149_combout )))) # (\Selector38~0_combout  & (!\Selector37~0_combout  & (!\Selector35~0_combout ))) ) ) # ( 
// !\aluin2_A[28]~28_combout  & ( (!\Selector37~0_combout  & (!\Selector35~0_combout  $ (((!\regs~2149_combout ) # (!\Selector38~0_combout ))))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\regs~2149_combout )))) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\regs~2149_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[28]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h3628362869886988;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N32
dffeas \regs~699 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~699 .is_wysiwyg = "true";
defparam \regs~699 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N44
dffeas \regs~763 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~763 .is_wysiwyg = "true";
defparam \regs~763 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N54
cyclonev_lcell_comb \regs~731feeder (
// Equation(s):
// \regs~731feeder_combout  = ( \wregval_M[27]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~731feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~731feeder .extended_lut = "off";
defparam \regs~731feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~731feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N55
dffeas \regs~731 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~731 .is_wysiwyg = "true";
defparam \regs~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N50
dffeas \regs~571 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~571 .is_wysiwyg = "true";
defparam \regs~571 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N56
dffeas \regs~635 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~635 .is_wysiwyg = "true";
defparam \regs~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N11
dffeas \regs~603 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~603 .is_wysiwyg = "true";
defparam \regs~603 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N52
dffeas \regs~539 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~539 .is_wysiwyg = "true";
defparam \regs~539 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N24
cyclonev_lcell_comb \regs~3204 (
// Equation(s):
// \regs~3204_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~539_q ))) # (\imem~134_combout  & (\regs~571_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~603_q ))) # (\imem~134_combout  & (\regs~635_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~571_q ),
	.datab(!\regs~635_q ),
	.datac(!\regs~603_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~539_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3204 .extended_lut = "on";
defparam \regs~3204 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N51
cyclonev_lcell_comb \regs~667feeder (
// Equation(s):
// \regs~667feeder_combout  = ( \wregval_M[27]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~667feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~667feeder .extended_lut = "off";
defparam \regs~667feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~667feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N52
dffeas \regs~667 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~667 .is_wysiwyg = "true";
defparam \regs~667 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N36
cyclonev_lcell_comb \regs~2120 (
// Equation(s):
// \regs~2120_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3204_combout )))) # (\imem~123_combout  & ((!\regs~3204_combout  & ((\regs~667_q ))) # (\regs~3204_combout  & (\regs~699_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3204_combout )))) # (\imem~123_combout  & ((!\regs~3204_combout  & ((\regs~731_q ))) # (\regs~3204_combout  & (\regs~763_q ))))) ) )

	.dataa(!\regs~699_q ),
	.datab(!\regs~763_q ),
	.datac(!\regs~731_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3204_combout ),
	.datag(!\regs~667_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2120 .extended_lut = "on";
defparam \regs~2120 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N38
dffeas \regs~187 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~187 .is_wysiwyg = "true";
defparam \regs~187 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N45
cyclonev_lcell_comb \regs~219feeder (
// Equation(s):
// \regs~219feeder_combout  = ( \wregval_M[27]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~219feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~219feeder .extended_lut = "off";
defparam \regs~219feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~219feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N46
dffeas \regs~219 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~219feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~219 .is_wysiwyg = "true";
defparam \regs~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N8
dffeas \regs~251 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~251 .is_wysiwyg = "true";
defparam \regs~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N2
dffeas \regs~59 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~59 .is_wysiwyg = "true";
defparam \regs~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N27
cyclonev_lcell_comb \regs~123feeder (
// Equation(s):
// \regs~123feeder_combout  = ( \wregval_M[27]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~123feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~123feeder .extended_lut = "off";
defparam \regs~123feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~123feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N28
dffeas \regs~123 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~123 .is_wysiwyg = "true";
defparam \regs~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N59
dffeas \regs~91 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~91 .is_wysiwyg = "true";
defparam \regs~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N3
cyclonev_lcell_comb \regs~27feeder (
// Equation(s):
// \regs~27feeder_combout  = ( \wregval_M[27]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~27feeder .extended_lut = "off";
defparam \regs~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N4
dffeas \regs~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~27 .is_wysiwyg = "true";
defparam \regs~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \regs~3200 (
// Equation(s):
// \regs~3200_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~27_q ))) # (\imem~134_combout  & (\regs~59_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~91_q ))) # (\imem~134_combout  & (\regs~123_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~59_q ),
	.datab(!\regs~123_q ),
	.datac(!\regs~91_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~27_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3200 .extended_lut = "on";
defparam \regs~3200 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N9
cyclonev_lcell_comb \regs~155feeder (
// Equation(s):
// \regs~155feeder_combout  = ( \wregval_M[27]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~155feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~155feeder .extended_lut = "off";
defparam \regs~155feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~155feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N10
dffeas \regs~155 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~155 .is_wysiwyg = "true";
defparam \regs~155 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N30
cyclonev_lcell_comb \regs~2116 (
// Equation(s):
// \regs~2116_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3200_combout ))))) # (\imem~123_combout  & (((!\regs~3200_combout  & ((\regs~155_q ))) # (\regs~3200_combout  & (\regs~187_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3200_combout ))))) # (\imem~123_combout  & (((!\regs~3200_combout  & (\regs~219_q )) # (\regs~3200_combout  & ((\regs~251_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~187_q ),
	.datac(!\regs~219_q ),
	.datad(!\regs~251_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3200_combout ),
	.datag(!\regs~155_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2116 .extended_lut = "on";
defparam \regs~2116 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N32
dffeas \regs~1787 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1787 .is_wysiwyg = "true";
defparam \regs~1787 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N41
dffeas \regs~1755 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1755 .is_wysiwyg = "true";
defparam \regs~1755 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N2
dffeas \regs~1723 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1723 .is_wysiwyg = "true";
defparam \regs~1723 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N20
dffeas \regs~1595 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1595 .is_wysiwyg = "true";
defparam \regs~1595 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N59
dffeas \regs~1659 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1659 .is_wysiwyg = "true";
defparam \regs~1659 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N40
dffeas \regs~1627 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1627 .is_wysiwyg = "true";
defparam \regs~1627 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N52
dffeas \regs~1563 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1563 .is_wysiwyg = "true";
defparam \regs~1563 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N24
cyclonev_lcell_comb \regs~3212 (
// Equation(s):
// \regs~3212_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1563_q ))) # (\imem~134_combout  & (\regs~1595_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1627_q ))) # (\imem~134_combout  & (\regs~1659_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1595_q ),
	.datab(!\regs~1659_q ),
	.datac(!\regs~1627_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1563_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3212 .extended_lut = "on";
defparam \regs~3212 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N47
dffeas \regs~1691 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1691 .is_wysiwyg = "true";
defparam \regs~1691 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N30
cyclonev_lcell_comb \regs~2128 (
// Equation(s):
// \regs~2128_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3212_combout ))))) # (\imem~123_combout  & (((!\regs~3212_combout  & (\regs~1691_q )) # (\regs~3212_combout  & ((\regs~1723_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3212_combout ))))) # (\imem~123_combout  & (((!\regs~3212_combout  & ((\regs~1755_q ))) # (\regs~3212_combout  & (\regs~1787_q ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1787_q ),
	.datac(!\regs~1755_q ),
	.datad(!\regs~1723_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3212_combout ),
	.datag(!\regs~1691_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2128 .extended_lut = "on";
defparam \regs~2128 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N32
dffeas \regs~1211 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1211 .is_wysiwyg = "true";
defparam \regs~1211 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N21
cyclonev_lcell_comb \regs~1243feeder (
// Equation(s):
// \regs~1243feeder_combout  = ( \wregval_M[27]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1243feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1243feeder .extended_lut = "off";
defparam \regs~1243feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1243feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N22
dffeas \regs~1243 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1243 .is_wysiwyg = "true";
defparam \regs~1243 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N8
dffeas \regs~1275 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1275 .is_wysiwyg = "true";
defparam \regs~1275 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N47
dffeas \regs~1147 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1147 .is_wysiwyg = "true";
defparam \regs~1147 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N16
dffeas \regs~1115 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1115 .is_wysiwyg = "true";
defparam \regs~1115 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N14
dffeas \regs~1051 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1051 .is_wysiwyg = "true";
defparam \regs~1051 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \regs~3208 (
// Equation(s):
// \regs~3208_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~1051_q )) # (\imem~134_combout  & ((\regs~1083_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1115_q ))) # (\imem~134_combout  & (\regs~1147_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1147_q ),
	.datac(!\regs~1115_q ),
	.datad(!\regs~1083_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1051_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3208 .extended_lut = "on";
defparam \regs~3208 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N59
dffeas \regs~1179 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1179 .is_wysiwyg = "true";
defparam \regs~1179 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \regs~2124 (
// Equation(s):
// \regs~2124_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3208_combout ))))) # (\imem~123_combout  & (((!\regs~3208_combout  & ((\regs~1179_q ))) # (\regs~3208_combout  & (\regs~1211_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3208_combout ))))) # (\imem~123_combout  & (((!\regs~3208_combout  & (\regs~1243_q )) # (\regs~3208_combout  & ((\regs~1275_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1211_q ),
	.datac(!\regs~1243_q ),
	.datad(!\regs~1275_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3208_combout ),
	.datag(!\regs~1179_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2124 .extended_lut = "on";
defparam \regs~2124 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N57
cyclonev_lcell_comb \regs~2132 (
// Equation(s):
// \regs~2132_combout  = ( \imem~12_combout  & ( \regs~2124_combout  & ( (!\imem~6_combout ) # (\regs~2128_combout ) ) ) ) # ( !\imem~12_combout  & ( \regs~2124_combout  & ( (!\imem~6_combout  & ((\regs~2116_combout ))) # (\imem~6_combout  & 
// (\regs~2120_combout )) ) ) ) # ( \imem~12_combout  & ( !\regs~2124_combout  & ( (\imem~6_combout  & \regs~2128_combout ) ) ) ) # ( !\imem~12_combout  & ( !\regs~2124_combout  & ( (!\imem~6_combout  & ((\regs~2116_combout ))) # (\imem~6_combout  & 
// (\regs~2120_combout )) ) ) )

	.dataa(!\regs~2120_combout ),
	.datab(!\regs~2116_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\regs~2128_combout ),
	.datae(!\imem~12_combout ),
	.dataf(!\regs~2124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2132 .extended_lut = "off";
defparam \regs~2132 .lut_mask = 64'h3535000F3535F0FF;
defparam \regs~2132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N21
cyclonev_lcell_comb \aluin2_A[27]~27 (
// Equation(s):
// \aluin2_A[27]~27_combout  = ( \aluin2_A[13]~0_combout  ) # ( !\aluin2_A[13]~0_combout  & ( (!\WideOr2~1_combout  & \regs~2132_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2132_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[27]~27 .extended_lut = "off";
defparam \aluin2_A[27]~27 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \aluin2_A[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N21
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( \Selector38~0_combout  & ( \aluin2_A[27]~27_combout  & ( (!\Selector37~0_combout  & !\Selector35~0_combout ) ) ) ) # ( !\Selector38~0_combout  & ( \aluin2_A[27]~27_combout  & ( !\Selector37~0_combout  $ (!\Selector35~0_combout  $ 
// (\regs~2115_combout )) ) ) ) # ( \Selector38~0_combout  & ( !\aluin2_A[27]~27_combout  & ( (!\Selector37~0_combout  & (!\Selector35~0_combout  $ (!\regs~2115_combout ))) ) ) ) # ( !\Selector38~0_combout  & ( !\aluin2_A[27]~27_combout  & ( 
// !\Selector35~0_combout  $ (((!\Selector37~0_combout ) # (!\regs~2115_combout ))) ) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\regs~2115_combout ),
	.datad(gnd),
	.datae(!\Selector38~0_combout ),
	.dataf(!\aluin2_A[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h3636282869698888;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N12
cyclonev_lcell_comb \regs~762feeder (
// Equation(s):
// \regs~762feeder_combout  = ( \wregval_M[26]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~762feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~762feeder .extended_lut = "off";
defparam \regs~762feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~762feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N14
dffeas \regs~762 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~762feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~762 .is_wysiwyg = "true";
defparam \regs~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N22
dffeas \regs~730 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~730 .is_wysiwyg = "true";
defparam \regs~730 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N44
dffeas \regs~698 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~698 .is_wysiwyg = "true";
defparam \regs~698 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N20
dffeas \regs~634 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~634 .is_wysiwyg = "true";
defparam \regs~634 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N14
dffeas \regs~570 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~570 .is_wysiwyg = "true";
defparam \regs~570 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N29
dffeas \regs~602 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~602 .is_wysiwyg = "true";
defparam \regs~602 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N47
dffeas \regs~538 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~538 .is_wysiwyg = "true";
defparam \regs~538 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N18
cyclonev_lcell_comb \regs~3300 (
// Equation(s):
// \regs~3300_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~538_q ))) # (\imem~134_combout  & (\regs~570_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~602_q ))) # (\imem~134_combout  & (\regs~634_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~634_q ),
	.datab(!\regs~570_q ),
	.datac(!\regs~602_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~538_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3300 .extended_lut = "on";
defparam \regs~3300 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3300 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N47
dffeas \regs~666 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~666 .is_wysiwyg = "true";
defparam \regs~666 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N6
cyclonev_lcell_comb \regs~2222 (
// Equation(s):
// \regs~2222_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3300_combout ))))) # (\imem~123_combout  & (((!\regs~3300_combout  & (\regs~666_q )) # (\regs~3300_combout  & ((\regs~698_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3300_combout ))))) # (\imem~123_combout  & (((!\regs~3300_combout  & ((\regs~730_q ))) # (\regs~3300_combout  & (\regs~762_q ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~762_q ),
	.datac(!\regs~730_q ),
	.datad(!\regs~698_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3300_combout ),
	.datag(!\regs~666_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2222 .extended_lut = "on";
defparam \regs~2222 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \regs~250feeder (
// Equation(s):
// \regs~250feeder_combout  = ( \wregval_M[26]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~250feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~250feeder .extended_lut = "off";
defparam \regs~250feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~250feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N38
dffeas \regs~250DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~250DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~250DUPLICATE .is_wysiwyg = "true";
defparam \regs~250DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N3
cyclonev_lcell_comb \regs~218feeder (
// Equation(s):
// \regs~218feeder_combout  = ( \wregval_M[26]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~218feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~218feeder .extended_lut = "off";
defparam \regs~218feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~218feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N4
dffeas \regs~218 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~218 .is_wysiwyg = "true";
defparam \regs~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N44
dffeas \regs~122 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~122 .is_wysiwyg = "true";
defparam \regs~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N5
dffeas \regs~90 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~90 .is_wysiwyg = "true";
defparam \regs~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N8
dffeas \regs~58 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~58 .is_wysiwyg = "true";
defparam \regs~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N3
cyclonev_lcell_comb \regs~26feeder (
// Equation(s):
// \regs~26feeder_combout  = ( \wregval_M[26]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~26feeder .extended_lut = "off";
defparam \regs~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N4
dffeas \regs~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~26 .is_wysiwyg = "true";
defparam \regs~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N42
cyclonev_lcell_comb \regs~3296 (
// Equation(s):
// \regs~3296_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~26_q )) # (\imem~134_combout  & ((\regs~58_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( (!\imem~123_combout 
//  & (((!\imem~134_combout  & ((\regs~90_q ))) # (\imem~134_combout  & (\regs~122_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\regs~122_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~90_q ),
	.datad(!\regs~58_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~26_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3296 .extended_lut = "on";
defparam \regs~3296 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~3296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N57
cyclonev_lcell_comb \regs~154feeder (
// Equation(s):
// \regs~154feeder_combout  = ( \wregval_M[26]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~154feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~154feeder .extended_lut = "off";
defparam \regs~154feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~154feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N58
dffeas \regs~154 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~154 .is_wysiwyg = "true";
defparam \regs~154 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N6
cyclonev_lcell_comb \regs~2218 (
// Equation(s):
// \regs~2218_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3296_combout )))) # (\imem~123_combout  & ((!\regs~3296_combout  & ((\regs~154_q ))) # (\regs~3296_combout  & (\regs~186_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3296_combout )))) # (\imem~123_combout  & ((!\regs~3296_combout  & ((\regs~218_q ))) # (\regs~3296_combout  & (\regs~250DUPLICATE_q ))))) ) )

	.dataa(!\regs~250DUPLICATE_q ),
	.datab(!\regs~186_q ),
	.datac(!\regs~218_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3296_combout ),
	.datag(!\regs~154_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2218 .extended_lut = "on";
defparam \regs~2218 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N36
cyclonev_lcell_comb \regs~1722feeder (
// Equation(s):
// \regs~1722feeder_combout  = ( \wregval_M[26]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1722feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1722feeder .extended_lut = "off";
defparam \regs~1722feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1722feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N37
dffeas \regs~1722 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1722feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1722 .is_wysiwyg = "true";
defparam \regs~1722 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N32
dffeas \regs~1786 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1786 .is_wysiwyg = "true";
defparam \regs~1786 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \regs~1754 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1754 .is_wysiwyg = "true";
defparam \regs~1754 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N56
dffeas \regs~1658 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1658 .is_wysiwyg = "true";
defparam \regs~1658 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N50
dffeas \regs~1594 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1594 .is_wysiwyg = "true";
defparam \regs~1594 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N6
cyclonev_lcell_comb \regs~1626feeder (
// Equation(s):
// \regs~1626feeder_combout  = ( \wregval_M[26]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1626feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1626feeder .extended_lut = "off";
defparam \regs~1626feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1626feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \regs~1626 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1626feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1626 .is_wysiwyg = "true";
defparam \regs~1626 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N46
dffeas \regs~1562 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1562 .is_wysiwyg = "true";
defparam \regs~1562 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N54
cyclonev_lcell_comb \regs~3308 (
// Equation(s):
// \regs~3308_combout  = ( !\imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1562_q  & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1594_q )))) ) ) # ( \imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1626_q  
// & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1658_q )))) ) )

	.dataa(!\regs~1658_q ),
	.datab(!\regs~1594_q ),
	.datac(!\regs~1626_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~1562_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3308 .extended_lut = "on";
defparam \regs~3308 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N35
dffeas \regs~1690 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1690 .is_wysiwyg = "true";
defparam \regs~1690 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N30
cyclonev_lcell_comb \regs~2230 (
// Equation(s):
// \regs~2230_combout  = ( !\imem~124_combout  & ( ((!\regs~3308_combout  & (((\regs~1690_q  & \imem~123_combout )))) # (\regs~3308_combout  & (((!\imem~123_combout )) # (\regs~1722_q )))) ) ) # ( \imem~124_combout  & ( ((!\regs~3308_combout  & 
// (((\regs~1754_q  & \imem~123_combout )))) # (\regs~3308_combout  & (((!\imem~123_combout )) # (\regs~1786_q )))) ) )

	.dataa(!\regs~1722_q ),
	.datab(!\regs~1786_q ),
	.datac(!\regs~1754_q ),
	.datad(!\regs~3308_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~1690_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2230 .extended_lut = "on";
defparam \regs~2230 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~2230 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N58
dffeas \regs~1274DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1274DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1274DUPLICATE .is_wysiwyg = "true";
defparam \regs~1274DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N14
dffeas \regs~1210 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1210 .is_wysiwyg = "true";
defparam \regs~1210 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N10
dffeas \regs~1242 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1242 .is_wysiwyg = "true";
defparam \regs~1242 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N24
cyclonev_lcell_comb \regs~1146feeder (
// Equation(s):
// \regs~1146feeder_combout  = ( \wregval_M[26]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1146feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1146feeder .extended_lut = "off";
defparam \regs~1146feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1146feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N26
dffeas \regs~1146 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1146 .is_wysiwyg = "true";
defparam \regs~1146 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N44
dffeas \regs~1082 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1082_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1082 .is_wysiwyg = "true";
defparam \regs~1082 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \regs~1114 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1114 .is_wysiwyg = "true";
defparam \regs~1114 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N10
dffeas \regs~1050 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1050 .is_wysiwyg = "true";
defparam \regs~1050 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N48
cyclonev_lcell_comb \regs~3304 (
// Equation(s):
// \regs~3304_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1050_q ))) # (\imem~134_combout  & (\regs~1082_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1114_q ))) # (\imem~134_combout  & (\regs~1146_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1146_q ),
	.datab(!\regs~1082_q ),
	.datac(!\regs~1114_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1050_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3304 .extended_lut = "on";
defparam \regs~3304 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N10
dffeas \regs~1178 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1178 .is_wysiwyg = "true";
defparam \regs~1178 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N33
cyclonev_lcell_comb \regs~2226 (
// Equation(s):
// \regs~2226_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3304_combout )))) # (\imem~123_combout  & ((!\regs~3304_combout  & ((\regs~1178_q ))) # (\regs~3304_combout  & (\regs~1210_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3304_combout )))) # (\imem~123_combout  & ((!\regs~3304_combout  & ((\regs~1242_q ))) # (\regs~3304_combout  & (\regs~1274DUPLICATE_q ))))) ) )

	.dataa(!\regs~1274DUPLICATE_q ),
	.datab(!\regs~1210_q ),
	.datac(!\regs~1242_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3304_combout ),
	.datag(!\regs~1178_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2226 .extended_lut = "on";
defparam \regs~2226 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N33
cyclonev_lcell_comb \regs~2234 (
// Equation(s):
// \regs~2234_combout  = ( \regs~2230_combout  & ( \regs~2226_combout  & ( ((!\imem~6_combout  & ((\regs~2218_combout ))) # (\imem~6_combout  & (\regs~2222_combout ))) # (\imem~12_combout ) ) ) ) # ( !\regs~2230_combout  & ( \regs~2226_combout  & ( 
// (!\imem~6_combout  & (((\regs~2218_combout ) # (\imem~12_combout )))) # (\imem~6_combout  & (\regs~2222_combout  & (!\imem~12_combout ))) ) ) ) # ( \regs~2230_combout  & ( !\regs~2226_combout  & ( (!\imem~6_combout  & (((!\imem~12_combout  & 
// \regs~2218_combout )))) # (\imem~6_combout  & (((\imem~12_combout )) # (\regs~2222_combout ))) ) ) ) # ( !\regs~2230_combout  & ( !\regs~2226_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout  & ((\regs~2218_combout ))) # (\imem~6_combout  & 
// (\regs~2222_combout )))) ) ) )

	.dataa(!\regs~2222_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\regs~2218_combout ),
	.datae(!\regs~2230_combout ),
	.dataf(!\regs~2226_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2234 .extended_lut = "off";
defparam \regs~2234 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regs~2234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N33
cyclonev_lcell_comb \aluin2_A[26]~24 (
// Equation(s):
// \aluin2_A[26]~24_combout  = ( \regs~2234_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2234_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\regs~2234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[26]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[26]~24 .extended_lut = "off";
defparam \aluin2_A[26]~24 .lut_mask = 64'h55555555FF55FF55;
defparam \aluin2_A[26]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N15
cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ( \Selector38~0_combout  & ( \aluin2_A[26]~24_combout  & ( (!\Selector37~0_combout  & !\Selector35~0_combout ) ) ) ) # ( !\Selector38~0_combout  & ( \aluin2_A[26]~24_combout  & ( !\Selector37~0_combout  $ (!\Selector35~0_combout  $ 
// (\regs~2217_combout )) ) ) ) # ( \Selector38~0_combout  & ( !\aluin2_A[26]~24_combout  & ( (!\Selector37~0_combout  & (!\Selector35~0_combout  $ (!\regs~2217_combout ))) ) ) ) # ( !\Selector38~0_combout  & ( !\aluin2_A[26]~24_combout  & ( 
// !\Selector35~0_combout  $ (((!\Selector37~0_combout ) # (!\regs~2217_combout ))) ) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\regs~2217_combout ),
	.datad(gnd),
	.datae(!\Selector38~0_combout ),
	.dataf(!\aluin2_A[26]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'h3636282869698888;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N45
cyclonev_lcell_comb \wregval_M[0]~9 (
// Equation(s):
// \wregval_M[0]~9_combout  = ( !\selmemout_M~q  & ( \selpcplus_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selpcplus_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selmemout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~9 .extended_lut = "off";
defparam \wregval_M[0]~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \wregval_M[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N3
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~137_combout ))) ) + ( \Add0~61_sumout  ) + ( \Add3~58  ))
// \Add3~62  = CARRY(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~137_combout ))) ) + ( \Add0~61_sumout  ) + ( \Add3~58  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\Add0~61_sumout ),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000FF0000000080;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N6
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~137_combout ))) ) + ( \Add0~65_sumout  ) + ( \Add3~62  ))
// \Add3~66  = CARRY(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~137_combout ))) ) + ( \Add0~65_sumout  ) + ( \Add3~62  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\Add0~65_sumout ),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000FF0000000080;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N9
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~137_combout ))) ) + ( \Add0~69_sumout  ) + ( \Add3~66  ))
// \Add3~70  = CARRY(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~137_combout ))) ) + ( \Add0~69_sumout  ) + ( \Add3~66  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\Add0~69_sumout ),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000FF0000000080;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N6
cyclonev_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~65_sumout  = SUM(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~2285_combout  ) + ( \Add4~62  ))
// \Add4~66  = CARRY(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~2285_combout  ) + ( \Add4~62  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\regs~2285_combout ),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~65_sumout ),
	.cout(\Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N9
cyclonev_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( \regs~2183_combout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~66  ))
// \Add4~70  = CARRY(( \regs~2183_combout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~66  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2183_combout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(\Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N18
cyclonev_lcell_comb \pcgood_B[25]~19 (
// Equation(s):
// \pcgood_B[25]~19_combout  = ( \Add3~69_sumout  & ( \Add4~69_sumout  & ( (((\Selector31~19_combout  & \dobranch_A~0_combout )) # (\isjump_D~0_combout )) # (\Add0~69_sumout ) ) ) ) # ( !\Add3~69_sumout  & ( \Add4~69_sumout  & ( (!\Selector31~19_combout  & 
// (((\isjump_D~0_combout )) # (\Add0~69_sumout ))) # (\Selector31~19_combout  & (!\dobranch_A~0_combout  & ((\isjump_D~0_combout ) # (\Add0~69_sumout )))) ) ) ) # ( \Add3~69_sumout  & ( !\Add4~69_sumout  & ( (!\Selector31~19_combout  & (\Add0~69_sumout  & 
// (!\isjump_D~0_combout ))) # (\Selector31~19_combout  & (((\Add0~69_sumout  & !\isjump_D~0_combout )) # (\dobranch_A~0_combout ))) ) ) ) # ( !\Add3~69_sumout  & ( !\Add4~69_sumout  & ( (\Add0~69_sumout  & (!\isjump_D~0_combout  & ((!\Selector31~19_combout 
// ) # (!\dobranch_A~0_combout )))) ) ) )

	.dataa(!\Selector31~19_combout ),
	.datab(!\Add0~69_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Add3~69_sumout ),
	.dataf(!\Add4~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[25]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[25]~19 .extended_lut = "off";
defparam \pcgood_B[25]~19 .lut_mask = 64'h302030753F2A3F7F;
defparam \pcgood_B[25]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N6
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[25]~19_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[25]~19_combout ))) # (\Equal1~17_combout  & 
// (\Add0~69_sumout )))))) ) ) # ( \flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((PC[25])))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~69_sumout ),
	.datac(!PC[25]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[25]~19_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "on";
defparam \PC~31 .lut_mask = 64'h0505050505110505;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N8
dffeas \PC[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N42
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \PC[16]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \PC[16]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N45
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC[17] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( PC[17] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N48
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \PC[18]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \PC[18]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N51
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( PC[19] ) + ( GND ) + ( \Add0~22  ))
// \Add0~46  = CARRY(( PC[19] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N54
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \PC[20]~DUPLICATE_q  ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( \PC[20]~DUPLICATE_q  ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N57
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( PC[21] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( PC[21] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N30
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( PC[22] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( PC[22] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N33
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \PC[23]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( \PC[23]~DUPLICATE_q  ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N36
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( PC[24] ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( PC[24] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(!PC[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N39
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( PC[25] ) + ( GND ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( PC[25] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N41
dffeas \pcplus_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[25] .is_wysiwyg = "true";
defparam \pcplus_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N26
dffeas \regs~1753 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1753 .is_wysiwyg = "true";
defparam \regs~1753 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N49
dffeas \regs~1785DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1785DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1785DUPLICATE .is_wysiwyg = "true";
defparam \regs~1785DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N50
dffeas \regs~1657 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1657 .is_wysiwyg = "true";
defparam \regs~1657 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N8
dffeas \regs~1625 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1625 .is_wysiwyg = "true";
defparam \regs~1625 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N44
dffeas \regs~1593 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1593 .is_wysiwyg = "true";
defparam \regs~1593 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \regs~1561 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1561 .is_wysiwyg = "true";
defparam \regs~1561 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N48
cyclonev_lcell_comb \regs~3276 (
// Equation(s):
// \regs~3276_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~1561_q )) # (\imem~134_combout  & ((\regs~1593_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1625_q ))) # (\imem~134_combout  & (\regs~1657_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\regs~1657_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1625_q ),
	.datad(!\regs~1593_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1561_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3276 .extended_lut = "on";
defparam \regs~3276 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~3276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N19
dffeas \regs~1689 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1689 .is_wysiwyg = "true";
defparam \regs~1689 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N6
cyclonev_lcell_comb \regs~2196 (
// Equation(s):
// \regs~2196_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3276_combout ))))) # (\imem~123_combout  & (((!\regs~3276_combout  & ((\regs~1689_q ))) # (\regs~3276_combout  & (\regs~1721_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3276_combout )))) # (\imem~123_combout  & ((!\regs~3276_combout  & (\regs~1753_q )) # (\regs~3276_combout  & ((\regs~1785DUPLICATE_q )))))) ) )

	.dataa(!\regs~1721_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1753_q ),
	.datad(!\regs~1785DUPLICATE_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3276_combout ),
	.datag(!\regs~1689_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2196 .extended_lut = "on";
defparam \regs~2196 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \regs~249feeder (
// Equation(s):
// \regs~249feeder_combout  = ( \wregval_M[25]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~249feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~249feeder .extended_lut = "off";
defparam \regs~249feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~249feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N26
dffeas \regs~249 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~249 .is_wysiwyg = "true";
defparam \regs~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N32
dffeas \regs~185 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~185 .is_wysiwyg = "true";
defparam \regs~185 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \regs~217feeder (
// Equation(s):
// \regs~217feeder_combout  = ( \wregval_M[25]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~217feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~217feeder .extended_lut = "off";
defparam \regs~217feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~217feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \regs~217 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~217 .is_wysiwyg = "true";
defparam \regs~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N2
dffeas \regs~121 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~121 .is_wysiwyg = "true";
defparam \regs~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N26
dffeas \regs~57 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~57 .is_wysiwyg = "true";
defparam \regs~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N29
dffeas \regs~89 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~89 .is_wysiwyg = "true";
defparam \regs~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N10
dffeas \regs~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~25 .is_wysiwyg = "true";
defparam \regs~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N0
cyclonev_lcell_comb \regs~3264 (
// Equation(s):
// \regs~3264_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~25_q ))) # (\imem~134_combout  & (\regs~57_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~89_q ))) # (\imem~134_combout  & (\regs~121_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~121_q ),
	.datab(!\regs~57_q ),
	.datac(!\regs~89_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~25_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3264 .extended_lut = "on";
defparam \regs~3264 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N17
dffeas \regs~153 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~153 .is_wysiwyg = "true";
defparam \regs~153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \regs~2184 (
// Equation(s):
// \regs~2184_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3264_combout )))) # (\imem~123_combout  & ((!\regs~3264_combout  & ((\regs~153_q ))) # (\regs~3264_combout  & (\regs~185_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3264_combout )))) # (\imem~123_combout  & ((!\regs~3264_combout  & ((\regs~217_q ))) # (\regs~3264_combout  & (\regs~249_q ))))) ) )

	.dataa(!\regs~249_q ),
	.datab(!\regs~185_q ),
	.datac(!\regs~217_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3264_combout ),
	.datag(!\regs~153_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2184 .extended_lut = "on";
defparam \regs~2184 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N8
dffeas \regs~1209 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1209 .is_wysiwyg = "true";
defparam \regs~1209 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N17
dffeas \regs~1241 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1241 .is_wysiwyg = "true";
defparam \regs~1241 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N16
dffeas \regs~1273 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1273 .is_wysiwyg = "true";
defparam \regs~1273 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N38
dffeas \regs~1145 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1145 .is_wysiwyg = "true";
defparam \regs~1145 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N8
dffeas \regs~1113 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1113 .is_wysiwyg = "true";
defparam \regs~1113 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N32
dffeas \regs~1081 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1081_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1081 .is_wysiwyg = "true";
defparam \regs~1081 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \regs~1049feeder (
// Equation(s):
// \regs~1049feeder_combout  = ( \wregval_M[25]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1049feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1049feeder .extended_lut = "off";
defparam \regs~1049feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1049feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N35
dffeas \regs~1049 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1049feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1049 .is_wysiwyg = "true";
defparam \regs~1049 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N36
cyclonev_lcell_comb \regs~3272 (
// Equation(s):
// \regs~3272_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~1049_q )) # (\imem~134_combout  & ((\regs~1081_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1113_q ))) # (\imem~134_combout  & (\regs~1145_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\regs~1145_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1113_q ),
	.datad(!\regs~1081_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1049_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3272 .extended_lut = "on";
defparam \regs~3272 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regs~3272 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N5
dffeas \regs~1177 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1177 .is_wysiwyg = "true";
defparam \regs~1177 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N0
cyclonev_lcell_comb \regs~2192 (
// Equation(s):
// \regs~2192_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3272_combout ))))) # (\imem~123_combout  & (((!\regs~3272_combout  & ((\regs~1177_q ))) # (\regs~3272_combout  & (\regs~1209_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3272_combout ))))) # (\imem~123_combout  & (((!\regs~3272_combout  & (\regs~1241_q )) # (\regs~3272_combout  & ((\regs~1273_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1209_q ),
	.datac(!\regs~1241_q ),
	.datad(!\regs~1273_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3272_combout ),
	.datag(!\regs~1177_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2192 .extended_lut = "on";
defparam \regs~2192 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N38
dffeas \regs~761 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~761 .is_wysiwyg = "true";
defparam \regs~761 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N39
cyclonev_lcell_comb \regs~729feeder (
// Equation(s):
// \regs~729feeder_combout  = ( \wregval_M[25]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~729feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~729feeder .extended_lut = "off";
defparam \regs~729feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~729feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N40
dffeas \regs~729 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~729feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~729 .is_wysiwyg = "true";
defparam \regs~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N2
dffeas \regs~697 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~697 .is_wysiwyg = "true";
defparam \regs~697 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N48
cyclonev_lcell_comb \regs~569feeder (
// Equation(s):
// \regs~569feeder_combout  = ( \wregval_M[25]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~569feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~569feeder .extended_lut = "off";
defparam \regs~569feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~569feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N50
dffeas \regs~569 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~569feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~569 .is_wysiwyg = "true";
defparam \regs~569 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N51
cyclonev_lcell_comb \regs~633feeder (
// Equation(s):
// \regs~633feeder_combout  = ( \wregval_M[25]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~633feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~633feeder .extended_lut = "off";
defparam \regs~633feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~633feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N52
dffeas \regs~633 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~633feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~633 .is_wysiwyg = "true";
defparam \regs~633 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N0
cyclonev_lcell_comb \regs~601feeder (
// Equation(s):
// \regs~601feeder_combout  = ( \wregval_M[25]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~601feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~601feeder .extended_lut = "off";
defparam \regs~601feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~601feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \regs~601 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~601feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~601 .is_wysiwyg = "true";
defparam \regs~601 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \regs~537feeder (
// Equation(s):
// \regs~537feeder_combout  = ( \wregval_M[25]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~537feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~537feeder .extended_lut = "off";
defparam \regs~537feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~537feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \regs~537 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~537feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~537 .is_wysiwyg = "true";
defparam \regs~537 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N30
cyclonev_lcell_comb \regs~3268 (
// Equation(s):
// \regs~3268_combout  = ( !\imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~537_q  & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~569_q )))) ) ) # ( \imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~601_q  & 
// !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~633_q )))) ) )

	.dataa(!\regs~569_q ),
	.datab(!\regs~633_q ),
	.datac(!\regs~601_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~537_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3268 .extended_lut = "on";
defparam \regs~3268 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N30
cyclonev_lcell_comb \regs~665feeder (
// Equation(s):
// \regs~665feeder_combout  = ( \wregval_M[25]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~665feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~665feeder .extended_lut = "off";
defparam \regs~665feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~665feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N31
dffeas \regs~665 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~665feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~665 .is_wysiwyg = "true";
defparam \regs~665 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N36
cyclonev_lcell_comb \regs~2188 (
// Equation(s):
// \regs~2188_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3268_combout )))) # (\imem~123_combout  & ((!\regs~3268_combout  & (\regs~665_q )) # (\regs~3268_combout  & ((\regs~697_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3268_combout ))))) # (\imem~123_combout  & (((!\regs~3268_combout  & ((\regs~729_q ))) # (\regs~3268_combout  & (\regs~761_q ))))) ) )

	.dataa(!\regs~761_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~729_q ),
	.datad(!\regs~697_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3268_combout ),
	.datag(!\regs~665_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2188 .extended_lut = "on";
defparam \regs~2188 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N51
cyclonev_lcell_comb \regs~2200 (
// Equation(s):
// \regs~2200_combout  = ( \regs~2192_combout  & ( \regs~2188_combout  & ( (!\imem~12_combout  & (((\imem~6_combout ) # (\regs~2184_combout )))) # (\imem~12_combout  & (((!\imem~6_combout )) # (\regs~2196_combout ))) ) ) ) # ( !\regs~2192_combout  & ( 
// \regs~2188_combout  & ( (!\imem~12_combout  & (((\imem~6_combout ) # (\regs~2184_combout )))) # (\imem~12_combout  & (\regs~2196_combout  & ((\imem~6_combout )))) ) ) ) # ( \regs~2192_combout  & ( !\regs~2188_combout  & ( (!\imem~12_combout  & 
// (((\regs~2184_combout  & !\imem~6_combout )))) # (\imem~12_combout  & (((!\imem~6_combout )) # (\regs~2196_combout ))) ) ) ) # ( !\regs~2192_combout  & ( !\regs~2188_combout  & ( (!\imem~12_combout  & (((\regs~2184_combout  & !\imem~6_combout )))) # 
// (\imem~12_combout  & (\regs~2196_combout  & ((\imem~6_combout )))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\regs~2196_combout ),
	.datac(!\regs~2184_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2192_combout ),
	.dataf(!\regs~2188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2200 .extended_lut = "off";
defparam \regs~2200 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \regs~2200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N57
cyclonev_lcell_comb \aluin2_A[25]~23 (
// Equation(s):
// \aluin2_A[25]~23_combout  = ( \WideOr2~1_combout  & ( \regs~2200_combout  & ( \aluin2_A[13]~0_combout  ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2200_combout  ) ) # ( \WideOr2~1_combout  & ( !\regs~2200_combout  & ( \aluin2_A[13]~0_combout  ) ) ) # ( 
// !\WideOr2~1_combout  & ( !\regs~2200_combout  & ( \aluin2_A[13]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[25]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[25]~23 .extended_lut = "off";
defparam \aluin2_A[25]~23 .lut_mask = 64'h00FF00FFFFFF00FF;
defparam \aluin2_A[25]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N6
cyclonev_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = ( \regs~2183_combout  & ( \aluin2_A[25]~23_combout  & ( (!\Selector35~0_combout  & ((!\Selector37~0_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & \Selector37~0_combout )) ) ) ) # ( !\regs~2183_combout  & ( 
// \aluin2_A[25]~23_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~0_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~0_combout )) ) ) ) # ( \regs~2183_combout  & ( !\aluin2_A[25]~23_combout  & 
// ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~0_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~0_combout )) ) ) ) # ( !\regs~2183_combout  & ( !\aluin2_A[25]~23_combout  & ( (\Selector35~0_combout  
// & ((!\Selector38~0_combout ) # (!\Selector37~0_combout ))) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(gnd),
	.datae(!\regs~2183_combout ),
	.dataf(!\aluin2_A[25]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~1 .extended_lut = "off";
defparam \Selector6~1 .lut_mask = 64'h323268686868C2C2;
defparam \Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N15
cyclonev_lcell_comb \regs~183feeder (
// Equation(s):
// \regs~183feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~183feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~183feeder .extended_lut = "off";
defparam \regs~183feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~183feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N16
dffeas \regs~183 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~183 .is_wysiwyg = "true";
defparam \regs~183 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N21
cyclonev_lcell_comb \regs~215feeder (
// Equation(s):
// \regs~215feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~215feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~215feeder .extended_lut = "off";
defparam \regs~215feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~215feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N23
dffeas \regs~215 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~215 .is_wysiwyg = "true";
defparam \regs~215 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N54
cyclonev_lcell_comb \regs~55feeder (
// Equation(s):
// \regs~55feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~55feeder .extended_lut = "off";
defparam \regs~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N55
dffeas \regs~55DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~55DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~55DUPLICATE .is_wysiwyg = "true";
defparam \regs~55DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N57
cyclonev_lcell_comb \regs~119feeder (
// Equation(s):
// \regs~119feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~119feeder .extended_lut = "off";
defparam \regs~119feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~119feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N59
dffeas \regs~119 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~119 .is_wysiwyg = "true";
defparam \regs~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N13
dffeas \regs~87 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~87 .is_wysiwyg = "true";
defparam \regs~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N7
dffeas \regs~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~23 .is_wysiwyg = "true";
defparam \regs~23 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_lcell_comb \regs~3328 (
// Equation(s):
// \regs~3328_combout  = ( !\imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~23_q  & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~55DUPLICATE_q )))) ) ) # ( \imem~124_combout  & ( ((!\imem~134_combout  & 
// (((\regs~87_q  & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~119_q )))) ) )

	.dataa(!\regs~55DUPLICATE_q ),
	.datab(!\regs~119_q ),
	.datac(!\regs~87_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~23_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3328 .extended_lut = "on";
defparam \regs~3328 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3328 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N44
dffeas \regs~151 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~151 .is_wysiwyg = "true";
defparam \regs~151 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \regs~2252 (
// Equation(s):
// \regs~2252_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3328_combout ))))) # (\imem~123_combout  & (((!\regs~3328_combout  & ((\regs~151_q ))) # (\regs~3328_combout  & (\regs~183_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3328_combout )))) # (\imem~123_combout  & ((!\regs~3328_combout  & (\regs~215_q )) # (\regs~3328_combout  & ((\regs~247_q )))))) ) )

	.dataa(!\regs~183_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~215_q ),
	.datad(!\regs~247_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3328_combout ),
	.datag(!\regs~151_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2252 .extended_lut = "on";
defparam \regs~2252 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N8
dffeas \regs~1783 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1783 .is_wysiwyg = "true";
defparam \regs~1783 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N3
cyclonev_lcell_comb \regs~1751feeder (
// Equation(s):
// \regs~1751feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1751feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1751feeder .extended_lut = "off";
defparam \regs~1751feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1751feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N4
dffeas \regs~1751 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1751feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1751 .is_wysiwyg = "true";
defparam \regs~1751 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N51
cyclonev_lcell_comb \regs~1719feeder (
// Equation(s):
// \regs~1719feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1719feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1719feeder .extended_lut = "off";
defparam \regs~1719feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1719feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N52
dffeas \regs~1719DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1719feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1719DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1719DUPLICATE .is_wysiwyg = "true";
defparam \regs~1719DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N38
dffeas \regs~1655 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1655 .is_wysiwyg = "true";
defparam \regs~1655 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N24
cyclonev_lcell_comb \regs~1591feeder (
// Equation(s):
// \regs~1591feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1591feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1591feeder .extended_lut = "off";
defparam \regs~1591feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1591feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \regs~1591 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1591feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1591 .is_wysiwyg = "true";
defparam \regs~1591 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N18
cyclonev_lcell_comb \regs~1623feeder (
// Equation(s):
// \regs~1623feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1623feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1623feeder .extended_lut = "off";
defparam \regs~1623feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1623feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \regs~1623 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1623feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1623 .is_wysiwyg = "true";
defparam \regs~1623 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N9
cyclonev_lcell_comb \regs~1559feeder (
// Equation(s):
// \regs~1559feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1559feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1559feeder .extended_lut = "off";
defparam \regs~1559feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1559feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N10
dffeas \regs~1559 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1559feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1559 .is_wysiwyg = "true";
defparam \regs~1559 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N36
cyclonev_lcell_comb \regs~3340 (
// Equation(s):
// \regs~3340_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1559_q ))) # (\imem~134_combout  & (\regs~1591_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1623_q ))) # (\imem~134_combout  & (\regs~1655_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1655_q ),
	.datab(!\regs~1591_q ),
	.datac(!\regs~1623_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1559_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3340 .extended_lut = "on";
defparam \regs~3340 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N9
cyclonev_lcell_comb \regs~1687feeder (
// Equation(s):
// \regs~1687feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1687feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1687feeder .extended_lut = "off";
defparam \regs~1687feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1687feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N10
dffeas \regs~1687 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1687feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1687 .is_wysiwyg = "true";
defparam \regs~1687 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N6
cyclonev_lcell_comb \regs~2264 (
// Equation(s):
// \regs~2264_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3340_combout ))))) # (\imem~123_combout  & (((!\regs~3340_combout  & (\regs~1687_q )) # (\regs~3340_combout  & ((\regs~1719DUPLICATE_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3340_combout ))))) # (\imem~123_combout  & (((!\regs~3340_combout  & ((\regs~1751_q ))) # (\regs~3340_combout  & (\regs~1783_q ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1783_q ),
	.datac(!\regs~1751_q ),
	.datad(!\regs~1719DUPLICATE_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3340_combout ),
	.datag(!\regs~1687_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2264 .extended_lut = "on";
defparam \regs~2264 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N25
dffeas \regs~1271DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1271DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1271DUPLICATE .is_wysiwyg = "true";
defparam \regs~1271DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N30
cyclonev_lcell_comb \regs~1239feeder (
// Equation(s):
// \regs~1239feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1239feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1239feeder .extended_lut = "off";
defparam \regs~1239feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1239feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \regs~1239 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1239 .is_wysiwyg = "true";
defparam \regs~1239 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \regs~1207feeder (
// Equation(s):
// \regs~1207feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1207feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1207feeder .extended_lut = "off";
defparam \regs~1207feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1207feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N44
dffeas \regs~1207 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1207 .is_wysiwyg = "true";
defparam \regs~1207 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N50
dffeas \regs~1143 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1143 .is_wysiwyg = "true";
defparam \regs~1143 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \regs~1079feeder (
// Equation(s):
// \regs~1079feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1079feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1079feeder .extended_lut = "off";
defparam \regs~1079feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1079feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N50
dffeas \regs~1079 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1079feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1079_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1079 .is_wysiwyg = "true";
defparam \regs~1079 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N22
dffeas \regs~1111 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1111 .is_wysiwyg = "true";
defparam \regs~1111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \regs~1047feeder (
// Equation(s):
// \regs~1047feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1047feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1047feeder .extended_lut = "off";
defparam \regs~1047feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1047feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N55
dffeas \regs~1047 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1047feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1047 .is_wysiwyg = "true";
defparam \regs~1047 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N24
cyclonev_lcell_comb \regs~3336 (
// Equation(s):
// \regs~3336_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1047_q ))) # (\imem~134_combout  & (\regs~1079_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1111_q ))) # (\imem~134_combout  & (\regs~1143_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1143_q ),
	.datab(!\regs~1079_q ),
	.datac(!\regs~1111_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1047_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3336 .extended_lut = "on";
defparam \regs~3336 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N24
cyclonev_lcell_comb \regs~1175feeder (
// Equation(s):
// \regs~1175feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1175feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1175feeder .extended_lut = "off";
defparam \regs~1175feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1175feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N25
dffeas \regs~1175 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1175 .is_wysiwyg = "true";
defparam \regs~1175 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \regs~2260 (
// Equation(s):
// \regs~2260_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3336_combout ))))) # (\imem~123_combout  & (((!\regs~3336_combout  & (\regs~1175_q )) # (\regs~3336_combout  & ((\regs~1207_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3336_combout ))))) # (\imem~123_combout  & (((!\regs~3336_combout  & ((\regs~1239_q ))) # (\regs~3336_combout  & (\regs~1271DUPLICATE_q ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1271DUPLICATE_q ),
	.datac(!\regs~1239_q ),
	.datad(!\regs~1207_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3336_combout ),
	.datag(!\regs~1175_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2260 .extended_lut = "on";
defparam \regs~2260 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N12
cyclonev_lcell_comb \regs~759feeder (
// Equation(s):
// \regs~759feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~759feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~759feeder .extended_lut = "off";
defparam \regs~759feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~759feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N14
dffeas \regs~759 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~759feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~759 .is_wysiwyg = "true";
defparam \regs~759 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N48
cyclonev_lcell_comb \regs~727feeder (
// Equation(s):
// \regs~727feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~727feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~727feeder .extended_lut = "off";
defparam \regs~727feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~727feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N50
dffeas \regs~727 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~727feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~727 .is_wysiwyg = "true";
defparam \regs~727 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N6
cyclonev_lcell_comb \regs~695feeder (
// Equation(s):
// \regs~695feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~695feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~695feeder .extended_lut = "off";
defparam \regs~695feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~695feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N8
dffeas \regs~695 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~695feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~695 .is_wysiwyg = "true";
defparam \regs~695 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N48
cyclonev_lcell_comb \regs~631feeder (
// Equation(s):
// \regs~631feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~631feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~631feeder .extended_lut = "off";
defparam \regs~631feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~631feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N50
dffeas \regs~631 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~631feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~631 .is_wysiwyg = "true";
defparam \regs~631 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N54
cyclonev_lcell_comb \regs~567feeder (
// Equation(s):
// \regs~567feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~567feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~567feeder .extended_lut = "off";
defparam \regs~567feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~567feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N55
dffeas \regs~567 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~567feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~567 .is_wysiwyg = "true";
defparam \regs~567 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N3
cyclonev_lcell_comb \regs~599feeder (
// Equation(s):
// \regs~599feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~599feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~599feeder .extended_lut = "off";
defparam \regs~599feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~599feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \regs~599 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~599feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~599 .is_wysiwyg = "true";
defparam \regs~599 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N27
cyclonev_lcell_comb \regs~535feeder (
// Equation(s):
// \regs~535feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~535feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~535feeder .extended_lut = "off";
defparam \regs~535feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~535feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \regs~535 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~535feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~535 .is_wysiwyg = "true";
defparam \regs~535 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N36
cyclonev_lcell_comb \regs~3332 (
// Equation(s):
// \regs~3332_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~535_q ))) # (\imem~134_combout  & (\regs~567_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~599_q ))) # (\imem~134_combout  & (\regs~631_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~631_q ),
	.datab(!\regs~567_q ),
	.datac(!\regs~599_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~535_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3332 .extended_lut = "on";
defparam \regs~3332 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N42
cyclonev_lcell_comb \regs~663feeder (
// Equation(s):
// \regs~663feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~663feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~663feeder .extended_lut = "off";
defparam \regs~663feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~663feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N44
dffeas \regs~663 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~663 .is_wysiwyg = "true";
defparam \regs~663 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N18
cyclonev_lcell_comb \regs~2256 (
// Equation(s):
// \regs~2256_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3332_combout ))))) # (\imem~123_combout  & (((!\regs~3332_combout  & (\regs~663_q )) # (\regs~3332_combout  & ((\regs~695_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3332_combout ))))) # (\imem~123_combout  & (((!\regs~3332_combout  & ((\regs~727_q ))) # (\regs~3332_combout  & (\regs~759_q ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~759_q ),
	.datac(!\regs~727_q ),
	.datad(!\regs~695_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3332_combout ),
	.datag(!\regs~663_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2256 .extended_lut = "on";
defparam \regs~2256 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N51
cyclonev_lcell_comb \regs~2268 (
// Equation(s):
// \regs~2268_combout  = ( \regs~2260_combout  & ( \regs~2256_combout  & ( (!\imem~12_combout  & (((\imem~6_combout )) # (\regs~2252_combout ))) # (\imem~12_combout  & (((!\imem~6_combout ) # (\regs~2264_combout )))) ) ) ) # ( !\regs~2260_combout  & ( 
// \regs~2256_combout  & ( (!\imem~12_combout  & (((\imem~6_combout )) # (\regs~2252_combout ))) # (\imem~12_combout  & (((\regs~2264_combout  & \imem~6_combout )))) ) ) ) # ( \regs~2260_combout  & ( !\regs~2256_combout  & ( (!\imem~12_combout  & 
// (\regs~2252_combout  & ((!\imem~6_combout )))) # (\imem~12_combout  & (((!\imem~6_combout ) # (\regs~2264_combout )))) ) ) ) # ( !\regs~2260_combout  & ( !\regs~2256_combout  & ( (!\imem~12_combout  & (\regs~2252_combout  & ((!\imem~6_combout )))) # 
// (\imem~12_combout  & (((\regs~2264_combout  & \imem~6_combout )))) ) ) )

	.dataa(!\regs~2252_combout ),
	.datab(!\regs~2264_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2260_combout ),
	.dataf(!\regs~2256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2268 .extended_lut = "off";
defparam \regs~2268 .lut_mask = 64'h50035F0350F35FF3;
defparam \regs~2268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \pcplus_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[22] .is_wysiwyg = "true";
defparam \pcplus_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N32
dffeas \regs~182 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~182 .is_wysiwyg = "true";
defparam \regs~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N44
dffeas \regs~246 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~246 .is_wysiwyg = "true";
defparam \regs~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N50
dffeas \regs~214 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~214 .is_wysiwyg = "true";
defparam \regs~214 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \regs~118feeder (
// Equation(s):
// \regs~118feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~118feeder .extended_lut = "off";
defparam \regs~118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~118feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N26
dffeas \regs~118 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~118 .is_wysiwyg = "true";
defparam \regs~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N50
dffeas \regs~54 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~54 .is_wysiwyg = "true";
defparam \regs~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N17
dffeas \regs~86 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~86 .is_wysiwyg = "true";
defparam \regs~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N57
cyclonev_lcell_comb \regs~22feeder (
// Equation(s):
// \regs~22feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~22feeder .extended_lut = "off";
defparam \regs~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N59
dffeas \regs~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~22 .is_wysiwyg = "true";
defparam \regs~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \regs~3168 (
// Equation(s):
// \regs~3168_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~22_q ))) # (\imem~134_combout  & (\regs~54_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~86_q ))) # (\imem~134_combout  & (\regs~118_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~118_q ),
	.datab(!\regs~54_q ),
	.datac(!\regs~86_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~22_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3168 .extended_lut = "on";
defparam \regs~3168 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N34
dffeas \regs~150DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~150DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~150DUPLICATE .is_wysiwyg = "true";
defparam \regs~150DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N33
cyclonev_lcell_comb \regs~2082 (
// Equation(s):
// \regs~2082_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3168_combout )))) # (\imem~123_combout  & ((!\regs~3168_combout  & ((\regs~150DUPLICATE_q ))) # (\regs~3168_combout  & (\regs~182_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3168_combout )))) # (\imem~123_combout  & ((!\regs~3168_combout  & ((\regs~214_q ))) # (\regs~3168_combout  & (\regs~246_q ))))) ) )

	.dataa(!\regs~182_q ),
	.datab(!\regs~246_q ),
	.datac(!\regs~214_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3168_combout ),
	.datag(!\regs~150DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2082 .extended_lut = "on";
defparam \regs~2082 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2082 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N30
cyclonev_lcell_comb \regs~1718feeder (
// Equation(s):
// \regs~1718feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1718feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1718feeder .extended_lut = "off";
defparam \regs~1718feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1718feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N31
dffeas \regs~1718DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1718feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1718DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1718DUPLICATE .is_wysiwyg = "true";
defparam \regs~1718DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N39
cyclonev_lcell_comb \regs~1750feeder (
// Equation(s):
// \regs~1750feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1750feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1750feeder .extended_lut = "off";
defparam \regs~1750feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1750feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N41
dffeas \regs~1750 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1750feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1750 .is_wysiwyg = "true";
defparam \regs~1750 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N12
cyclonev_lcell_comb \regs~1654feeder (
// Equation(s):
// \regs~1654feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1654feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1654feeder .extended_lut = "off";
defparam \regs~1654feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1654feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N14
dffeas \regs~1654 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1654feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1654 .is_wysiwyg = "true";
defparam \regs~1654 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N5
dffeas \regs~1622 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1622 .is_wysiwyg = "true";
defparam \regs~1622 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N42
cyclonev_lcell_comb \regs~1590feeder (
// Equation(s):
// \regs~1590feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1590feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1590feeder .extended_lut = "off";
defparam \regs~1590feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1590feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N43
dffeas \regs~1590 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1590feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1590 .is_wysiwyg = "true";
defparam \regs~1590 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N57
cyclonev_lcell_comb \regs~1558feeder (
// Equation(s):
// \regs~1558feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1558feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1558feeder .extended_lut = "off";
defparam \regs~1558feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1558feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N58
dffeas \regs~1558 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1558feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1558 .is_wysiwyg = "true";
defparam \regs~1558 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N48
cyclonev_lcell_comb \regs~3180 (
// Equation(s):
// \regs~3180_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~1558_q )) # (\imem~134_combout  & ((\regs~1590_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1622_q ))) # (\imem~134_combout  & (\regs~1654_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1654_q ),
	.datac(!\regs~1622_q ),
	.datad(!\regs~1590_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1558_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3180 .extended_lut = "on";
defparam \regs~3180 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N0
cyclonev_lcell_comb \regs~1686feeder (
// Equation(s):
// \regs~1686feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1686feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1686feeder .extended_lut = "off";
defparam \regs~1686feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1686feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N1
dffeas \regs~1686 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1686feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1686 .is_wysiwyg = "true";
defparam \regs~1686 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N30
cyclonev_lcell_comb \regs~2094 (
// Equation(s):
// \regs~2094_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3180_combout )))) # (\imem~123_combout  & ((!\regs~3180_combout  & ((\regs~1686_q ))) # (\regs~3180_combout  & (\regs~1718DUPLICATE_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3180_combout )))) # (\imem~123_combout  & ((!\regs~3180_combout  & ((\regs~1750_q ))) # (\regs~3180_combout  & (\regs~1782_q ))))) ) )

	.dataa(!\regs~1718DUPLICATE_q ),
	.datab(!\regs~1782_q ),
	.datac(!\regs~1750_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3180_combout ),
	.datag(!\regs~1686_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2094 .extended_lut = "on";
defparam \regs~2094 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2094 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N2
dffeas \regs~758 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~758 .is_wysiwyg = "true";
defparam \regs~758 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N54
cyclonev_lcell_comb \regs~694feeder (
// Equation(s):
// \regs~694feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~694feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~694feeder .extended_lut = "off";
defparam \regs~694feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~694feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N55
dffeas \regs~694DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~694DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~694DUPLICATE .is_wysiwyg = "true";
defparam \regs~694DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N9
cyclonev_lcell_comb \regs~726feeder (
// Equation(s):
// \regs~726feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~726feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~726feeder .extended_lut = "off";
defparam \regs~726feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~726feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N10
dffeas \regs~726 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~726feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~726 .is_wysiwyg = "true";
defparam \regs~726 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N3
cyclonev_lcell_comb \regs~566feeder (
// Equation(s):
// \regs~566feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~566feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~566feeder .extended_lut = "off";
defparam \regs~566feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~566feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N5
dffeas \regs~566 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~566feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~566 .is_wysiwyg = "true";
defparam \regs~566 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N9
cyclonev_lcell_comb \regs~630feeder (
// Equation(s):
// \regs~630feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~630feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~630feeder .extended_lut = "off";
defparam \regs~630feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~630feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N11
dffeas \regs~630 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~630feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~630 .is_wysiwyg = "true";
defparam \regs~630 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N10
dffeas \regs~598 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~598 .is_wysiwyg = "true";
defparam \regs~598 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N35
dffeas \regs~534 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~534 .is_wysiwyg = "true";
defparam \regs~534 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N42
cyclonev_lcell_comb \regs~3172 (
// Equation(s):
// \regs~3172_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~534_q ))) # (\imem~134_combout  & (\regs~566_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~598_q ))) # (\imem~134_combout  & (\regs~630_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~566_q ),
	.datab(!\regs~630_q ),
	.datac(!\regs~598_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~534_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3172 .extended_lut = "on";
defparam \regs~3172 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N30
cyclonev_lcell_comb \regs~662feeder (
// Equation(s):
// \regs~662feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~662feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~662feeder .extended_lut = "off";
defparam \regs~662feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~662feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \regs~662 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~662feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~662 .is_wysiwyg = "true";
defparam \regs~662 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N0
cyclonev_lcell_comb \regs~2086 (
// Equation(s):
// \regs~2086_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3172_combout )))) # (\imem~123_combout  & ((!\regs~3172_combout  & ((\regs~662_q ))) # (\regs~3172_combout  & (\regs~694DUPLICATE_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3172_combout )))) # (\imem~123_combout  & ((!\regs~3172_combout  & ((\regs~726_q ))) # (\regs~3172_combout  & (\regs~758_q ))))) ) )

	.dataa(!\regs~758_q ),
	.datab(!\regs~694DUPLICATE_q ),
	.datac(!\regs~726_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3172_combout ),
	.datag(!\regs~662_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2086 .extended_lut = "on";
defparam \regs~2086 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2086 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N24
cyclonev_lcell_comb \regs~1270feeder (
// Equation(s):
// \regs~1270feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1270feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1270feeder .extended_lut = "off";
defparam \regs~1270feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1270feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \regs~1270 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1270feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1270 .is_wysiwyg = "true";
defparam \regs~1270 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N4
dffeas \regs~1238 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1238 .is_wysiwyg = "true";
defparam \regs~1238 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N2
dffeas \regs~1206 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1206 .is_wysiwyg = "true";
defparam \regs~1206 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N27
cyclonev_lcell_comb \regs~1142feeder (
// Equation(s):
// \regs~1142feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1142feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1142feeder .extended_lut = "off";
defparam \regs~1142feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1142feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N29
dffeas \regs~1142 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1142 .is_wysiwyg = "true";
defparam \regs~1142 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N20
dffeas \regs~1078 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1078_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1078 .is_wysiwyg = "true";
defparam \regs~1078 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N37
dffeas \regs~1110 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1110 .is_wysiwyg = "true";
defparam \regs~1110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N45
cyclonev_lcell_comb \regs~1046feeder (
// Equation(s):
// \regs~1046feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1046feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1046feeder .extended_lut = "off";
defparam \regs~1046feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1046feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N46
dffeas \regs~1046 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1046feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1046 .is_wysiwyg = "true";
defparam \regs~1046 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N54
cyclonev_lcell_comb \regs~3176 (
// Equation(s):
// \regs~3176_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1046_q ))) # (\imem~134_combout  & (\regs~1078_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1110_q ))) # (\imem~134_combout  & (\regs~1142_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1142_q ),
	.datab(!\regs~1078_q ),
	.datac(!\regs~1110_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1046_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3176 .extended_lut = "on";
defparam \regs~3176 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N12
cyclonev_lcell_comb \regs~1174feeder (
// Equation(s):
// \regs~1174feeder_combout  = ( \wregval_M[22]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1174feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1174feeder .extended_lut = "off";
defparam \regs~1174feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1174feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \regs~1174 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1174 .is_wysiwyg = "true";
defparam \regs~1174 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N36
cyclonev_lcell_comb \regs~2090 (
// Equation(s):
// \regs~2090_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3176_combout ))))) # (\imem~123_combout  & (((!\regs~3176_combout  & (\regs~1174_q )) # (\regs~3176_combout  & ((\regs~1206_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3176_combout ))))) # (\imem~123_combout  & (((!\regs~3176_combout  & ((\regs~1238_q ))) # (\regs~3176_combout  & (\regs~1270_q ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1270_q ),
	.datac(!\regs~1238_q ),
	.datad(!\regs~1206_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3176_combout ),
	.datag(!\regs~1174_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2090 .extended_lut = "on";
defparam \regs~2090 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2090 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N57
cyclonev_lcell_comb \regs~2098 (
// Equation(s):
// \regs~2098_combout  = ( \regs~2086_combout  & ( \regs~2090_combout  & ( (!\imem~6_combout  & (((\imem~12_combout )) # (\regs~2082_combout ))) # (\imem~6_combout  & (((!\imem~12_combout ) # (\regs~2094_combout )))) ) ) ) # ( !\regs~2086_combout  & ( 
// \regs~2090_combout  & ( (!\imem~6_combout  & (((\imem~12_combout )) # (\regs~2082_combout ))) # (\imem~6_combout  & (((\imem~12_combout  & \regs~2094_combout )))) ) ) ) # ( \regs~2086_combout  & ( !\regs~2090_combout  & ( (!\imem~6_combout  & 
// (\regs~2082_combout  & (!\imem~12_combout ))) # (\imem~6_combout  & (((!\imem~12_combout ) # (\regs~2094_combout )))) ) ) ) # ( !\regs~2086_combout  & ( !\regs~2090_combout  & ( (!\imem~6_combout  & (\regs~2082_combout  & (!\imem~12_combout ))) # 
// (\imem~6_combout  & (((\imem~12_combout  & \regs~2094_combout )))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs~2082_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\regs~2094_combout ),
	.datae(!\regs~2086_combout ),
	.dataf(!\regs~2090_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2098 .extended_lut = "off";
defparam \regs~2098 .lut_mask = 64'h202570752A2F7A7F;
defparam \regs~2098 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N44
dffeas \wmemval_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2098_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[22] .is_wysiwyg = "true";
defparam \wmemval_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \HexOut[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[22]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[22] .is_wysiwyg = "true";
defparam \HexOut[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[22]~11_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[22]~11_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006DC0E0070000000000000000001E0800109EB000000000000002000";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N27
cyclonev_lcell_comb \dbus[22]~8 (
// Equation(s):
// \dbus[22]~8_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\dbus~1_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dbus~1_combout )) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dbus~1_combout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[22]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[22]~8 .extended_lut = "off";
defparam \dbus[22]~8 .lut_mask = 64'h05000500F500F500;
defparam \dbus[22]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N2
dffeas \timer|lim[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[22]~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [22]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[22] .is_wysiwyg = "true";
defparam \timer|lim[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N3
cyclonev_lcell_comb \timer|Add1~37 (
// Equation(s):
// \timer|Add1~37_sumout  = SUM(( \timer|cnt[21]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~34  ))
// \timer|Add1~38  = CARRY(( \timer|cnt[21]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~37_sumout ),
	.cout(\timer|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~37 .extended_lut = "off";
defparam \timer|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N6
cyclonev_lcell_comb \timer|Add1~5 (
// Equation(s):
// \timer|Add1~5_sumout  = SUM(( \timer|cnt [22] ) + ( GND ) + ( \timer|Add1~38  ))
// \timer|Add1~6  = CARRY(( \timer|cnt [22] ) + ( GND ) + ( \timer|Add1~38  ))

	.dataa(gnd),
	.datab(!\timer|cnt [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~5_sumout ),
	.cout(\timer|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~5 .extended_lut = "off";
defparam \timer|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N3
cyclonev_lcell_comb \timer|wrCnt~0 (
// Equation(s):
// \timer|wrCnt~0_combout  = ( \dbus[5]~5_combout  & ( (\wrmem_M~q  & \Equal2~5_combout ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal2~5_combout ),
	.datae(gnd),
	.dataf(!\dbus[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|wrCnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|wrCnt~0 .extended_lut = "off";
defparam \timer|wrCnt~0 .lut_mask = 64'h0000000000550055;
defparam \timer|wrCnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N0
cyclonev_lcell_comb \timer|Add2~69 (
// Equation(s):
// \timer|Add2~69_sumout  = SUM(( \timer|clkTimer_div [0] ) + ( VCC ) + ( !VCC ))
// \timer|Add2~70  = CARRY(( \timer|clkTimer_div [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~69_sumout ),
	.cout(\timer|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~69 .extended_lut = "off";
defparam \timer|Add2~69 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N33
cyclonev_lcell_comb \timer|wrCtl (
// Equation(s):
// \timer|wrCtl~combout  = ( \wrmem_M~q  & ( (!\Equal2~5_combout ) # (!\timer|wrCtl~1_combout ) ) ) # ( !\wrmem_M~q  )

	.dataa(!\Equal2~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|wrCtl~1_combout ),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|wrCtl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|wrCtl .extended_lut = "off";
defparam \timer|wrCtl .lut_mask = 64'hFFFFFFFFFFAAFFAA;
defparam \timer|wrCtl .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N21
cyclonev_lcell_comb \timer|clkTimer_div[31]~0 (
// Equation(s):
// \timer|clkTimer_div[31]~0_combout  = ( \timer|wrCtl~combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\timer|wrCnt~0_combout  & \timer|lim[0]~1_combout )) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(!\timer|wrCnt~0_combout ),
	.datad(!\timer|lim[0]~1_combout ),
	.datae(gnd),
	.dataf(!\timer|wrCtl~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|clkTimer_div[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|clkTimer_div[31]~0 .extended_lut = "off";
defparam \timer|clkTimer_div[31]~0 .lut_mask = 64'h0000000000500050;
defparam \timer|clkTimer_div[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N2
dffeas \timer|clkTimer_div[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[0] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N3
cyclonev_lcell_comb \timer|Add2~65 (
// Equation(s):
// \timer|Add2~65_sumout  = SUM(( \timer|clkTimer_div [1] ) + ( GND ) + ( \timer|Add2~70  ))
// \timer|Add2~66  = CARRY(( \timer|clkTimer_div [1] ) + ( GND ) + ( \timer|Add2~70  ))

	.dataa(!\timer|clkTimer_div [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~65_sumout ),
	.cout(\timer|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~65 .extended_lut = "off";
defparam \timer|Add2~65 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \timer|clkTimer_div[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[1] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N6
cyclonev_lcell_comb \timer|Add2~85 (
// Equation(s):
// \timer|Add2~85_sumout  = SUM(( \timer|clkTimer_div [2] ) + ( GND ) + ( \timer|Add2~66  ))
// \timer|Add2~86  = CARRY(( \timer|clkTimer_div [2] ) + ( GND ) + ( \timer|Add2~66  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~85_sumout ),
	.cout(\timer|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~85 .extended_lut = "off";
defparam \timer|Add2~85 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N8
dffeas \timer|clkTimer_div[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[2] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N9
cyclonev_lcell_comb \timer|Add2~81 (
// Equation(s):
// \timer|Add2~81_sumout  = SUM(( \timer|clkTimer_div [3] ) + ( GND ) + ( \timer|Add2~86  ))
// \timer|Add2~82  = CARRY(( \timer|clkTimer_div [3] ) + ( GND ) + ( \timer|Add2~86  ))

	.dataa(!\timer|clkTimer_div [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~81_sumout ),
	.cout(\timer|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~81 .extended_lut = "off";
defparam \timer|Add2~81 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N10
dffeas \timer|clkTimer_div[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[3] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N12
cyclonev_lcell_comb \timer|Add2~77 (
// Equation(s):
// \timer|Add2~77_sumout  = SUM(( \timer|clkTimer_div [4] ) + ( GND ) + ( \timer|Add2~82  ))
// \timer|Add2~78  = CARRY(( \timer|clkTimer_div [4] ) + ( GND ) + ( \timer|Add2~82  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~77_sumout ),
	.cout(\timer|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~77 .extended_lut = "off";
defparam \timer|Add2~77 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \timer|clkTimer_div[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[4] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N15
cyclonev_lcell_comb \timer|Add2~73 (
// Equation(s):
// \timer|Add2~73_sumout  = SUM(( \timer|clkTimer_div [5] ) + ( GND ) + ( \timer|Add2~78  ))
// \timer|Add2~74  = CARRY(( \timer|clkTimer_div [5] ) + ( GND ) + ( \timer|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~73_sumout ),
	.cout(\timer|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~73 .extended_lut = "off";
defparam \timer|Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \timer|clkTimer_div[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[5] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N18
cyclonev_lcell_comb \timer|Add2~61 (
// Equation(s):
// \timer|Add2~61_sumout  = SUM(( \timer|clkTimer_div [6] ) + ( GND ) + ( \timer|Add2~74  ))
// \timer|Add2~62  = CARRY(( \timer|clkTimer_div [6] ) + ( GND ) + ( \timer|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~61_sumout ),
	.cout(\timer|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~61 .extended_lut = "off";
defparam \timer|Add2~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N20
dffeas \timer|clkTimer_div[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[6] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N21
cyclonev_lcell_comb \timer|Add2~57 (
// Equation(s):
// \timer|Add2~57_sumout  = SUM(( \timer|clkTimer_div [7] ) + ( GND ) + ( \timer|Add2~62  ))
// \timer|Add2~58  = CARRY(( \timer|clkTimer_div [7] ) + ( GND ) + ( \timer|Add2~62  ))

	.dataa(!\timer|clkTimer_div [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~57_sumout ),
	.cout(\timer|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~57 .extended_lut = "off";
defparam \timer|Add2~57 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \timer|clkTimer_div[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[7] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N24
cyclonev_lcell_comb \timer|Add2~53 (
// Equation(s):
// \timer|Add2~53_sumout  = SUM(( \timer|clkTimer_div [8] ) + ( GND ) + ( \timer|Add2~58  ))
// \timer|Add2~54  = CARRY(( \timer|clkTimer_div [8] ) + ( GND ) + ( \timer|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~53_sumout ),
	.cout(\timer|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~53 .extended_lut = "off";
defparam \timer|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N26
dffeas \timer|clkTimer_div[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[8] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N27
cyclonev_lcell_comb \timer|Add2~93 (
// Equation(s):
// \timer|Add2~93_sumout  = SUM(( \timer|clkTimer_div [9] ) + ( GND ) + ( \timer|Add2~54  ))
// \timer|Add2~94  = CARRY(( \timer|clkTimer_div [9] ) + ( GND ) + ( \timer|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~93_sumout ),
	.cout(\timer|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~93 .extended_lut = "off";
defparam \timer|Add2~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N28
dffeas \timer|clkTimer_div[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[9] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N30
cyclonev_lcell_comb \timer|Add2~89 (
// Equation(s):
// \timer|Add2~89_sumout  = SUM(( \timer|clkTimer_div [10] ) + ( GND ) + ( \timer|Add2~94  ))
// \timer|Add2~90  = CARRY(( \timer|clkTimer_div [10] ) + ( GND ) + ( \timer|Add2~94  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~89_sumout ),
	.cout(\timer|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~89 .extended_lut = "off";
defparam \timer|Add2~89 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N32
dffeas \timer|clkTimer_div[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[10] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N33
cyclonev_lcell_comb \timer|Add2~109 (
// Equation(s):
// \timer|Add2~109_sumout  = SUM(( \timer|clkTimer_div [11] ) + ( GND ) + ( \timer|Add2~90  ))
// \timer|Add2~110  = CARRY(( \timer|clkTimer_div [11] ) + ( GND ) + ( \timer|Add2~90  ))

	.dataa(!\timer|clkTimer_div [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~109_sumout ),
	.cout(\timer|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~109 .extended_lut = "off";
defparam \timer|Add2~109 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N35
dffeas \timer|clkTimer_div[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[11] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N36
cyclonev_lcell_comb \timer|Add2~105 (
// Equation(s):
// \timer|Add2~105_sumout  = SUM(( \timer|clkTimer_div [12] ) + ( GND ) + ( \timer|Add2~110  ))
// \timer|Add2~106  = CARRY(( \timer|clkTimer_div [12] ) + ( GND ) + ( \timer|Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~105_sumout ),
	.cout(\timer|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~105 .extended_lut = "off";
defparam \timer|Add2~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N38
dffeas \timer|clkTimer_div[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[12] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N39
cyclonev_lcell_comb \timer|Add2~101 (
// Equation(s):
// \timer|Add2~101_sumout  = SUM(( \timer|clkTimer_div [13] ) + ( GND ) + ( \timer|Add2~106  ))
// \timer|Add2~102  = CARRY(( \timer|clkTimer_div [13] ) + ( GND ) + ( \timer|Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~101_sumout ),
	.cout(\timer|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~101 .extended_lut = "off";
defparam \timer|Add2~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N41
dffeas \timer|clkTimer_div[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[13] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N42
cyclonev_lcell_comb \timer|Add2~97 (
// Equation(s):
// \timer|Add2~97_sumout  = SUM(( \timer|clkTimer_div [14] ) + ( GND ) + ( \timer|Add2~102  ))
// \timer|Add2~98  = CARRY(( \timer|clkTimer_div [14] ) + ( GND ) + ( \timer|Add2~102  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~97_sumout ),
	.cout(\timer|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~97 .extended_lut = "off";
defparam \timer|Add2~97 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N44
dffeas \timer|clkTimer_div[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[14] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N45
cyclonev_lcell_comb \timer|Add2~49 (
// Equation(s):
// \timer|Add2~49_sumout  = SUM(( \timer|clkTimer_div [15] ) + ( GND ) + ( \timer|Add2~98  ))
// \timer|Add2~50  = CARRY(( \timer|clkTimer_div [15] ) + ( GND ) + ( \timer|Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~49_sumout ),
	.cout(\timer|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~49 .extended_lut = "off";
defparam \timer|Add2~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N46
dffeas \timer|clkTimer_div[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[15] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N48
cyclonev_lcell_comb \timer|Add2~45 (
// Equation(s):
// \timer|Add2~45_sumout  = SUM(( \timer|clkTimer_div [16] ) + ( GND ) + ( \timer|Add2~50  ))
// \timer|Add2~46  = CARRY(( \timer|clkTimer_div [16] ) + ( GND ) + ( \timer|Add2~50  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~45_sumout ),
	.cout(\timer|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~45 .extended_lut = "off";
defparam \timer|Add2~45 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N49
dffeas \timer|clkTimer_div[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [16]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[16] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N51
cyclonev_lcell_comb \timer|Add2~41 (
// Equation(s):
// \timer|Add2~41_sumout  = SUM(( \timer|clkTimer_div [17] ) + ( GND ) + ( \timer|Add2~46  ))
// \timer|Add2~42  = CARRY(( \timer|clkTimer_div [17] ) + ( GND ) + ( \timer|Add2~46  ))

	.dataa(!\timer|clkTimer_div [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~41_sumout ),
	.cout(\timer|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~41 .extended_lut = "off";
defparam \timer|Add2~41 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N53
dffeas \timer|clkTimer_div[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [17]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[17] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N54
cyclonev_lcell_comb \timer|Add2~37 (
// Equation(s):
// \timer|Add2~37_sumout  = SUM(( \timer|clkTimer_div [18] ) + ( GND ) + ( \timer|Add2~42  ))
// \timer|Add2~38  = CARRY(( \timer|clkTimer_div [18] ) + ( GND ) + ( \timer|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~37_sumout ),
	.cout(\timer|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~37 .extended_lut = "off";
defparam \timer|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N56
dffeas \timer|clkTimer_div[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [18]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[18] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y14_N57
cyclonev_lcell_comb \timer|Add2~33 (
// Equation(s):
// \timer|Add2~33_sumout  = SUM(( \timer|clkTimer_div [19] ) + ( GND ) + ( \timer|Add2~38  ))
// \timer|Add2~34  = CARRY(( \timer|clkTimer_div [19] ) + ( GND ) + ( \timer|Add2~38  ))

	.dataa(!\timer|clkTimer_div [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~33_sumout ),
	.cout(\timer|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~33 .extended_lut = "off";
defparam \timer|Add2~33 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N58
dffeas \timer|clkTimer_div[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [19]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[19] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N0
cyclonev_lcell_comb \timer|Add2~29 (
// Equation(s):
// \timer|Add2~29_sumout  = SUM(( \timer|clkTimer_div [20] ) + ( GND ) + ( \timer|Add2~34  ))
// \timer|Add2~30  = CARRY(( \timer|clkTimer_div [20] ) + ( GND ) + ( \timer|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~29_sumout ),
	.cout(\timer|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~29 .extended_lut = "off";
defparam \timer|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N2
dffeas \timer|clkTimer_div[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [20]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[20] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N3
cyclonev_lcell_comb \timer|Add2~25 (
// Equation(s):
// \timer|Add2~25_sumout  = SUM(( \timer|clkTimer_div [21] ) + ( GND ) + ( \timer|Add2~30  ))
// \timer|Add2~26  = CARRY(( \timer|clkTimer_div [21] ) + ( GND ) + ( \timer|Add2~30  ))

	.dataa(!\timer|clkTimer_div [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~25_sumout ),
	.cout(\timer|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~25 .extended_lut = "off";
defparam \timer|Add2~25 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \timer|clkTimer_div[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [21]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[21] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N6
cyclonev_lcell_comb \timer|Add2~21 (
// Equation(s):
// \timer|Add2~21_sumout  = SUM(( \timer|clkTimer_div [22] ) + ( GND ) + ( \timer|Add2~26  ))
// \timer|Add2~22  = CARRY(( \timer|clkTimer_div [22] ) + ( GND ) + ( \timer|Add2~26  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~21_sumout ),
	.cout(\timer|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~21 .extended_lut = "off";
defparam \timer|Add2~21 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N8
dffeas \timer|clkTimer_div[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [22]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[22] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N9
cyclonev_lcell_comb \timer|Add2~17 (
// Equation(s):
// \timer|Add2~17_sumout  = SUM(( \timer|clkTimer_div [23] ) + ( GND ) + ( \timer|Add2~22  ))
// \timer|Add2~18  = CARRY(( \timer|clkTimer_div [23] ) + ( GND ) + ( \timer|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~17_sumout ),
	.cout(\timer|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~17 .extended_lut = "off";
defparam \timer|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \timer|clkTimer_div[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [23]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[23] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N12
cyclonev_lcell_comb \timer|Add2~13 (
// Equation(s):
// \timer|Add2~13_sumout  = SUM(( \timer|clkTimer_div [24] ) + ( GND ) + ( \timer|Add2~18  ))
// \timer|Add2~14  = CARRY(( \timer|clkTimer_div [24] ) + ( GND ) + ( \timer|Add2~18  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~13_sumout ),
	.cout(\timer|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~13 .extended_lut = "off";
defparam \timer|Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N14
dffeas \timer|clkTimer_div[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [24]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[24] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N15
cyclonev_lcell_comb \timer|Add2~9 (
// Equation(s):
// \timer|Add2~9_sumout  = SUM(( \timer|clkTimer_div [25] ) + ( GND ) + ( \timer|Add2~14  ))
// \timer|Add2~10  = CARRY(( \timer|clkTimer_div [25] ) + ( GND ) + ( \timer|Add2~14  ))

	.dataa(!\timer|clkTimer_div [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~9_sumout ),
	.cout(\timer|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~9 .extended_lut = "off";
defparam \timer|Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N16
dffeas \timer|clkTimer_div[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [25]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[25] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N18
cyclonev_lcell_comb \timer|Add2~125 (
// Equation(s):
// \timer|Add2~125_sumout  = SUM(( \timer|clkTimer_div [26] ) + ( GND ) + ( \timer|Add2~10  ))
// \timer|Add2~126  = CARRY(( \timer|clkTimer_div [26] ) + ( GND ) + ( \timer|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~125_sumout ),
	.cout(\timer|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~125 .extended_lut = "off";
defparam \timer|Add2~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N20
dffeas \timer|clkTimer_div[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [26]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[26] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N21
cyclonev_lcell_comb \timer|Add2~121 (
// Equation(s):
// \timer|Add2~121_sumout  = SUM(( \timer|clkTimer_div [27] ) + ( GND ) + ( \timer|Add2~126  ))
// \timer|Add2~122  = CARRY(( \timer|clkTimer_div [27] ) + ( GND ) + ( \timer|Add2~126  ))

	.dataa(!\timer|clkTimer_div [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~121_sumout ),
	.cout(\timer|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~121 .extended_lut = "off";
defparam \timer|Add2~121 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \timer|clkTimer_div[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [27]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[27] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N24
cyclonev_lcell_comb \timer|Add2~117 (
// Equation(s):
// \timer|Add2~117_sumout  = SUM(( \timer|clkTimer_div [28] ) + ( GND ) + ( \timer|Add2~122  ))
// \timer|Add2~118  = CARRY(( \timer|clkTimer_div [28] ) + ( GND ) + ( \timer|Add2~122  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~117_sumout ),
	.cout(\timer|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~117 .extended_lut = "off";
defparam \timer|Add2~117 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \timer|clkTimer_div[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [28]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[28] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N27
cyclonev_lcell_comb \timer|Add2~113 (
// Equation(s):
// \timer|Add2~113_sumout  = SUM(( \timer|clkTimer_div [29] ) + ( GND ) + ( \timer|Add2~118  ))
// \timer|Add2~114  = CARRY(( \timer|clkTimer_div [29] ) + ( GND ) + ( \timer|Add2~118  ))

	.dataa(!\timer|clkTimer_div [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~113_sumout ),
	.cout(\timer|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~113 .extended_lut = "off";
defparam \timer|Add2~113 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \timer|clkTimer_div[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [29]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[29] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N30
cyclonev_lcell_comb \timer|Add2~5 (
// Equation(s):
// \timer|Add2~5_sumout  = SUM(( \timer|clkTimer_div [30] ) + ( GND ) + ( \timer|Add2~114  ))
// \timer|Add2~6  = CARRY(( \timer|clkTimer_div [30] ) + ( GND ) + ( \timer|Add2~114  ))

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~5_sumout ),
	.cout(\timer|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~5 .extended_lut = "off";
defparam \timer|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N32
dffeas \timer|clkTimer_div[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [30]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[30] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N33
cyclonev_lcell_comb \timer|Add2~1 (
// Equation(s):
// \timer|Add2~1_sumout  = SUM(( \timer|clkTimer_div [31] ) + ( GND ) + ( \timer|Add2~6  ))

	.dataa(!\timer|clkTimer_div [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Add2~1 .extended_lut = "off";
defparam \timer|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N35
dffeas \timer|clkTimer_div[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div [31]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[31] .is_wysiwyg = "true";
defparam \timer|clkTimer_div[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N54
cyclonev_lcell_comb \timer|LessThan0~7 (
// Equation(s):
// \timer|LessThan0~7_combout  = ( \timer|clkTimer_div [26] ) # ( !\timer|clkTimer_div [26] & ( ((\timer|clkTimer_div [27]) # (\timer|clkTimer_div [29])) # (\timer|clkTimer_div [28]) ) )

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [28]),
	.datac(!\timer|clkTimer_div [29]),
	.datad(!\timer|clkTimer_div [27]),
	.datae(gnd),
	.dataf(!\timer|clkTimer_div [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~7 .extended_lut = "off";
defparam \timer|LessThan0~7 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \timer|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N36
cyclonev_lcell_comb \timer|LessThan0~0 (
// Equation(s):
// \timer|LessThan0~0_combout  = ( !\timer|clkTimer_div [21] & ( \timer|clkTimer_div [19] & ( (!\timer|clkTimer_div [22] & !\timer|clkTimer_div [20]) ) ) ) # ( !\timer|clkTimer_div [21] & ( !\timer|clkTimer_div [19] & ( (!\timer|clkTimer_div [22] & 
// ((!\timer|clkTimer_div [18]) # (!\timer|clkTimer_div [20]))) ) ) )

	.dataa(!\timer|clkTimer_div [18]),
	.datab(!\timer|clkTimer_div [22]),
	.datac(!\timer|clkTimer_div [20]),
	.datad(gnd),
	.datae(!\timer|clkTimer_div [21]),
	.dataf(!\timer|clkTimer_div [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~0 .extended_lut = "off";
defparam \timer|LessThan0~0 .lut_mask = 64'hC8C80000C0C00000;
defparam \timer|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N30
cyclonev_lcell_comb \timer|LessThan0~1 (
// Equation(s):
// \timer|LessThan0~1_combout  = ( \timer|clkTimer_div [3] & ( (\timer|clkTimer_div [4] & (\timer|clkTimer_div [5] & \timer|clkTimer_div [2])) ) )

	.dataa(!\timer|clkTimer_div [4]),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [5]),
	.datad(!\timer|clkTimer_div [2]),
	.datae(gnd),
	.dataf(!\timer|clkTimer_div [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~1 .extended_lut = "off";
defparam \timer|LessThan0~1 .lut_mask = 64'h0000000000050005;
defparam \timer|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N6
cyclonev_lcell_comb \timer|LessThan0~2 (
// Equation(s):
// \timer|LessThan0~2_combout  = ( \timer|clkTimer_div [0] & ( \timer|clkTimer_div [6] & ( (!\timer|clkTimer_div [7]) # ((!\timer|LessThan0~1_combout ) # (!\timer|clkTimer_div [1])) ) ) ) # ( !\timer|clkTimer_div [0] & ( \timer|clkTimer_div [6] ) ) # ( 
// \timer|clkTimer_div [0] & ( !\timer|clkTimer_div [6] ) ) # ( !\timer|clkTimer_div [0] & ( !\timer|clkTimer_div [6] ) )

	.dataa(!\timer|clkTimer_div [7]),
	.datab(!\timer|LessThan0~1_combout ),
	.datac(!\timer|clkTimer_div [1]),
	.datad(gnd),
	.datae(!\timer|clkTimer_div [0]),
	.dataf(!\timer|clkTimer_div [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~2 .extended_lut = "off";
defparam \timer|LessThan0~2 .lut_mask = 64'hFFFFFFFFFFFFFEFE;
defparam \timer|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N33
cyclonev_lcell_comb \timer|LessThan0~3 (
// Equation(s):
// \timer|LessThan0~3_combout  = ( !\timer|clkTimer_div [11] & ( (!\timer|clkTimer_div [14] & (!\timer|clkTimer_div [12] & !\timer|clkTimer_div [13])) ) )

	.dataa(gnd),
	.datab(!\timer|clkTimer_div [14]),
	.datac(!\timer|clkTimer_div [12]),
	.datad(!\timer|clkTimer_div [13]),
	.datae(gnd),
	.dataf(!\timer|clkTimer_div [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~3 .extended_lut = "off";
defparam \timer|LessThan0~3 .lut_mask = 64'hC000C00000000000;
defparam \timer|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y14_N12
cyclonev_lcell_comb \timer|LessThan0~4 (
// Equation(s):
// \timer|LessThan0~4_combout  = ( \timer|clkTimer_div [9] & ( \timer|clkTimer_div [8] & ( (!\timer|clkTimer_div [10] & \timer|LessThan0~3_combout ) ) ) ) # ( !\timer|clkTimer_div [9] & ( \timer|clkTimer_div [8] & ( \timer|LessThan0~3_combout  ) ) ) # ( 
// \timer|clkTimer_div [9] & ( !\timer|clkTimer_div [8] & ( (\timer|LessThan0~3_combout  & ((!\timer|clkTimer_div [10]) # (\timer|LessThan0~2_combout ))) ) ) ) # ( !\timer|clkTimer_div [9] & ( !\timer|clkTimer_div [8] & ( \timer|LessThan0~3_combout  ) ) )

	.dataa(!\timer|clkTimer_div [10]),
	.datab(!\timer|LessThan0~2_combout ),
	.datac(!\timer|LessThan0~3_combout ),
	.datad(gnd),
	.datae(!\timer|clkTimer_div [9]),
	.dataf(!\timer|clkTimer_div [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~4 .extended_lut = "off";
defparam \timer|LessThan0~4 .lut_mask = 64'h0F0F0B0B0F0F0A0A;
defparam \timer|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y14_N52
dffeas \timer|clkTimer_div[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\timer|LessThan0~8_combout ),
	.sload(gnd),
	.ena(\timer|clkTimer_div[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|clkTimer_div[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|clkTimer_div[17]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|clkTimer_div[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N42
cyclonev_lcell_comb \timer|LessThan0~5 (
// Equation(s):
// \timer|LessThan0~5_combout  = ( \timer|clkTimer_div[17]~DUPLICATE_q  & ( (\timer|clkTimer_div [20] & (\timer|clkTimer_div [16] & (!\timer|LessThan0~4_combout  & \timer|clkTimer_div [15]))) ) )

	.dataa(!\timer|clkTimer_div [20]),
	.datab(!\timer|clkTimer_div [16]),
	.datac(!\timer|LessThan0~4_combout ),
	.datad(!\timer|clkTimer_div [15]),
	.datae(gnd),
	.dataf(!\timer|clkTimer_div[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~5 .extended_lut = "off";
defparam \timer|LessThan0~5 .lut_mask = 64'h0000000000100010;
defparam \timer|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N48
cyclonev_lcell_comb \timer|LessThan0~6 (
// Equation(s):
// \timer|LessThan0~6_combout  = ( \timer|clkTimer_div [23] & ( (!\timer|clkTimer_div [25]) # ((!\timer|clkTimer_div [24]) # ((\timer|LessThan0~0_combout  & !\timer|LessThan0~5_combout ))) ) ) # ( !\timer|clkTimer_div [23] )

	.dataa(!\timer|clkTimer_div [25]),
	.datab(!\timer|clkTimer_div [24]),
	.datac(!\timer|LessThan0~0_combout ),
	.datad(!\timer|LessThan0~5_combout ),
	.datae(gnd),
	.dataf(!\timer|clkTimer_div [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~6 .extended_lut = "off";
defparam \timer|LessThan0~6 .lut_mask = 64'hFFFFFFFFEFEEEFEE;
defparam \timer|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N57
cyclonev_lcell_comb \timer|LessThan0~8 (
// Equation(s):
// \timer|LessThan0~8_combout  = ( \timer|LessThan0~6_combout  & ( ((\timer|LessThan0~7_combout ) # (\timer|clkTimer_div [30])) # (\timer|clkTimer_div [31]) ) ) # ( !\timer|LessThan0~6_combout  )

	.dataa(!\timer|clkTimer_div [31]),
	.datab(gnd),
	.datac(!\timer|clkTimer_div [30]),
	.datad(!\timer|LessThan0~7_combout ),
	.datae(gnd),
	.dataf(!\timer|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~8 .extended_lut = "off";
defparam \timer|LessThan0~8 .lut_mask = 64'hFFFFFFFF5FFF5FFF;
defparam \timer|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N45
cyclonev_lcell_comb \timer|cnt~0 (
// Equation(s):
// \timer|cnt~0_combout  = ( \timer|wrCtl~combout  & ( \timer|LessThan0~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|LessThan0~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timer|wrCtl~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~0 .extended_lut = "off";
defparam \timer|cnt~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \timer|cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N18
cyclonev_lcell_comb \timer|cnt~125 (
// Equation(s):
// \timer|cnt~125_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [22])))) # (\timer|cnt~0_combout  & (!\timer|atLim~combout  & (\timer|Add1~5_sumout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[22]~11_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|atLim~combout ),
	.datac(!\dbus[22]~11_combout ),
	.datad(!\timer|Add1~5_sumout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [22]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~125 .extended_lut = "on";
defparam \timer|cnt~125 .lut_mask = 64'h00040F0F50540F0F;
defparam \timer|cnt~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \timer|cnt[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~125_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[22] .is_wysiwyg = "true";
defparam \timer|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N24
cyclonev_lcell_comb \dbus[22]~10 (
// Equation(s):
// \dbus[22]~10_combout  = ( \timer|cnt [22] & ( (\dbus[3]~9_combout  & ((\timer|lim [22]) # (\dbus[5]~5_combout ))) ) ) # ( !\timer|cnt [22] & ( (!\dbus[5]~5_combout  & (\timer|lim [22] & \dbus[3]~9_combout )) ) )

	.dataa(gnd),
	.datab(!\dbus[5]~5_combout ),
	.datac(!\timer|lim [22]),
	.datad(!\dbus[3]~9_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[22]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[22]~10 .extended_lut = "off";
defparam \dbus[22]~10 .lut_mask = 64'h000C000C003F003F;
defparam \dbus[22]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N0
cyclonev_lcell_comb \dbus[22]~11 (
// Equation(s):
// \dbus[22]~11_combout  = ( \dbus[22]~10_combout  ) # ( !\dbus[22]~10_combout  & ( ((wmemval_M[22] & \wrmem_M~q )) # (\dbus[22]~8_combout ) ) )

	.dataa(!wmemval_M[22]),
	.datab(!\wrmem_M~q ),
	.datac(!\dbus[22]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[22]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[22]~11 .extended_lut = "off";
defparam \dbus[22]~11 .lut_mask = 64'h1F1F1F1FFFFFFFFF;
defparam \dbus[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N42
cyclonev_lcell_comb \wregval_M[22]~7 (
// Equation(s):
// \wregval_M[22]~7_combout  = ( \dbus[22]~11_combout  & ( (!\wregval_M[25]~1_combout  & ((!HexOut[22]) # (!\wregval_M[10]~6_combout ))) ) ) # ( !\dbus[22]~11_combout  & ( (!HexOut[22]) # (!\wregval_M[10]~6_combout ) ) )

	.dataa(!\wregval_M[25]~1_combout ),
	.datab(!HexOut[22]),
	.datac(!\wregval_M[10]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[22]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[22]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[22]~7 .extended_lut = "off";
defparam \wregval_M[22]~7 .lut_mask = 64'hFCFCFCFCA8A8A8A8;
defparam \wregval_M[22]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \aluin2_A[22]~1 (
// Equation(s):
// \aluin2_A[22]~1_combout  = ( \regs~2098_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2098_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2098_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[22]~1 .extended_lut = "off";
defparam \aluin2_A[22]~1 .lut_mask = 64'h0F0F0F0FAFAFAFAF;
defparam \aluin2_A[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N3
cyclonev_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = ( \Selector38~0_combout  & ( \aluin2_A[22]~1_combout  & ( (!\Selector37~0_combout  & !\Selector35~0_combout ) ) ) ) # ( !\Selector38~0_combout  & ( \aluin2_A[22]~1_combout  & ( !\Selector37~0_combout  $ (!\Selector35~0_combout  $ 
// (\regs~2081_combout )) ) ) ) # ( \Selector38~0_combout  & ( !\aluin2_A[22]~1_combout  & ( (!\Selector37~0_combout  & (!\Selector35~0_combout  $ (!\regs~2081_combout ))) ) ) ) # ( !\Selector38~0_combout  & ( !\aluin2_A[22]~1_combout  & ( 
// !\Selector35~0_combout  $ (((!\Selector37~0_combout ) # (!\regs~2081_combout ))) ) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\regs~2081_combout ),
	.datad(gnd),
	.datae(!\Selector38~0_combout ),
	.dataf(!\aluin2_A[22]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~1 .extended_lut = "off";
defparam \Selector9~1 .lut_mask = 64'h3636282869698888;
defparam \Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N6
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \regs~2081_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2098_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( \regs~2081_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2098_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~38  ))

	.dataa(!\imem~58_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2081_combout ),
	.datae(gnd),
	.dataf(!\regs~2098_combout ),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000EF23000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N27
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2098_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2081_combout  ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2098_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2081_combout  ) + ( \Add2~38  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~58_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2098_combout ),
	.datae(gnd),
	.dataf(!\regs~2081_combout ),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N45
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \Add2~41_sumout  & ( (\Selector30~0_combout  & ((\Add1~41_sumout ) # (\Selector35~0_combout ))) ) ) # ( !\Add2~41_sumout  & ( (\Selector30~0_combout  & (!\Selector35~0_combout  & \Add1~41_sumout )) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Add1~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h0404040415151515;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N33
cyclonev_lcell_comb \Selector9~2 (
// Equation(s):
// \Selector9~2_combout  = ( \Selector9~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector9~0_combout  & ( (\Selector36~1_combout  & (\Selector9~1_combout  & \Selector33~0_combout )) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(gnd),
	.datac(!\Selector9~1_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~2 .extended_lut = "off";
defparam \Selector9~2 .lut_mask = 64'h0005000500FF00FF;
defparam \Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N35
dffeas \aluout_M[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[22]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N0
cyclonev_lcell_comb \wregval_M[22]~8 (
// Equation(s):
// \wregval_M[22]~8_combout  = ( \selmemout_M~q  & ( \aluout_M[22]~DUPLICATE_q  & ( (!\wregval_M[22]~7_combout ) # (\selaluout_M~q ) ) ) ) # ( !\selmemout_M~q  & ( \aluout_M[22]~DUPLICATE_q  & ( ((pcplus_M[22] & \selpcplus_M~q )) # (\selaluout_M~q ) ) ) ) # 
// ( \selmemout_M~q  & ( !\aluout_M[22]~DUPLICATE_q  & ( (!\selaluout_M~q  & !\wregval_M[22]~7_combout ) ) ) ) # ( !\selmemout_M~q  & ( !\aluout_M[22]~DUPLICATE_q  & ( (!\selaluout_M~q  & (pcplus_M[22] & \selpcplus_M~q )) ) ) )

	.dataa(!\selaluout_M~q ),
	.datab(!pcplus_M[22]),
	.datac(!\selpcplus_M~q ),
	.datad(!\wregval_M[22]~7_combout ),
	.datae(!\selmemout_M~q ),
	.dataf(!\aluout_M[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[22]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[22]~8 .extended_lut = "off";
defparam \wregval_M[22]~8 .lut_mask = 64'h0202AA005757FF55;
defparam \wregval_M[22]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N32
dffeas \regs~1782 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1782 .is_wysiwyg = "true";
defparam \regs~1782 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N32
dffeas \regs~1718 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1718feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1718 .is_wysiwyg = "true";
defparam \regs~1718 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N12
cyclonev_lcell_comb \regs~3164 (
// Equation(s):
// \regs~3164_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1558_q ))) # (\imem~153_combout  & (\regs~1590_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1622_q ))) # (\imem~153_combout  & (\regs~1654_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1654_q ),
	.datab(!\regs~1590_q ),
	.datac(!\regs~1622_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1558_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3164 .extended_lut = "on";
defparam \regs~3164 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3164 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N36
cyclonev_lcell_comb \regs~2077 (
// Equation(s):
// \regs~2077_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3164_combout )))) # (\imem~126_combout  & ((!\regs~3164_combout  & ((\regs~1686_q ))) # (\regs~3164_combout  & (\regs~1718_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3164_combout )))) # (\imem~126_combout  & ((!\regs~3164_combout  & ((\regs~1750_q ))) # (\regs~3164_combout  & (\regs~1782_q ))))) ) )

	.dataa(!\regs~1782_q ),
	.datab(!\regs~1718_q ),
	.datac(!\regs~1750_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3164_combout ),
	.datag(!\regs~1686_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2077_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2077 .extended_lut = "on";
defparam \regs~2077 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2077 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \regs~3152 (
// Equation(s):
// \regs~3152_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~22_q ))) # (\imem~153_combout  & (\regs~54_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~86_q ))) # (\imem~153_combout  & (\regs~118_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~118_q ),
	.datab(!\regs~54_q ),
	.datac(!\regs~86_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~22_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3152 .extended_lut = "on";
defparam \regs~3152 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N35
dffeas \regs~150 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~150 .is_wysiwyg = "true";
defparam \regs~150 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \regs~2065 (
// Equation(s):
// \regs~2065_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3152_combout ))))) # (\imem~126_combout  & (((!\regs~3152_combout  & ((\regs~150_q ))) # (\regs~3152_combout  & (\regs~182_q ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3152_combout ))))) # (\imem~126_combout  & (((!\regs~3152_combout  & (\regs~214_q )) # (\regs~3152_combout  & ((\regs~246_q )))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~182_q ),
	.datac(!\regs~214_q ),
	.datad(!\regs~246_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3152_combout ),
	.datag(!\regs~150_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2065_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2065 .extended_lut = "on";
defparam \regs~2065 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2065 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N56
dffeas \regs~694 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~694 .is_wysiwyg = "true";
defparam \regs~694 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N36
cyclonev_lcell_comb \regs~3156 (
// Equation(s):
// \regs~3156_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~534_q ))) # (\imem~153_combout  & (\regs~566_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~598_q ))) # (\imem~153_combout  & (\regs~630_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~566_q ),
	.datab(!\regs~630_q ),
	.datac(!\regs~598_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~534_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3156 .extended_lut = "on";
defparam \regs~3156 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N0
cyclonev_lcell_comb \regs~2069 (
// Equation(s):
// \regs~2069_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3156_combout )))) # (\imem~126_combout  & ((!\regs~3156_combout  & ((\regs~662_q ))) # (\regs~3156_combout  & (\regs~694_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3156_combout )))) # (\imem~126_combout  & ((!\regs~3156_combout  & ((\regs~726_q ))) # (\regs~3156_combout  & (\regs~758_q ))))) ) )

	.dataa(!\regs~694_q ),
	.datab(!\regs~758_q ),
	.datac(!\regs~726_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3156_combout ),
	.datag(!\regs~662_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2069_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2069 .extended_lut = "on";
defparam \regs~2069 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2069 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N18
cyclonev_lcell_comb \regs~3160 (
// Equation(s):
// \regs~3160_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1046_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1078_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1110_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1142_q )))) ) )

	.dataa(!\regs~1142_q ),
	.datab(!\regs~1078_q ),
	.datac(!\regs~1110_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1046_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3160 .extended_lut = "on";
defparam \regs~3160 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N0
cyclonev_lcell_comb \regs~2073 (
// Equation(s):
// \regs~2073_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3160_combout )))) # (\imem~126_combout  & ((!\regs~3160_combout  & ((\regs~1174_q ))) # (\regs~3160_combout  & (\regs~1206_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3160_combout )))) # (\imem~126_combout  & ((!\regs~3160_combout  & ((\regs~1238_q ))) # (\regs~3160_combout  & (\regs~1270_q ))))) ) )

	.dataa(!\regs~1206_q ),
	.datab(!\regs~1270_q ),
	.datac(!\regs~1238_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3160_combout ),
	.datag(!\regs~1174_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2073_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2073 .extended_lut = "on";
defparam \regs~2073 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2073 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N48
cyclonev_lcell_comb \regs~2081 (
// Equation(s):
// \regs~2081_combout  = ( \regs~2069_combout  & ( \regs~2073_combout  & ( (!\imem~46_combout  & (((\regs~2065_combout ) # (\imem~51_combout )))) # (\imem~46_combout  & (((!\imem~51_combout )) # (\regs~2077_combout ))) ) ) ) # ( !\regs~2069_combout  & ( 
// \regs~2073_combout  & ( (!\imem~46_combout  & (((\regs~2065_combout ) # (\imem~51_combout )))) # (\imem~46_combout  & (\regs~2077_combout  & (\imem~51_combout ))) ) ) ) # ( \regs~2069_combout  & ( !\regs~2073_combout  & ( (!\imem~46_combout  & 
// (((!\imem~51_combout  & \regs~2065_combout )))) # (\imem~46_combout  & (((!\imem~51_combout )) # (\regs~2077_combout ))) ) ) ) # ( !\regs~2069_combout  & ( !\regs~2073_combout  & ( (!\imem~46_combout  & (((!\imem~51_combout  & \regs~2065_combout )))) # 
// (\imem~46_combout  & (\regs~2077_combout  & (\imem~51_combout ))) ) ) )

	.dataa(!\regs~2077_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\imem~51_combout ),
	.datad(!\regs~2065_combout ),
	.datae(!\regs~2069_combout ),
	.dataf(!\regs~2073_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2081_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2081 .extended_lut = "off";
defparam \regs~2081 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \regs~2081 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N9
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \regs~2251_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2268_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( \regs~2251_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2268_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~42  ))

	.dataa(!\imem~58_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2251_combout ),
	.datae(gnd),
	.dataf(!\regs~2268_combout ),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000EF23000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N12
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2302_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \regs~2285_combout  ) + ( \Add1~46  ))
// \Add1~74  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2302_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \regs~2285_combout  ) + ( \Add1~46  ))

	.dataa(!\imem~58_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2302_combout ),
	.datae(gnd),
	.dataf(!\regs~2285_combout ),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FF00000010DC;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N15
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( \regs~2183_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2200_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~74  ))
// \Add1~78  = CARRY(( \regs~2183_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2200_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~74  ))

	.dataa(!\imem~58_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2183_combout ),
	.datae(gnd),
	.dataf(!\regs~2200_combout ),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000EF23000000FF;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N30
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2268_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2251_combout  ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2268_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2251_combout  ) + ( \Add2~42  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~58_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2268_combout ),
	.datae(gnd),
	.dataf(!\regs~2251_combout ),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N33
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2302_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2285_combout  ) + ( \Add2~46  ))
// \Add2~74  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2302_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2285_combout  ) + ( \Add2~46  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~58_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2302_combout ),
	.datae(gnd),
	.dataf(!\regs~2285_combout ),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N36
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( \regs~2183_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2200_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~74  ))
// \Add2~78  = CARRY(( \regs~2183_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2200_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~74  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~58_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2183_combout ),
	.datae(gnd),
	.dataf(!\regs~2200_combout ),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h000010BA000000FF;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N39
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \Add2~77_sumout  & ( (\Selector30~0_combout  & ((\Add1~77_sumout ) # (\Selector35~0_combout ))) ) ) # ( !\Add2~77_sumout  & ( (\Selector30~0_combout  & (!\Selector35~0_combout  & \Add1~77_sumout )) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Add1~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h0404040415151515;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N33
cyclonev_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = ( \Selector6~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector6~0_combout  & ( (\Selector33~0_combout  & (\Selector36~1_combout  & \Selector6~1_combout )) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(gnd),
	.datac(!\Selector36~1_combout ),
	.datad(!\Selector6~1_combout ),
	.datae(gnd),
	.dataf(!\Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~2 .extended_lut = "off";
defparam \Selector6~2 .lut_mask = 64'h0005000555555555;
defparam \Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N34
dffeas \aluout_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[25] .is_wysiwyg = "true";
defparam \aluout_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N57
cyclonev_lcell_comb \wregval_M[25]~14 (
// Equation(s):
// \wregval_M[25]~14_combout  = ( aluout_M[25] & ( ((\wregval_M[0]~9_combout  & pcplus_M[25])) # (\selaluout_M~q ) ) ) # ( !aluout_M[25] & ( (\wregval_M[0]~9_combout  & (!\selaluout_M~q  & pcplus_M[25])) ) )

	.dataa(!\wregval_M[0]~9_combout ),
	.datab(!\selaluout_M~q ),
	.datac(!pcplus_M[25]),
	.datad(gnd),
	.datae(!aluout_M[25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[25]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[25]~14 .extended_lut = "off";
defparam \wregval_M[25]~14 .lut_mask = 64'h0404373704043737;
defparam \wregval_M[25]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N55
dffeas \wmemval_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2200_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[25] .is_wysiwyg = "true";
defparam \wmemval_M[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[25]~20_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001123610004AA8888AAAAAAAAAAAA08028642100700000000000001FE";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[25]~20_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N27
cyclonev_lcell_comb \dbus[25]~18 (
// Equation(s):
// \dbus[25]~18_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dbus~1_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & !\dbus~1_combout )) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datad(!\dbus~1_combout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[25]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[25]~18 .extended_lut = "off";
defparam \dbus[25]~18 .lut_mask = 64'h0C000C003F003F00;
defparam \dbus[25]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \timer|lim[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[25]~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [25]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[25] .is_wysiwyg = "true";
defparam \timer|lim[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N9
cyclonev_lcell_comb \timer|Add1~25 (
// Equation(s):
// \timer|Add1~25_sumout  = SUM(( \timer|cnt[23]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~6  ))
// \timer|Add1~26  = CARRY(( \timer|cnt[23]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~6  ))

	.dataa(!\timer|cnt[23]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~25_sumout ),
	.cout(\timer|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~25 .extended_lut = "off";
defparam \timer|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N38
dffeas \timer|cnt[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~105_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[23] .is_wysiwyg = "true";
defparam \timer|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \timer|lim[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[23]~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [23]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[23] .is_wysiwyg = "true";
defparam \timer|lim[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N48
cyclonev_lcell_comb \dbus[23]~25 (
// Equation(s):
// \dbus[23]~25_combout  = ( \timer|lim [23] & ( (\dbus[3]~9_combout  & ((!\dbus[5]~5_combout ) # (\timer|cnt [23]))) ) ) # ( !\timer|lim [23] & ( (\dbus[5]~5_combout  & (\dbus[3]~9_combout  & \timer|cnt [23])) ) )

	.dataa(gnd),
	.datab(!\dbus[5]~5_combout ),
	.datac(!\dbus[3]~9_combout ),
	.datad(!\timer|cnt [23]),
	.datae(gnd),
	.dataf(!\timer|lim [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[23]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[23]~25 .extended_lut = "off";
defparam \dbus[23]~25 .lut_mask = 64'h000300030C0F0C0F;
defparam \dbus[23]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N13
dffeas \wmemval_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2268_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[23] .is_wysiwyg = "true";
defparam \wmemval_M[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[23]~26_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[23]~26_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N51
cyclonev_lcell_comb \dbus[23]~24 (
// Equation(s):
// \dbus[23]~24_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dbus~1_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & !\dbus~1_combout )) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datad(!\dbus~1_combout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[23]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[23]~24 .extended_lut = "off";
defparam \dbus[23]~24 .lut_mask = 64'h05000500AF00AF00;
defparam \dbus[23]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N3
cyclonev_lcell_comb \dbus[23]~26 (
// Equation(s):
// \dbus[23]~26_combout  = ( \dbus[23]~24_combout  ) # ( !\dbus[23]~24_combout  & ( ((\wrmem_M~q  & wmemval_M[23])) # (\dbus[23]~25_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!\dbus[23]~25_combout ),
	.datad(!wmemval_M[23]),
	.datae(gnd),
	.dataf(!\dbus[23]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[23]~26 .extended_lut = "off";
defparam \dbus[23]~26 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \dbus[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N36
cyclonev_lcell_comb \timer|cnt~105 (
// Equation(s):
// \timer|cnt~105_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt[23]~DUPLICATE_q )))) # (\timer|cnt~0_combout  & (\timer|Add1~25_sumout  & (!\timer|atLim~combout ))))) ) ) # ( 
// \timer|wrCnt~0_combout  & ( (((\dbus[23]~26_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|Add1~25_sumout ),
	.datac(!\dbus[23]~26_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt[23]~DUPLICATE_q ),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~105 .extended_lut = "on";
defparam \timer|cnt~105 .lut_mask = 64'h01000F0F51500F0F;
defparam \timer|cnt~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N37
dffeas \timer|cnt[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~105_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[23]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N12
cyclonev_lcell_comb \timer|Add1~29 (
// Equation(s):
// \timer|Add1~29_sumout  = SUM(( \timer|cnt [24] ) + ( GND ) + ( \timer|Add1~26  ))
// \timer|Add1~30  = CARRY(( \timer|cnt [24] ) + ( GND ) + ( \timer|Add1~26  ))

	.dataa(gnd),
	.datab(!\timer|cnt [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~29_sumout ),
	.cout(\timer|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~29 .extended_lut = "off";
defparam \timer|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N2
dffeas \wmemval_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2302_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[24] .is_wysiwyg = "true";
defparam \wmemval_M[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[24]~29_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002013F844CEEEECCCCCCCCCCCC097D7844100700000000000001FE";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[24]~29_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N48
cyclonev_lcell_comb \dbus[24]~27 (
// Equation(s):
// \dbus[24]~27_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\dbus~1_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dbus~1_combout  & \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout )) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dbus~1_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[24]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[24]~27 .extended_lut = "off";
defparam \dbus[24]~27 .lut_mask = 64'h00C000C030F030F0;
defparam \dbus[24]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \timer|lim[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[24]~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [24]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[24] .is_wysiwyg = "true";
defparam \timer|lim[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N15
cyclonev_lcell_comb \dbus[24]~28 (
// Equation(s):
// \dbus[24]~28_combout  = ( \timer|lim [24] & ( (\dbus[3]~9_combout  & ((!\dbus[5]~5_combout ) # (\timer|cnt [24]))) ) ) # ( !\timer|lim [24] & ( (\timer|cnt [24] & (\dbus[3]~9_combout  & \dbus[5]~5_combout )) ) )

	.dataa(!\timer|cnt [24]),
	.datab(gnd),
	.datac(!\dbus[3]~9_combout ),
	.datad(!\dbus[5]~5_combout ),
	.datae(gnd),
	.dataf(!\timer|lim [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[24]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[24]~28 .extended_lut = "off";
defparam \dbus[24]~28 .lut_mask = 64'h000500050F050F05;
defparam \dbus[24]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N9
cyclonev_lcell_comb \dbus[24]~29 (
// Equation(s):
// \dbus[24]~29_combout  = ( \dbus[24]~28_combout  ) # ( !\dbus[24]~28_combout  & ( ((wmemval_M[24] & \wrmem_M~q )) # (\dbus[24]~27_combout ) ) )

	.dataa(!wmemval_M[24]),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(!\dbus[24]~27_combout ),
	.datae(gnd),
	.dataf(!\dbus[24]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[24]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[24]~29 .extended_lut = "off";
defparam \dbus[24]~29 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \dbus[24]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N18
cyclonev_lcell_comb \timer|cnt~101 (
// Equation(s):
// \timer|cnt~101_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [24])))) # (\timer|cnt~0_combout  & (\timer|Add1~29_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[24]~29_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|Add1~29_sumout ),
	.datac(!\dbus[24]~29_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [24]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~101 .extended_lut = "on";
defparam \timer|cnt~101 .lut_mask = 64'h01000F0F51500F0F;
defparam \timer|cnt~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \timer|cnt[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~101_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[24] .is_wysiwyg = "true";
defparam \timer|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N15
cyclonev_lcell_comb \timer|Add1~17 (
// Equation(s):
// \timer|Add1~17_sumout  = SUM(( \timer|cnt [25] ) + ( GND ) + ( \timer|Add1~30  ))
// \timer|Add1~18  = CARRY(( \timer|cnt [25] ) + ( GND ) + ( \timer|Add1~30  ))

	.dataa(!\timer|cnt [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~17_sumout ),
	.cout(\timer|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~17 .extended_lut = "off";
defparam \timer|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N0
cyclonev_lcell_comb \timer|cnt~113 (
// Equation(s):
// \timer|cnt~113_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [25])))) # (\timer|cnt~0_combout  & (\timer|Add1~17_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[25]~20_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|Add1~17_sumout ),
	.datac(!\dbus[25]~20_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [25]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~113 .extended_lut = "on";
defparam \timer|cnt~113 .lut_mask = 64'h01000F0F51500F0F;
defparam \timer|cnt~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \timer|cnt[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~113_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[25] .is_wysiwyg = "true";
defparam \timer|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N24
cyclonev_lcell_comb \dbus[25]~19 (
// Equation(s):
// \dbus[25]~19_combout  = ( \timer|cnt [25] & ( (\dbus[3]~9_combout  & ((\dbus[5]~5_combout ) # (\timer|lim [25]))) ) ) # ( !\timer|cnt [25] & ( (\timer|lim [25] & (\dbus[3]~9_combout  & !\dbus[5]~5_combout )) ) )

	.dataa(!\timer|lim [25]),
	.datab(gnd),
	.datac(!\dbus[3]~9_combout ),
	.datad(!\dbus[5]~5_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[25]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[25]~19 .extended_lut = "off";
defparam \dbus[25]~19 .lut_mask = 64'h05000500050F050F;
defparam \dbus[25]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N21
cyclonev_lcell_comb \dbus[25]~20 (
// Equation(s):
// \dbus[25]~20_combout  = ( \dbus[25]~19_combout  ) # ( !\dbus[25]~19_combout  & ( ((\wrmem_M~q  & wmemval_M[25])) # (\dbus[25]~18_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!wmemval_M[25]),
	.datad(!\dbus[25]~18_combout ),
	.datae(gnd),
	.dataf(!\dbus[25]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[25]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[25]~20 .extended_lut = "off";
defparam \dbus[25]~20 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \dbus[25]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N0
cyclonev_lcell_comb \wregval_M[25]~15 (
// Equation(s):
// \wregval_M[25]~15_combout  = ( \dbus[25]~20_combout  & ( \wregval_M[27]~3_combout  & ( (\wregval_M[25]~1_combout ) # (\wregval_M[25]~14_combout ) ) ) ) # ( !\dbus[25]~20_combout  & ( \wregval_M[27]~3_combout  & ( \wregval_M[25]~14_combout  ) ) ) # ( 
// \dbus[25]~20_combout  & ( !\wregval_M[27]~3_combout  & ( \wregval_M[25]~14_combout  ) ) ) # ( !\dbus[25]~20_combout  & ( !\wregval_M[27]~3_combout  & ( \wregval_M[25]~14_combout  ) ) )

	.dataa(gnd),
	.datab(!\wregval_M[25]~14_combout ),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(gnd),
	.datae(!\dbus[25]~20_combout ),
	.dataf(!\wregval_M[27]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[25]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[25]~15 .extended_lut = "off";
defparam \wregval_M[25]~15 .lut_mask = 64'h3333333333333F3F;
defparam \wregval_M[25]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N14
dffeas \regs~1721 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1721 .is_wysiwyg = "true";
defparam \regs~1721 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N50
dffeas \regs~1785 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1785 .is_wysiwyg = "true";
defparam \regs~1785 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N42
cyclonev_lcell_comb \regs~3260 (
// Equation(s):
// \regs~3260_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1561_q ))) # (\imem~153_combout  & (\regs~1593_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1625_q ))) # (\imem~153_combout  & (\regs~1657_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1657_q ),
	.datab(!\regs~1593_q ),
	.datac(!\regs~1625_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1561_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3260 .extended_lut = "on";
defparam \regs~3260 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N12
cyclonev_lcell_comb \regs~2179 (
// Equation(s):
// \regs~2179_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3260_combout ))))) # (\imem~126_combout  & (((!\regs~3260_combout  & ((\regs~1689_q ))) # (\regs~3260_combout  & (\regs~1721_q ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3260_combout ))))) # (\imem~126_combout  & (((!\regs~3260_combout  & (\regs~1753_q )) # (\regs~3260_combout  & ((\regs~1785_q )))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1721_q ),
	.datac(!\regs~1753_q ),
	.datad(!\regs~1785_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3260_combout ),
	.datag(!\regs~1689_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2179 .extended_lut = "on";
defparam \regs~2179 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N30
cyclonev_lcell_comb \regs~3256 (
// Equation(s):
// \regs~3256_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (\regs~1049_q  & ((!\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout ) # (\regs~1081_q ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & (((\regs~1113_q  
// & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1145_q ))) ) )

	.dataa(!\regs~1145_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~1113_q ),
	.datad(!\regs~1081_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1049_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3256 .extended_lut = "on";
defparam \regs~3256 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~3256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N6
cyclonev_lcell_comb \regs~2175 (
// Equation(s):
// \regs~2175_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3256_combout ))))) # (\imem~126_combout  & (((!\regs~3256_combout  & ((\regs~1177_q ))) # (\regs~3256_combout  & (\regs~1209_q ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3256_combout ))))) # (\imem~126_combout  & (((!\regs~3256_combout  & (\regs~1241_q )) # (\regs~3256_combout  & ((\regs~1273_q )))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1209_q ),
	.datac(!\regs~1241_q ),
	.datad(!\regs~1273_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3256_combout ),
	.datag(!\regs~1177_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2175 .extended_lut = "on";
defparam \regs~2175 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N24
cyclonev_lcell_comb \regs~3248 (
// Equation(s):
// \regs~3248_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~25_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~57_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~89_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~121_q )))) ) )

	.dataa(!\regs~121_q ),
	.datab(!\regs~57_q ),
	.datac(!\regs~89_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~25_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3248 .extended_lut = "on";
defparam \regs~3248 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N30
cyclonev_lcell_comb \regs~2167 (
// Equation(s):
// \regs~2167_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3248_combout )))) # (\imem~126_combout  & ((!\regs~3248_combout  & ((\regs~153_q ))) # (\regs~3248_combout  & (\regs~185_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3248_combout )))) # (\imem~126_combout  & ((!\regs~3248_combout  & ((\regs~217_q ))) # (\regs~3248_combout  & (\regs~249_q ))))) ) )

	.dataa(!\regs~249_q ),
	.datab(!\regs~185_q ),
	.datac(!\regs~217_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3248_combout ),
	.datag(!\regs~153_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2167 .extended_lut = "on";
defparam \regs~2167 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N24
cyclonev_lcell_comb \regs~3252 (
// Equation(s):
// \regs~3252_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~537_q ))) # (\imem~153_combout  & (\regs~569_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~601_q ))) # (\imem~153_combout  & (\regs~633_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~569_q ),
	.datab(!\regs~633_q ),
	.datac(!\regs~601_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~537_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3252 .extended_lut = "on";
defparam \regs~3252 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N0
cyclonev_lcell_comb \regs~2171 (
// Equation(s):
// \regs~2171_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3252_combout )))) # (\imem~126_combout  & ((!\regs~3252_combout  & ((\regs~665_q ))) # (\regs~3252_combout  & (\regs~697_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3252_combout )))) # (\imem~126_combout  & ((!\regs~3252_combout  & ((\regs~729_q ))) # (\regs~3252_combout  & (\regs~761_q ))))) ) )

	.dataa(!\regs~761_q ),
	.datab(!\regs~697_q ),
	.datac(!\regs~729_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3252_combout ),
	.datag(!\regs~665_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2171 .extended_lut = "on";
defparam \regs~2171 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N12
cyclonev_lcell_comb \regs~2183 (
// Equation(s):
// \regs~2183_combout  = ( \imem~51_combout  & ( \regs~2171_combout  & ( (!\imem~46_combout  & ((\regs~2175_combout ))) # (\imem~46_combout  & (\regs~2179_combout )) ) ) ) # ( !\imem~51_combout  & ( \regs~2171_combout  & ( (\regs~2167_combout ) # 
// (\imem~46_combout ) ) ) ) # ( \imem~51_combout  & ( !\regs~2171_combout  & ( (!\imem~46_combout  & ((\regs~2175_combout ))) # (\imem~46_combout  & (\regs~2179_combout )) ) ) ) # ( !\imem~51_combout  & ( !\regs~2171_combout  & ( (!\imem~46_combout  & 
// \regs~2167_combout ) ) ) )

	.dataa(!\imem~46_combout ),
	.datab(!\regs~2179_combout ),
	.datac(!\regs~2175_combout ),
	.datad(!\regs~2167_combout ),
	.datae(!\imem~51_combout ),
	.dataf(!\regs~2171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2183 .extended_lut = "off";
defparam \regs~2183 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \regs~2183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N39
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( \regs~2217_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2234_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~78  ))
// \Add2~50  = CARRY(( \regs~2217_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2234_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~78  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~58_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2217_combout ),
	.datae(gnd),
	.dataf(!\regs~2234_combout ),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h000010BA000000FF;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \regs~2217_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2234_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~78  ))
// \Add1~50  = CARRY(( \regs~2217_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2234_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~78  ))

	.dataa(!\imem~58_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2217_combout ),
	.datae(gnd),
	.dataf(!\regs~2234_combout ),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000EF23000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N54
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \Selector35~0_combout  & ( \Add1~49_sumout  & ( (\Selector30~0_combout  & \Add2~49_sumout ) ) ) ) # ( !\Selector35~0_combout  & ( \Add1~49_sumout  & ( \Selector30~0_combout  ) ) ) # ( \Selector35~0_combout  & ( !\Add1~49_sumout  
// & ( (\Selector30~0_combout  & \Add2~49_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector30~0_combout ),
	.datac(!\Add2~49_sumout ),
	.datad(gnd),
	.datae(!\Selector35~0_combout ),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h0000030333330303;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N3
cyclonev_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = ( \Selector5~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector5~0_combout  & ( (\Selector33~0_combout  & (\Selector36~1_combout  & \Selector5~1_combout )) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~2 .extended_lut = "off";
defparam \Selector5~2 .lut_mask = 64'h0101010155555555;
defparam \Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N4
dffeas \aluout_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[26] .is_wysiwyg = "true";
defparam \aluout_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \PC[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N12
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( \Add0~73_sumout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~137_combout ))) ) + ( \Add3~70  ))
// \Add3~74  = CARRY(( \Add0~73_sumout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~137_combout ))) ) + ( \Add3~70  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\Add0~73_sumout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N12
cyclonev_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~2217_combout  ) + ( \Add4~70  ))
// \Add4~74  = CARRY(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~2217_combout  ) + ( \Add4~70  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\regs~2217_combout ),
	.datag(gnd),
	.cin(\Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(\Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N48
cyclonev_lcell_comb \pcgood_B[26]~28 (
// Equation(s):
// \pcgood_B[26]~28_combout  = ( \Add0~73_sumout  & ( \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & ((!\isjump_D~0_combout ) # ((\Add4~73_sumout )))) # (\dobranch_A~0_combout  & (((\Add3~73_sumout )))) ) ) ) # ( !\Add0~73_sumout  & ( 
// \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (\isjump_D~0_combout  & ((\Add4~73_sumout )))) # (\dobranch_A~0_combout  & (((\Add3~73_sumout )))) ) ) ) # ( \Add0~73_sumout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout ) # 
// (\Add4~73_sumout ) ) ) ) # ( !\Add0~73_sumout  & ( !\Selector31~19_combout  & ( (\isjump_D~0_combout  & \Add4~73_sumout ) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\Add3~73_sumout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Add4~73_sumout ),
	.datae(!\Add0~73_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[26]~28 .extended_lut = "off";
defparam \pcgood_B[26]~28 .lut_mask = 64'h0055AAFF0353A3F3;
defparam \pcgood_B[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N30
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (\pcgood_B[26]~28_combout )) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & (\pcgood_B[26]~28_combout )) # (\Equal1~17_combout  & 
// ((\Add0~73_sumout ))))))) ) ) # ( \flush_D~q  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[26]))) ) )

	.dataa(!\Equal1~6_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[26]),
	.datad(!\Add0~73_sumout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[26]~28_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "on";
defparam \PC~23 .lut_mask = 64'h0303030302130303;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N32
dffeas \PC[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N42
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( \PC[26]~DUPLICATE_q  ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( \PC[26]~DUPLICATE_q  ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N44
dffeas \pcplus_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[26] .is_wysiwyg = "true";
defparam \pcplus_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N8
dffeas \wmemval_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2234_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[26] .is_wysiwyg = "true";
defparam \wmemval_M[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[26]~23_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001002008004444444444444444440100080000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[26]~23_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N0
cyclonev_lcell_comb \dbus[26]~21 (
// Equation(s):
// \dbus[26]~21_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dbus~1_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dbus~1_combout  & \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dbus~1_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[26]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[26]~21 .extended_lut = "off";
defparam \dbus[26]~21 .lut_mask = 64'h00C000C030F030F0;
defparam \dbus[26]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N18
cyclonev_lcell_comb \timer|Add1~21 (
// Equation(s):
// \timer|Add1~21_sumout  = SUM(( \timer|cnt[26]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~18  ))
// \timer|Add1~22  = CARRY(( \timer|cnt[26]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~21_sumout ),
	.cout(\timer|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~21 .extended_lut = "off";
defparam \timer|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N56
dffeas \timer|cnt[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~109_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[26] .is_wysiwyg = "true";
defparam \timer|cnt[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N54
cyclonev_lcell_comb \timer|cnt~109 (
// Equation(s):
// \timer|cnt~109_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [26])))) # (\timer|cnt~0_combout  & (\timer|Add1~21_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[26]~23_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|Add1~21_sumout ),
	.datac(!\dbus[26]~23_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [26]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~109 .extended_lut = "on";
defparam \timer|cnt~109 .lut_mask = 64'h01000F0F51500F0F;
defparam \timer|cnt~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N55
dffeas \timer|cnt[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~109_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[26]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \timer|lim[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[26]~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [26]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[26] .is_wysiwyg = "true";
defparam \timer|lim[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N15
cyclonev_lcell_comb \dbus[26]~22 (
// Equation(s):
// \dbus[26]~22_combout  = ( \timer|lim [26] & ( (\dbus[3]~9_combout  & ((!\dbus[5]~5_combout ) # (\timer|cnt[26]~DUPLICATE_q ))) ) ) # ( !\timer|lim [26] & ( (\timer|cnt[26]~DUPLICATE_q  & (\dbus[5]~5_combout  & \dbus[3]~9_combout )) ) )

	.dataa(!\timer|cnt[26]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\dbus[5]~5_combout ),
	.datad(!\dbus[3]~9_combout ),
	.datae(gnd),
	.dataf(!\timer|lim [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[26]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[26]~22 .extended_lut = "off";
defparam \dbus[26]~22 .lut_mask = 64'h0005000500F500F5;
defparam \dbus[26]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N9
cyclonev_lcell_comb \dbus[26]~23 (
// Equation(s):
// \dbus[26]~23_combout  = ( \dbus[26]~22_combout  ) # ( !\dbus[26]~22_combout  & ( ((\wrmem_M~q  & wmemval_M[26])) # (\dbus[26]~21_combout ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(gnd),
	.datac(!wmemval_M[26]),
	.datad(!\dbus[26]~21_combout ),
	.datae(gnd),
	.dataf(!\dbus[26]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[26]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[26]~23 .extended_lut = "off";
defparam \dbus[26]~23 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \dbus[26]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N30
cyclonev_lcell_comb \wregval_M[26]~79 (
// Equation(s):
// \wregval_M[26]~79_combout  = ( !\selmemout_M~q  & ( (!\selaluout_M~q  & (((\selpcplus_M~q  & (pcplus_M[26]))))) # (\selaluout_M~q  & (aluout_M[26])) ) ) # ( \selmemout_M~q  & ( (!\selaluout_M~q  & (((\wregval_M[25]~1_combout  & ((\dbus[26]~23_combout 
// )))))) # (\selaluout_M~q  & (aluout_M[26])) ) )

	.dataa(!\selaluout_M~q ),
	.datab(!aluout_M[26]),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!pcplus_M[26]),
	.datae(!\selmemout_M~q ),
	.dataf(!\dbus[26]~23_combout ),
	.datag(!\selpcplus_M~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[26]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[26]~79 .extended_lut = "on";
defparam \wregval_M[26]~79 .lut_mask = 64'h111B1111111B1B1B;
defparam \wregval_M[26]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N38
dffeas \regs~186 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~186 .is_wysiwyg = "true";
defparam \regs~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N37
dffeas \regs~250 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~250 .is_wysiwyg = "true";
defparam \regs~250 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N6
cyclonev_lcell_comb \regs~3280 (
// Equation(s):
// \regs~3280_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (\regs~26_q  & ((!\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout ) # (\regs~58_q ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & (((\regs~90_q  & 
// ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~122_q ))) ) )

	.dataa(!\regs~122_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~90_q ),
	.datad(!\regs~58_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~26_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3280 .extended_lut = "on";
defparam \regs~3280 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~3280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N36
cyclonev_lcell_comb \regs~2201 (
// Equation(s):
// \regs~2201_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3280_combout )))) # (\imem~126_combout  & ((!\regs~3280_combout  & ((\regs~154_q ))) # (\regs~3280_combout  & (\regs~186_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3280_combout )))) # (\imem~126_combout  & ((!\regs~3280_combout  & ((\regs~218_q ))) # (\regs~3280_combout  & (\regs~250_q ))))) ) )

	.dataa(!\regs~186_q ),
	.datab(!\regs~250_q ),
	.datac(!\regs~218_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3280_combout ),
	.datag(!\regs~154_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2201 .extended_lut = "on";
defparam \regs~2201 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N13
dffeas \regs~762DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~762feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~762DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~762DUPLICATE .is_wysiwyg = "true";
defparam \regs~762DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N12
cyclonev_lcell_comb \regs~3284 (
// Equation(s):
// \regs~3284_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((!\imem~153_combout  & (((\regs~538_q )))) # (\imem~153_combout  & (\regs~570_q )))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & (((!\imem~153_combout  & (\regs~602_q )) # (\imem~153_combout  & ((\regs~634_q )))))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~570_q ),
	.datac(!\regs~602_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~634_q ),
	.datag(!\regs~538_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3284 .extended_lut = "on";
defparam \regs~3284 .lut_mask = 64'h0A770A550A770AFF;
defparam \regs~3284 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N46
dffeas \regs~666DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~666DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~666DUPLICATE .is_wysiwyg = "true";
defparam \regs~666DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N42
cyclonev_lcell_comb \regs~2205 (
// Equation(s):
// \regs~2205_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3284_combout ))))) # (\imem~126_combout  & (((!\regs~3284_combout  & (\regs~666DUPLICATE_q )) # (\regs~3284_combout  & ((\regs~698_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3284_combout ))))) # (\imem~126_combout  & (((!\regs~3284_combout  & ((\regs~730_q ))) # (\regs~3284_combout  & (\regs~762DUPLICATE_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~762DUPLICATE_q ),
	.datac(!\regs~730_q ),
	.datad(!\regs~698_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3284_combout ),
	.datag(!\regs~666DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2205 .extended_lut = "on";
defparam \regs~2205 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N38
dffeas \regs~1722DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1722feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1722DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1722DUPLICATE .is_wysiwyg = "true";
defparam \regs~1722DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N48
cyclonev_lcell_comb \regs~3292 (
// Equation(s):
// \regs~3292_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1562_q ))) # (\imem~153_combout  & (\regs~1594_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1626_q ))) # (\imem~153_combout  & (\regs~1658_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1658_q ),
	.datab(!\regs~1594_q ),
	.datac(!\regs~1626_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1562_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3292 .extended_lut = "on";
defparam \regs~3292 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N0
cyclonev_lcell_comb \regs~2213 (
// Equation(s):
// \regs~2213_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3292_combout )))) # (\imem~126_combout  & ((!\regs~3292_combout  & ((\regs~1690_q ))) # (\regs~3292_combout  & (\regs~1722DUPLICATE_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3292_combout )))) # (\imem~126_combout  & ((!\regs~3292_combout  & ((\regs~1754_q ))) # (\regs~3292_combout  & (\regs~1786_q ))))) ) )

	.dataa(!\regs~1722DUPLICATE_q ),
	.datab(!\regs~1786_q ),
	.datac(!\regs~1754_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3292_combout ),
	.datag(!\regs~1690_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2213 .extended_lut = "on";
defparam \regs~2213 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N59
dffeas \regs~1274 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1274 .is_wysiwyg = "true";
defparam \regs~1274 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N42
cyclonev_lcell_comb \regs~3288 (
// Equation(s):
// \regs~3288_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1050_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1082_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1114_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1146_q )))) ) )

	.dataa(!\regs~1146_q ),
	.datab(!\regs~1082_q ),
	.datac(!\regs~1114_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1050_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3288 .extended_lut = "on";
defparam \regs~3288 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N12
cyclonev_lcell_comb \regs~2209 (
// Equation(s):
// \regs~2209_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3288_combout )))) # (\imem~126_combout  & ((!\regs~3288_combout  & ((\regs~1178_q ))) # (\regs~3288_combout  & (\regs~1210_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3288_combout )))) # (\imem~126_combout  & ((!\regs~3288_combout  & ((\regs~1242_q ))) # (\regs~3288_combout  & (\regs~1274_q ))))) ) )

	.dataa(!\regs~1274_q ),
	.datab(!\regs~1210_q ),
	.datac(!\regs~1242_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3288_combout ),
	.datag(!\regs~1178_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2209 .extended_lut = "on";
defparam \regs~2209 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N27
cyclonev_lcell_comb \regs~2217 (
// Equation(s):
// \regs~2217_combout  = ( \regs~2213_combout  & ( \regs~2209_combout  & ( ((!\imem~46_combout  & (\regs~2201_combout )) # (\imem~46_combout  & ((\regs~2205_combout )))) # (\imem~51_combout ) ) ) ) # ( !\regs~2213_combout  & ( \regs~2209_combout  & ( 
// (!\imem~51_combout  & ((!\imem~46_combout  & (\regs~2201_combout )) # (\imem~46_combout  & ((\regs~2205_combout ))))) # (\imem~51_combout  & (((!\imem~46_combout )))) ) ) ) # ( \regs~2213_combout  & ( !\regs~2209_combout  & ( (!\imem~51_combout  & 
// ((!\imem~46_combout  & (\regs~2201_combout )) # (\imem~46_combout  & ((\regs~2205_combout ))))) # (\imem~51_combout  & (((\imem~46_combout )))) ) ) ) # ( !\regs~2213_combout  & ( !\regs~2209_combout  & ( (!\imem~51_combout  & ((!\imem~46_combout  & 
// (\regs~2201_combout )) # (\imem~46_combout  & ((\regs~2205_combout ))))) ) ) )

	.dataa(!\regs~2201_combout ),
	.datab(!\imem~51_combout ),
	.datac(!\regs~2205_combout ),
	.datad(!\imem~46_combout ),
	.datae(!\regs~2213_combout ),
	.dataf(!\regs~2209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2217 .extended_lut = "off";
defparam \regs~2217 .lut_mask = 64'h440C443F770C773F;
defparam \regs~2217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N21
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( \regs~2115_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2132_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( \regs~2115_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2132_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~50  ))

	.dataa(!\imem~58_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2115_combout ),
	.datae(gnd),
	.dataf(!\regs~2132_combout ),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000EF23000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N42
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( \regs~2115_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2132_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( \regs~2115_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2132_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~50  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~58_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2115_combout ),
	.datae(gnd),
	.dataf(!\regs~2132_combout ),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h000010BA000000FF;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N33
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \Add2~53_sumout  & ( (\Selector30~0_combout  & ((\Add1~53_sumout ) # (\Selector35~0_combout ))) ) ) # ( !\Add2~53_sumout  & ( (!\Selector35~0_combout  & (\Selector30~0_combout  & \Add1~53_sumout )) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\Selector30~0_combout ),
	.datac(gnd),
	.datad(!\Add1~53_sumout ),
	.datae(gnd),
	.dataf(!\Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h0022002211331133;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N6
cyclonev_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = ( \Selector4~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector4~0_combout  & ( (\Selector33~0_combout  & (\Selector36~1_combout  & \Selector4~1_combout )) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(gnd),
	.datad(!\Selector4~1_combout ),
	.datae(gnd),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~2 .extended_lut = "off";
defparam \Selector4~2 .lut_mask = 64'h0011001155555555;
defparam \Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \aluout_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[27] .is_wysiwyg = "true";
defparam \aluout_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N15
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( \Add0~77_sumout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~137_combout ))) ) + ( \Add3~74  ))
// \Add3~78  = CARRY(( \Add0~77_sumout  ) + ( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~137_combout ))) ) + ( \Add3~74  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N15
cyclonev_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~2115_combout  ) + ( \Add4~74  ))
// \Add4~78  = CARRY(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~2115_combout  ) + ( \Add4~74  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\regs~2115_combout ),
	.datag(gnd),
	.cin(\Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \pcgood_B[27]~29 (
// Equation(s):
// \pcgood_B[27]~29_combout  = ( \Add0~77_sumout  & ( \Add4~77_sumout  & ( ((!\dobranch_A~0_combout ) # (!\Selector31~19_combout )) # (\Add3~77_sumout ) ) ) ) # ( !\Add0~77_sumout  & ( \Add4~77_sumout  & ( (!\dobranch_A~0_combout  & (\isjump_D~0_combout )) # 
// (\dobranch_A~0_combout  & ((!\Selector31~19_combout  & (\isjump_D~0_combout )) # (\Selector31~19_combout  & ((\Add3~77_sumout ))))) ) ) ) # ( \Add0~77_sumout  & ( !\Add4~77_sumout  & ( (!\dobranch_A~0_combout  & (!\isjump_D~0_combout )) # 
// (\dobranch_A~0_combout  & ((!\Selector31~19_combout  & (!\isjump_D~0_combout )) # (\Selector31~19_combout  & ((\Add3~77_sumout ))))) ) ) ) # ( !\Add0~77_sumout  & ( !\Add4~77_sumout  & ( (\Add3~77_sumout  & (\dobranch_A~0_combout  & \Selector31~19_combout 
// )) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\Add3~77_sumout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Selector31~19_combout ),
	.datae(!\Add0~77_sumout ),
	.dataf(!\Add4~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[27]~29 .extended_lut = "off";
defparam \pcgood_B[27]~29 .lut_mask = 64'h0003AAA35553FFF3;
defparam \pcgood_B[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N6
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~17_combout  & (((\pcgood_B[27]~29_combout )))) # (\Equal1~17_combout  & ((!\Equal1~6_combout  & ((\pcgood_B[27]~29_combout ))) # (\Equal1~6_combout  & 
// (\Add0~77_sumout )))))) ) ) # ( \flush_D~q  & ( (((PC[27] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\Equal1~17_combout ),
	.datab(!\Add0~77_sumout ),
	.datac(!PC[27]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~6_combout ),
	.datag(!\pcgood_B[27]~29_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "on";
defparam \PC~19 .lut_mask = 64'h000F000F001B000F;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \PC[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N45
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( PC[27] ) + ( GND ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( PC[27] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N46
dffeas \pcplus_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[27] .is_wysiwyg = "true";
defparam \pcplus_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N30
cyclonev_lcell_comb \wregval_M[27]~10 (
// Equation(s):
// \wregval_M[27]~10_combout  = ( \selaluout_M~q  & ( \wregval_M[0]~9_combout  & ( aluout_M[27] ) ) ) # ( !\selaluout_M~q  & ( \wregval_M[0]~9_combout  & ( pcplus_M[27] ) ) ) # ( \selaluout_M~q  & ( !\wregval_M[0]~9_combout  & ( aluout_M[27] ) ) )

	.dataa(gnd),
	.datab(!aluout_M[27]),
	.datac(!pcplus_M[27]),
	.datad(gnd),
	.datae(!\selaluout_M~q ),
	.dataf(!\wregval_M[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[27]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[27]~10 .extended_lut = "off";
defparam \wregval_M[27]~10 .lut_mask = 64'h000033330F0F3333;
defparam \wregval_M[27]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[27]~14_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X3_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[27]~14_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DDCA25D895555555555555555541300009028500000000000002800";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N39
cyclonev_lcell_comb \dbus[27]~12 (
// Equation(s):
// \dbus[27]~12_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dbus~1_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dbus~1_combout  & \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout )) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dbus~1_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[27]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[27]~12 .extended_lut = "off";
defparam \dbus[27]~12 .lut_mask = 64'h00300030C0F0C0F0;
defparam \dbus[27]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N31
dffeas \wmemval_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2132_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[27] .is_wysiwyg = "true";
defparam \wmemval_M[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N20
dffeas \timer|lim[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[27]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [27]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[27] .is_wysiwyg = "true";
defparam \timer|lim[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N21
cyclonev_lcell_comb \timer|Add1~9 (
// Equation(s):
// \timer|Add1~9_sumout  = SUM(( \timer|cnt[27]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~22  ))
// \timer|Add1~10  = CARRY(( \timer|cnt[27]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~22  ))

	.dataa(!\timer|cnt[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~9_sumout ),
	.cout(\timer|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~9 .extended_lut = "off";
defparam \timer|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N42
cyclonev_lcell_comb \timer|cnt~121 (
// Equation(s):
// \timer|cnt~121_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt[27]~DUPLICATE_q )))) # (\timer|cnt~0_combout  & (!\timer|atLim~combout  & (\timer|Add1~9_sumout ))))) ) ) # ( 
// \timer|wrCnt~0_combout  & ( (((\dbus[27]~14_combout ))) ) )

	.dataa(!\timer|atLim~combout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\dbus[27]~14_combout ),
	.datad(!\timer|Add1~9_sumout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt[27]~DUPLICATE_q ),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~121 .extended_lut = "on";
defparam \timer|cnt~121 .lut_mask = 64'h00020F0F30320F0F;
defparam \timer|cnt~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N43
dffeas \timer|cnt[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~121_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[27]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N39
cyclonev_lcell_comb \dbus[27]~13 (
// Equation(s):
// \dbus[27]~13_combout  = ( \dbus[3]~9_combout  & ( (!\dbus[5]~5_combout  & (\timer|lim [27])) # (\dbus[5]~5_combout  & ((\timer|cnt[27]~DUPLICATE_q ))) ) )

	.dataa(!\timer|lim [27]),
	.datab(gnd),
	.datac(!\timer|cnt[27]~DUPLICATE_q ),
	.datad(!\dbus[5]~5_combout ),
	.datae(gnd),
	.dataf(!\dbus[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[27]~13 .extended_lut = "off";
defparam \dbus[27]~13 .lut_mask = 64'h00000000550F550F;
defparam \dbus[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N18
cyclonev_lcell_comb \dbus[27]~14 (
// Equation(s):
// \dbus[27]~14_combout  = ( \dbus[27]~13_combout  ) # ( !\dbus[27]~13_combout  & ( ((\wrmem_M~q  & wmemval_M[27])) # (\dbus[27]~12_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!\dbus[27]~12_combout ),
	.datad(!wmemval_M[27]),
	.datae(gnd),
	.dataf(!\dbus[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[27]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[27]~14 .extended_lut = "off";
defparam \dbus[27]~14 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \dbus[27]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N3
cyclonev_lcell_comb \wregval_M[27]~11 (
// Equation(s):
// \wregval_M[27]~11_combout  = ( \dbus[27]~14_combout  & ( ((\wregval_M[27]~3_combout  & \wregval_M[25]~1_combout )) # (\wregval_M[27]~10_combout ) ) ) # ( !\dbus[27]~14_combout  & ( \wregval_M[27]~10_combout  ) )

	.dataa(gnd),
	.datab(!\wregval_M[27]~3_combout ),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!\wregval_M[27]~10_combout ),
	.datae(gnd),
	.dataf(!\dbus[27]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[27]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[27]~11 .extended_lut = "off";
defparam \wregval_M[27]~11 .lut_mask = 64'h00FF00FF03FF03FF;
defparam \wregval_M[27]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N38
dffeas \regs~1083 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1083_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1083 .is_wysiwyg = "true";
defparam \regs~1083 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N46
dffeas \regs~1147DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1147DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1147DUPLICATE .is_wysiwyg = "true";
defparam \regs~1147DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \regs~3192 (
// Equation(s):
// \regs~3192_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1051_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1083_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1115_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1147DUPLICATE_q )))) ) )

	.dataa(!\regs~1083_q ),
	.datab(!\regs~1147DUPLICATE_q ),
	.datac(!\regs~1115_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1051_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3192 .extended_lut = "on";
defparam \regs~3192 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3192 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \regs~2107 (
// Equation(s):
// \regs~2107_combout  = ( !\imem~164_combout  & ( (!\regs~3192_combout  & (((\regs~1179_q  & ((\imem~126_combout )))))) # (\regs~3192_combout  & ((((!\imem~126_combout ) # (\regs~1211_q ))))) ) ) # ( \imem~164_combout  & ( (!\regs~3192_combout  & 
// (((\regs~1243_q  & ((\imem~126_combout )))))) # (\regs~3192_combout  & ((((!\imem~126_combout ))) # (\regs~1275_q ))) ) )

	.dataa(!\regs~3192_combout ),
	.datab(!\regs~1275_q ),
	.datac(!\regs~1243_q ),
	.datad(!\regs~1211_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1179_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2107 .extended_lut = "on";
defparam \regs~2107 .lut_mask = 64'h555555550A5F1B1B;
defparam \regs~2107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N18
cyclonev_lcell_comb \regs~3196 (
// Equation(s):
// \regs~3196_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1563_q ))) # (\imem~153_combout  & (\regs~1595_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1627_q ))) # (\imem~153_combout  & (\regs~1659_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1595_q ),
	.datab(!\regs~1659_q ),
	.datac(!\regs~1627_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1563_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3196 .extended_lut = "on";
defparam \regs~3196 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N0
cyclonev_lcell_comb \regs~2111 (
// Equation(s):
// \regs~2111_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3196_combout ))))) # (\imem~126_combout  & (((!\regs~3196_combout  & ((\regs~1691_q ))) # (\regs~3196_combout  & (\regs~1723_q ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3196_combout ))))) # (\imem~126_combout  & (((!\regs~3196_combout  & (\regs~1755_q )) # (\regs~3196_combout  & ((\regs~1787_q )))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1723_q ),
	.datac(!\regs~1755_q ),
	.datad(!\regs~1787_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3196_combout ),
	.datag(!\regs~1691_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2111 .extended_lut = "on";
defparam \regs~2111 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N43
dffeas \regs~763DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~763DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~763DUPLICATE .is_wysiwyg = "true";
defparam \regs~763DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N48
cyclonev_lcell_comb \regs~3188 (
// Equation(s):
// \regs~3188_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & (\regs~539_q )) # (\imem~153_combout  & ((\regs~571_q ))))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((!\imem~153_combout  & (((\regs~603_q )))) # (\imem~153_combout  & (\regs~635_q )))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) )

	.dataa(!\regs~635_q ),
	.datab(!\imem~126_combout ),
	.datac(!\regs~603_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~571_q ),
	.datag(!\regs~539_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3188 .extended_lut = "on";
defparam \regs~3188 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~3188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N30
cyclonev_lcell_comb \regs~2103 (
// Equation(s):
// \regs~2103_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3188_combout ))))) # (\imem~126_combout  & (((!\regs~3188_combout  & (\regs~667_q )) # (\regs~3188_combout  & ((\regs~699_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3188_combout ))))) # (\imem~126_combout  & (((!\regs~3188_combout  & ((\regs~731_q ))) # (\regs~3188_combout  & (\regs~763DUPLICATE_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~763DUPLICATE_q ),
	.datac(!\regs~731_q ),
	.datad(!\regs~699_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3188_combout ),
	.datag(!\regs~667_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2103 .extended_lut = "on";
defparam \regs~2103 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N7
dffeas \regs~251DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~251DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~251DUPLICATE .is_wysiwyg = "true";
defparam \regs~251DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \regs~3184 (
// Equation(s):
// \regs~3184_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~27_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~59_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~91_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~123_q )))) ) )

	.dataa(!\regs~59_q ),
	.datab(!\regs~123_q ),
	.datac(!\regs~91_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~27_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3184 .extended_lut = "on";
defparam \regs~3184 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \regs~2099 (
// Equation(s):
// \regs~2099_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3184_combout )))) # (\imem~126_combout  & ((!\regs~3184_combout  & ((\regs~155_q ))) # (\regs~3184_combout  & (\regs~187_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3184_combout )))) # (\imem~126_combout  & ((!\regs~3184_combout  & ((\regs~219_q ))) # (\regs~3184_combout  & (\regs~251DUPLICATE_q ))))) ) )

	.dataa(!\regs~251DUPLICATE_q ),
	.datab(!\regs~187_q ),
	.datac(!\regs~219_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3184_combout ),
	.datag(!\regs~155_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2099 .extended_lut = "on";
defparam \regs~2099 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2099 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N54
cyclonev_lcell_comb \regs~2115 (
// Equation(s):
// \regs~2115_combout  = ( \regs~2099_combout  & ( \imem~51_combout  & ( (!\imem~46_combout  & (\regs~2107_combout )) # (\imem~46_combout  & ((\regs~2111_combout ))) ) ) ) # ( !\regs~2099_combout  & ( \imem~51_combout  & ( (!\imem~46_combout  & 
// (\regs~2107_combout )) # (\imem~46_combout  & ((\regs~2111_combout ))) ) ) ) # ( \regs~2099_combout  & ( !\imem~51_combout  & ( (!\imem~46_combout ) # (\regs~2103_combout ) ) ) ) # ( !\regs~2099_combout  & ( !\imem~51_combout  & ( (\imem~46_combout  & 
// \regs~2103_combout ) ) ) )

	.dataa(!\regs~2107_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\regs~2111_combout ),
	.datad(!\regs~2103_combout ),
	.datae(!\regs~2099_combout ),
	.dataf(!\imem~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2115 .extended_lut = "off";
defparam \regs~2115 .lut_mask = 64'h0033CCFF47474747;
defparam \regs~2115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N45
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2166_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2149_combout  ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2166_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2149_combout  ) + ( \Add2~54  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~58_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2166_combout ),
	.datae(gnd),
	.dataf(!\regs~2149_combout ),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( \regs~2149_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2166_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( \regs~2149_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2166_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~54  ))

	.dataa(!\imem~58_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2149_combout ),
	.datae(gnd),
	.dataf(!\regs~2166_combout ),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000EF23000000FF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \Add1~57_sumout  & ( (\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~57_sumout ))) ) ) # ( !\Add1~57_sumout  & ( (\Selector35~0_combout  & (\Selector30~0_combout  & \Add2~57_sumout )) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\Selector30~0_combout ),
	.datac(!\Add2~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h0101010123232323;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N0
cyclonev_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = ( \Selector3~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector3~0_combout  & ( (\Selector33~0_combout  & (\Selector36~1_combout  & \Selector3~1_combout )) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector3~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~2 .extended_lut = "off";
defparam \Selector3~2 .lut_mask = 64'h0101010155555555;
defparam \Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \aluout_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[28] .is_wysiwyg = "true";
defparam \aluout_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N18
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( \Add0~81_sumout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!PC[13] & \imem~137_combout ))) ) + ( \Add3~78  ))
// \Add3~82  = CARRY(( \Add0~81_sumout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!PC[13] & \imem~137_combout ))) ) + ( \Add3~78  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[13]),
	.datad(!\Add0~81_sumout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N18
cyclonev_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~2149_combout  ) + ( \Add4~78  ))
// \Add4~82  = CARRY(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~2149_combout  ) + ( \Add4~78  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\regs~2149_combout ),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N42
cyclonev_lcell_comb \pcgood_B[28]~30 (
// Equation(s):
// \pcgood_B[28]~30_combout  = ( \dobranch_A~0_combout  & ( \Add4~81_sumout  & ( (!\Selector31~19_combout  & (((\isjump_D~0_combout )) # (\Add0~81_sumout ))) # (\Selector31~19_combout  & (((\Add3~81_sumout )))) ) ) ) # ( !\dobranch_A~0_combout  & ( 
// \Add4~81_sumout  & ( (\isjump_D~0_combout ) # (\Add0~81_sumout ) ) ) ) # ( \dobranch_A~0_combout  & ( !\Add4~81_sumout  & ( (!\Selector31~19_combout  & (\Add0~81_sumout  & (!\isjump_D~0_combout ))) # (\Selector31~19_combout  & (((\Add3~81_sumout )))) ) ) 
// ) # ( !\dobranch_A~0_combout  & ( !\Add4~81_sumout  & ( (\Add0~81_sumout  & !\isjump_D~0_combout ) ) ) )

	.dataa(!\Selector31~19_combout ),
	.datab(!\Add0~81_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add3~81_sumout ),
	.datae(!\dobranch_A~0_combout ),
	.dataf(!\Add4~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[28]~30 .extended_lut = "off";
defparam \pcgood_B[28]~30 .lut_mask = 64'h303020753F3F2A7F;
defparam \pcgood_B[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N30
cyclonev_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[28]~30_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[28]~30_combout ))) # (\Equal1~17_combout  & 
// (\Add0~81_sumout )))))) ) ) # ( \flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((PC[28])))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~81_sumout ),
	.datac(!PC[28]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[28]~30_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~15 .extended_lut = "on";
defparam \PC~15 .lut_mask = 64'h0505050505110505;
defparam \PC~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \PC[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N48
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( PC[28] ) + ( GND ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( PC[28] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N49
dffeas \pcplus_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[28] .is_wysiwyg = "true";
defparam \pcplus_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N39
cyclonev_lcell_comb \wregval_M[28]~12 (
// Equation(s):
// \wregval_M[28]~12_combout  = ( \wregval_M[0]~9_combout  & ( (!\selaluout_M~q  & ((pcplus_M[28]))) # (\selaluout_M~q  & (aluout_M[28])) ) ) # ( !\wregval_M[0]~9_combout  & ( (\selaluout_M~q  & aluout_M[28]) ) )

	.dataa(gnd),
	.datab(!\selaluout_M~q ),
	.datac(!aluout_M[28]),
	.datad(!pcplus_M[28]),
	.datae(gnd),
	.dataf(!\wregval_M[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[28]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[28]~12 .extended_lut = "off";
defparam \wregval_M[28]~12 .lut_mask = 64'h0303030303CF03CF;
defparam \wregval_M[28]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N37
dffeas \wmemval_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2166_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[28] .is_wysiwyg = "true";
defparam \wmemval_M[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[28]~17_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[28]~17_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004800000000000000000000000000180000000000000000000200";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N9
cyclonev_lcell_comb \dbus[28]~15 (
// Equation(s):
// \dbus[28]~15_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dbus~1_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dbus~1_combout )) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dbus~1_combout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[28]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[28]~15 .extended_lut = "off";
defparam \dbus[28]~15 .lut_mask = 64'h05000500F500F500;
defparam \dbus[28]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N14
dffeas \timer|lim[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[28]~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [28]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[28] .is_wysiwyg = "true";
defparam \timer|lim[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N24
cyclonev_lcell_comb \timer|Add1~13 (
// Equation(s):
// \timer|Add1~13_sumout  = SUM(( \timer|cnt [28] ) + ( GND ) + ( \timer|Add1~10  ))
// \timer|Add1~14  = CARRY(( \timer|cnt [28] ) + ( GND ) + ( \timer|Add1~10  ))

	.dataa(gnd),
	.datab(!\timer|cnt [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~13_sumout ),
	.cout(\timer|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~13 .extended_lut = "off";
defparam \timer|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N42
cyclonev_lcell_comb \timer|cnt~117 (
// Equation(s):
// \timer|cnt~117_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [28])))) # (\timer|cnt~0_combout  & (\timer|Add1~13_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[28]~17_combout ))) ) )

	.dataa(!\timer|Add1~13_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\dbus[28]~17_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [28]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~117 .extended_lut = "on";
defparam \timer|cnt~117 .lut_mask = 64'h01000F0F31300F0F;
defparam \timer|cnt~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N43
dffeas \timer|cnt[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~117_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[28] .is_wysiwyg = "true";
defparam \timer|cnt[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N6
cyclonev_lcell_comb \dbus[28]~16 (
// Equation(s):
// \dbus[28]~16_combout  = ( \timer|cnt [28] & ( (\dbus[3]~9_combout  & ((\dbus[5]~5_combout ) # (\timer|lim [28]))) ) ) # ( !\timer|cnt [28] & ( (\timer|lim [28] & (\dbus[3]~9_combout  & !\dbus[5]~5_combout )) ) )

	.dataa(gnd),
	.datab(!\timer|lim [28]),
	.datac(!\dbus[3]~9_combout ),
	.datad(!\dbus[5]~5_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[28]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[28]~16 .extended_lut = "off";
defparam \dbus[28]~16 .lut_mask = 64'h03000300030F030F;
defparam \dbus[28]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N12
cyclonev_lcell_comb \dbus[28]~17 (
// Equation(s):
// \dbus[28]~17_combout  = ( \dbus[28]~16_combout  ) # ( !\dbus[28]~16_combout  & ( ((\wrmem_M~q  & wmemval_M[28])) # (\dbus[28]~15_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!wmemval_M[28]),
	.datad(!\dbus[28]~15_combout ),
	.datae(gnd),
	.dataf(!\dbus[28]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[28]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[28]~17 .extended_lut = "off";
defparam \dbus[28]~17 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \dbus[28]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N42
cyclonev_lcell_comb \wregval_M[28]~13 (
// Equation(s):
// \wregval_M[28]~13_combout  = ( \dbus[28]~17_combout  & ( ((\wregval_M[27]~3_combout  & \wregval_M[25]~1_combout )) # (\wregval_M[28]~12_combout ) ) ) # ( !\dbus[28]~17_combout  & ( \wregval_M[28]~12_combout  ) )

	.dataa(gnd),
	.datab(!\wregval_M[28]~12_combout ),
	.datac(!\wregval_M[27]~3_combout ),
	.datad(!\wregval_M[25]~1_combout ),
	.datae(gnd),
	.dataf(!\dbus[28]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[28]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[28]~13 .extended_lut = "off";
defparam \wregval_M[28]~13 .lut_mask = 64'h33333333333F333F;
defparam \wregval_M[28]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N20
dffeas \regs~252 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~252 .is_wysiwyg = "true";
defparam \regs~252 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \regs~3216 (
// Equation(s):
// \regs~3216_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (\regs~28_q  & (!\imem~126_combout ))) # (\imem~153_combout  & (((\regs~60_q ) # (\imem~126_combout ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & (((\regs~92_q  & 
// (!\imem~126_combout ))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~124_q ))) ) )

	.dataa(!\regs~124_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~92_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~60_q ),
	.datag(!\regs~28_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3216 .extended_lut = "on";
defparam \regs~3216 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~3216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \regs~2133 (
// Equation(s):
// \regs~2133_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3216_combout ))))) # (\imem~126_combout  & (((!\regs~3216_combout  & (\regs~156_q )) # (\regs~3216_combout  & ((\regs~188_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3216_combout ))))) # (\imem~126_combout  & (((!\regs~3216_combout  & ((\regs~220_q ))) # (\regs~3216_combout  & (\regs~252_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~252_q ),
	.datac(!\regs~220_q ),
	.datad(!\regs~188_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3216_combout ),
	.datag(!\regs~156_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2133 .extended_lut = "on";
defparam \regs~2133 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N0
cyclonev_lcell_comb \regs~3220 (
// Equation(s):
// \regs~3220_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~540_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~572_q ))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (\regs~604_q  
// & ((!\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout ) # (\regs~636_q ))))) ) )

	.dataa(!\regs~572_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~604_q ),
	.datad(!\regs~636_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~540_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3220 .extended_lut = "on";
defparam \regs~3220 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regs~3220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N6
cyclonev_lcell_comb \regs~2137 (
// Equation(s):
// \regs~2137_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3220_combout ))))) # (\imem~126_combout  & (((!\regs~3220_combout  & (\regs~668_q )) # (\regs~3220_combout  & ((\regs~700_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3220_combout ))))) # (\imem~126_combout  & (((!\regs~3220_combout  & ((\regs~732_q ))) # (\regs~3220_combout  & (\regs~764_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~764_q ),
	.datac(!\regs~732_q ),
	.datad(!\regs~700_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3220_combout ),
	.datag(!\regs~668_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2137 .extended_lut = "on";
defparam \regs~2137 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \regs~3224 (
// Equation(s):
// \regs~3224_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1052_q ))) # (\imem~153_combout  & (\regs~1084_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1116_q ))) # (\imem~153_combout  & (\regs~1148_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1084_q ),
	.datab(!\regs~1148_q ),
	.datac(!\regs~1116_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1052_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3224 .extended_lut = "on";
defparam \regs~3224 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3224 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \regs~2141 (
// Equation(s):
// \regs~2141_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3224_combout )))) # (\imem~126_combout  & ((!\regs~3224_combout  & ((\regs~1180_q ))) # (\regs~3224_combout  & (\regs~1212_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3224_combout )))) # (\imem~126_combout  & ((!\regs~3224_combout  & ((\regs~1244_q ))) # (\regs~3224_combout  & (\regs~1276_q ))))) ) )

	.dataa(!\regs~1276_q ),
	.datab(!\regs~1212_q ),
	.datac(!\regs~1244_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3224_combout ),
	.datag(!\regs~1180_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2141 .extended_lut = "on";
defparam \regs~2141 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N50
dffeas \regs~1788DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1788DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1788DUPLICATE .is_wysiwyg = "true";
defparam \regs~1788DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N30
cyclonev_lcell_comb \regs~3228 (
// Equation(s):
// \regs~3228_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1564_q ))) # (\imem~153_combout  & (\regs~1596_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1628_q ))) # (\imem~153_combout  & (\regs~1660_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1660_q ),
	.datab(!\regs~1596_q ),
	.datac(!\regs~1628_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1564_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3228 .extended_lut = "on";
defparam \regs~3228 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N6
cyclonev_lcell_comb \regs~2145 (
// Equation(s):
// \regs~2145_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3228_combout ))))) # (\imem~126_combout  & (((!\regs~3228_combout  & ((\regs~1692_q ))) # (\regs~3228_combout  & (\regs~1724_q ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3228_combout ))))) # (\imem~126_combout  & (((!\regs~3228_combout  & (\regs~1756_q )) # (\regs~3228_combout  & ((\regs~1788DUPLICATE_q )))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1724_q ),
	.datac(!\regs~1756_q ),
	.datad(!\regs~1788DUPLICATE_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3228_combout ),
	.datag(!\regs~1692_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2145 .extended_lut = "on";
defparam \regs~2145 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N57
cyclonev_lcell_comb \regs~2149 (
// Equation(s):
// \regs~2149_combout  = ( \regs~2141_combout  & ( \regs~2145_combout  & ( ((!\imem~46_combout  & (\regs~2133_combout )) # (\imem~46_combout  & ((\regs~2137_combout )))) # (\imem~51_combout ) ) ) ) # ( !\regs~2141_combout  & ( \regs~2145_combout  & ( 
// (!\imem~51_combout  & ((!\imem~46_combout  & (\regs~2133_combout )) # (\imem~46_combout  & ((\regs~2137_combout ))))) # (\imem~51_combout  & (((\imem~46_combout )))) ) ) ) # ( \regs~2141_combout  & ( !\regs~2145_combout  & ( (!\imem~51_combout  & 
// ((!\imem~46_combout  & (\regs~2133_combout )) # (\imem~46_combout  & ((\regs~2137_combout ))))) # (\imem~51_combout  & (((!\imem~46_combout )))) ) ) ) # ( !\regs~2141_combout  & ( !\regs~2145_combout  & ( (!\imem~51_combout  & ((!\imem~46_combout  & 
// (\regs~2133_combout )) # (\imem~46_combout  & ((\regs~2137_combout ))))) ) ) )

	.dataa(!\regs~2133_combout ),
	.datab(!\regs~2137_combout ),
	.datac(!\imem~51_combout ),
	.datad(!\imem~46_combout ),
	.datae(!\regs~2141_combout ),
	.dataf(!\regs~2145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2149 .extended_lut = "off";
defparam \regs~2149 .lut_mask = 64'h50305F30503F5F3F;
defparam \regs~2149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N27
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( \regs~3050_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~3067_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~58  ))
// \Add1~62  = CARRY(( \regs~3050_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~3067_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \Add1~58  ))

	.dataa(!\imem~58_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~3050_combout ),
	.datae(gnd),
	.dataf(!\regs~3067_combout ),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000EF23000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N48
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( \regs~3050_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~3067_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~58  ))
// \Add2~62  = CARRY(( \regs~3050_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~3067_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~58  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~58_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~3050_combout ),
	.datae(gnd),
	.dataf(!\regs~3067_combout ),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h000010BA000000FF;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \Add2~61_sumout  & ( (\Selector30~0_combout  & ((\Add1~61_sumout ) # (\Selector35~0_combout ))) ) ) # ( !\Add2~61_sumout  & ( (!\Selector35~0_combout  & (\Selector30~0_combout  & \Add1~61_sumout )) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\Selector30~0_combout ),
	.datac(gnd),
	.datad(!\Add1~61_sumout ),
	.datae(gnd),
	.dataf(!\Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h0022002211331133;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N45
cyclonev_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = ( \Selector2~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector2~0_combout  & ( (\Selector33~0_combout  & (\Selector36~1_combout  & \Selector2~1_combout )) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~2 .extended_lut = "off";
defparam \Selector2~2 .lut_mask = 64'h0101010155555555;
defparam \Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N47
dffeas \aluout_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[29] .is_wysiwyg = "true";
defparam \aluout_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N21
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!PC[13] & \imem~137_combout ))) ) + ( \Add0~85_sumout  ) + ( \Add3~82  ))
// \Add3~86  = CARRY(( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!PC[13] & \imem~137_combout ))) ) + ( \Add0~85_sumout  ) + ( \Add3~82  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[13]),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\Add0~85_sumout ),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000FF0000000080;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N21
cyclonev_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( \regs~3050_combout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~82  ))
// \Add4~86  = CARRY(( \regs~3050_combout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~82  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~3050_combout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \pcgood_B[29]~31 (
// Equation(s):
// \pcgood_B[29]~31_combout  = ( \Selector31~19_combout  & ( \Add4~85_sumout  & ( (!\dobranch_A~0_combout  & (((\Add0~85_sumout )) # (\isjump_D~0_combout ))) # (\dobranch_A~0_combout  & (((\Add3~85_sumout )))) ) ) ) # ( !\Selector31~19_combout  & ( 
// \Add4~85_sumout  & ( (\Add0~85_sumout ) # (\isjump_D~0_combout ) ) ) ) # ( \Selector31~19_combout  & ( !\Add4~85_sumout  & ( (!\dobranch_A~0_combout  & (!\isjump_D~0_combout  & (\Add0~85_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~85_sumout )))) ) ) ) 
// # ( !\Selector31~19_combout  & ( !\Add4~85_sumout  & ( (!\isjump_D~0_combout  & \Add0~85_sumout ) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Add0~85_sumout ),
	.datad(!\Add3~85_sumout ),
	.datae(!\Selector31~19_combout ),
	.dataf(!\Add4~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[29]~31 .extended_lut = "off";
defparam \pcgood_B[29]~31 .lut_mask = 64'h0A0A083B5F5F4C7F;
defparam \pcgood_B[29]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[29]~31_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[29]~31_combout ))) # (\Equal1~17_combout  & 
// (\Add0~85_sumout )))))) ) ) # ( \flush_D~q  & ( (((PC[29] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\Equal1~6_combout ),
	.datab(!\Add0~85_sumout ),
	.datac(!PC[29]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[29]~31_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "on";
defparam \PC~11 .lut_mask = 64'h000F000F001B000F;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N32
dffeas \PC[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N51
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( PC[29] ) + ( GND ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( PC[29] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N53
dffeas \pcplus_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[29] .is_wysiwyg = "true";
defparam \pcplus_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N27
cyclonev_lcell_comb \wregval_M[29]~73 (
// Equation(s):
// \wregval_M[29]~73_combout  = ( \wregval_M[0]~9_combout  & ( (!\selaluout_M~q  & ((pcplus_M[29]))) # (\selaluout_M~q  & (aluout_M[29])) ) ) # ( !\wregval_M[0]~9_combout  & ( (\selaluout_M~q  & aluout_M[29]) ) )

	.dataa(gnd),
	.datab(!\selaluout_M~q ),
	.datac(!aluout_M[29]),
	.datad(!pcplus_M[29]),
	.datae(gnd),
	.dataf(!\wregval_M[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~73 .extended_lut = "off";
defparam \wregval_M[29]~73 .lut_mask = 64'h0303030303CF03CF;
defparam \wregval_M[29]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N12
cyclonev_lcell_comb \wregval_M[29]~74 (
// Equation(s):
// \wregval_M[29]~74_combout  = ( \dbus[29]~99_combout  & ( ((\wregval_M[25]~1_combout  & \wregval_M[27]~3_combout )) # (\wregval_M[29]~73_combout ) ) ) # ( !\dbus[29]~99_combout  & ( \wregval_M[29]~73_combout  ) )

	.dataa(!\wregval_M[25]~1_combout ),
	.datab(gnd),
	.datac(!\wregval_M[27]~3_combout ),
	.datad(!\wregval_M[29]~73_combout ),
	.datae(gnd),
	.dataf(!\dbus[29]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~74 .extended_lut = "off";
defparam \wregval_M[29]~74 .lut_mask = 64'h00FF00FF05FF05FF;
defparam \wregval_M[29]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \regs~189feeder (
// Equation(s):
// \regs~189feeder_combout  = ( \wregval_M[29]~74_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~189feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~189feeder .extended_lut = "off";
defparam \regs~189feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~189feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N38
dffeas \regs~189 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~189 .is_wysiwyg = "true";
defparam \regs~189 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N24
cyclonev_lcell_comb \regs~4080 (
// Equation(s):
// \regs~4080_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~29_q ))) # (\imem~134_combout  & (\regs~61_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~93_q ))) # (\imem~134_combout  & (\regs~125_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~61_q ),
	.datab(!\regs~125_q ),
	.datac(!\regs~93_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~29_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4080 .extended_lut = "on";
defparam \regs~4080 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~4080 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N41
dffeas \regs~157DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~157DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~157DUPLICATE .is_wysiwyg = "true";
defparam \regs~157DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N30
cyclonev_lcell_comb \regs~3051 (
// Equation(s):
// \regs~3051_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4080_combout )))) # (\imem~123_combout  & ((!\regs~4080_combout  & ((\regs~157DUPLICATE_q ))) # (\regs~4080_combout  & (\regs~189_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~4080_combout )))) # (\imem~123_combout  & ((!\regs~4080_combout  & ((\regs~221_q ))) # (\regs~4080_combout  & (\regs~253_q ))))) ) )

	.dataa(!\regs~189_q ),
	.datab(!\regs~253_q ),
	.datac(!\regs~221_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4080_combout ),
	.datag(!\regs~157DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3051_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3051 .extended_lut = "on";
defparam \regs~3051 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~3051 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N36
cyclonev_lcell_comb \regs~4084 (
// Equation(s):
// \regs~4084_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~541_q )) # (\imem~134_combout  & ((\regs~573_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~605_q ))) # (\imem~134_combout  & (\regs~637_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~637_q ),
	.datac(!\regs~605_q ),
	.datad(!\regs~573_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~541_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4084 .extended_lut = "on";
defparam \regs~4084 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~4084 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N42
cyclonev_lcell_comb \regs~3055 (
// Equation(s):
// \regs~3055_combout  = ( !\imem~124_combout  & ( ((!\regs~4084_combout  & (((\regs~669_q  & \imem~123_combout )))) # (\regs~4084_combout  & (((!\imem~123_combout )) # (\regs~701_q )))) ) ) # ( \imem~124_combout  & ( ((!\regs~4084_combout  & (((\regs~733_q  
// & \imem~123_combout )))) # (\regs~4084_combout  & (((!\imem~123_combout )) # (\regs~765_q )))) ) )

	.dataa(!\regs~701_q ),
	.datab(!\regs~765_q ),
	.datac(!\regs~733_q ),
	.datad(!\regs~4084_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~669_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3055_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3055 .extended_lut = "on";
defparam \regs~3055 .lut_mask = 64'h00FF00FF0F550F33;
defparam \regs~3055 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N26
dffeas \regs~1277 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1277 .is_wysiwyg = "true";
defparam \regs~1277 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N14
dffeas \regs~1149 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1149 .is_wysiwyg = "true";
defparam \regs~1149 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \regs~1117 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1117 .is_wysiwyg = "true";
defparam \regs~1117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \regs~4088 (
// Equation(s):
// \regs~4088_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1053_q ))) # (\imem~134_combout  & (\regs~1085_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1117_q ))) # (\imem~134_combout  & (\regs~1149_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1085_q ),
	.datab(!\regs~1149_q ),
	.datac(!\regs~1117_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1053_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4088 .extended_lut = "on";
defparam \regs~4088 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~4088 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N18
cyclonev_lcell_comb \regs~3059 (
// Equation(s):
// \regs~3059_combout  = ( !\imem~124_combout  & ( ((!\regs~4088_combout  & (((\regs~1181_q  & \imem~123_combout )))) # (\regs~4088_combout  & (((!\imem~123_combout )) # (\regs~1213_q )))) ) ) # ( \imem~124_combout  & ( ((!\regs~4088_combout  & 
// (((\regs~1245_q  & \imem~123_combout )))) # (\regs~4088_combout  & (((!\imem~123_combout )) # (\regs~1277_q )))) ) )

	.dataa(!\regs~1277_q ),
	.datab(!\regs~1213_q ),
	.datac(!\regs~1245_q ),
	.datad(!\regs~4088_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~1181_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3059_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3059 .extended_lut = "on";
defparam \regs~3059 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~3059 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \regs~4092 (
// Equation(s):
// \regs~4092_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1565_q ))) # (\imem~134_combout  & (\regs~1597_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1629_q ))) # (\imem~134_combout  & (\regs~1661_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1661_q ),
	.datab(!\regs~1597_q ),
	.datac(!\regs~1629_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1565_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4092 .extended_lut = "on";
defparam \regs~4092 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~4092 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \regs~3063 (
// Equation(s):
// \regs~3063_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4092_combout )))) # (\imem~123_combout  & ((!\regs~4092_combout  & ((\regs~1693_q ))) # (\regs~4092_combout  & (\regs~1725_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~4092_combout )))) # (\imem~123_combout  & ((!\regs~4092_combout  & ((\regs~1757_q ))) # (\regs~4092_combout  & (\regs~1789_q ))))) ) )

	.dataa(!\regs~1725_q ),
	.datab(!\regs~1789_q ),
	.datac(!\regs~1757_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4092_combout ),
	.datag(!\regs~1693_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3063_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3063 .extended_lut = "on";
defparam \regs~3063 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~3063 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N39
cyclonev_lcell_comb \regs~3067 (
// Equation(s):
// \regs~3067_combout  = ( \regs~3063_combout  & ( \imem~12_combout  & ( (\regs~3059_combout ) # (\imem~6_combout ) ) ) ) # ( !\regs~3063_combout  & ( \imem~12_combout  & ( (!\imem~6_combout  & \regs~3059_combout ) ) ) ) # ( \regs~3063_combout  & ( 
// !\imem~12_combout  & ( (!\imem~6_combout  & (\regs~3051_combout )) # (\imem~6_combout  & ((\regs~3055_combout ))) ) ) ) # ( !\regs~3063_combout  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs~3051_combout )) # (\imem~6_combout  & 
// ((\regs~3055_combout ))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs~3051_combout ),
	.datac(!\regs~3055_combout ),
	.datad(!\regs~3059_combout ),
	.datae(!\regs~3063_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3067 .extended_lut = "off";
defparam \regs~3067 .lut_mask = 64'h2727272700AA55FF;
defparam \regs~3067 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \wmemval_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~3067_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[29] .is_wysiwyg = "true";
defparam \wmemval_M[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[29]~99_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001DB5FAE98BD55555555555555554170000B428D40000000000006801";
// synopsys translate_on

// Location: M10K_X22_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[29]~99_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N9
cyclonev_lcell_comb \dbus[29]~97 (
// Equation(s):
// \dbus[29]~97_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( !\dbus~1_combout  ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dbus~1_combout ) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dbus~1_combout ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dbus~1_combout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[29]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[29]~97 .extended_lut = "off";
defparam \dbus[29]~97 .lut_mask = 64'h0000A0A05050F0F0;
defparam \dbus[29]~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \timer|lim[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[29]~99_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [29]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[29] .is_wysiwyg = "true";
defparam \timer|lim[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N37
dffeas \timer|cnt[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[29]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N6
cyclonev_lcell_comb \dbus[29]~98 (
// Equation(s):
// \dbus[29]~98_combout  = ( \timer|cnt[29]~DUPLICATE_q  & ( (\dbus[3]~9_combout  & ((\timer|lim [29]) # (\dbus[5]~5_combout ))) ) ) # ( !\timer|cnt[29]~DUPLICATE_q  & ( (!\dbus[5]~5_combout  & (\timer|lim [29] & \dbus[3]~9_combout )) ) )

	.dataa(gnd),
	.datab(!\dbus[5]~5_combout ),
	.datac(!\timer|lim [29]),
	.datad(!\dbus[3]~9_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[29]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[29]~98 .extended_lut = "off";
defparam \dbus[29]~98 .lut_mask = 64'h000C000C003F003F;
defparam \dbus[29]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N3
cyclonev_lcell_comb \dbus[29]~99 (
// Equation(s):
// \dbus[29]~99_combout  = ( \dbus[29]~98_combout  ) # ( !\dbus[29]~98_combout  & ( ((wmemval_M[29] & \wrmem_M~q )) # (\dbus[29]~97_combout ) ) )

	.dataa(!wmemval_M[29]),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(!\dbus[29]~97_combout ),
	.datae(gnd),
	.dataf(!\dbus[29]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[29]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[29]~99 .extended_lut = "off";
defparam \dbus[29]~99 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \dbus[29]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N27
cyclonev_lcell_comb \timer|Add1~117 (
// Equation(s):
// \timer|Add1~117_sumout  = SUM(( \timer|cnt [29] ) + ( GND ) + ( \timer|Add1~14  ))
// \timer|Add1~118  = CARRY(( \timer|cnt [29] ) + ( GND ) + ( \timer|Add1~14  ))

	.dataa(!\timer|cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~117_sumout ),
	.cout(\timer|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~117 .extended_lut = "off";
defparam \timer|Add1~117 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N36
cyclonev_lcell_comb \timer|cnt~13 (
// Equation(s):
// \timer|cnt~13_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [29])))) # (\timer|cnt~0_combout  & (!\timer|atLim~combout  & (\timer|Add1~117_sumout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[29]~99_combout ))) ) )

	.dataa(!\timer|atLim~combout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\dbus[29]~99_combout ),
	.datad(!\timer|Add1~117_sumout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [29]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~13 .extended_lut = "on";
defparam \timer|cnt~13 .lut_mask = 64'h00020F0F30320F0F;
defparam \timer|cnt~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N38
dffeas \timer|cnt[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[29] .is_wysiwyg = "true";
defparam \timer|cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N30
cyclonev_lcell_comb \timer|Add1~121 (
// Equation(s):
// \timer|Add1~121_sumout  = SUM(( \timer|cnt [30] ) + ( GND ) + ( \timer|Add1~118  ))
// \timer|Add1~122  = CARRY(( \timer|cnt [30] ) + ( GND ) + ( \timer|Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~121_sumout ),
	.cout(\timer|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~121 .extended_lut = "off";
defparam \timer|Add1~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N36
cyclonev_lcell_comb \timer|cnt~9 (
// Equation(s):
// \timer|cnt~9_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [30])))) # (\timer|cnt~0_combout  & (\timer|Add1~121_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[30]~102_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|Add1~121_sumout ),
	.datac(!\dbus[30]~102_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [30]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~9 .extended_lut = "on";
defparam \timer|cnt~9 .lut_mask = 64'h01000F0F51500F0F;
defparam \timer|cnt~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N37
dffeas \timer|cnt[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[30] .is_wysiwyg = "true";
defparam \timer|cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N45
cyclonev_lcell_comb \dbus[30]~101 (
// Equation(s):
// \dbus[30]~101_combout  = ( \timer|cnt [30] & ( (\dbus[3]~9_combout  & ((\dbus[5]~5_combout ) # (\timer|lim [30]))) ) ) # ( !\timer|cnt [30] & ( (\timer|lim [30] & (\dbus[3]~9_combout  & !\dbus[5]~5_combout )) ) )

	.dataa(gnd),
	.datab(!\timer|lim [30]),
	.datac(!\dbus[3]~9_combout ),
	.datad(!\dbus[5]~5_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[30]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[30]~101 .extended_lut = "off";
defparam \dbus[30]~101 .lut_mask = 64'h03000300030F030F;
defparam \dbus[30]~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N44
dffeas \wmemval_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~3101_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[30] .is_wysiwyg = "true";
defparam \wmemval_M[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[30]~102_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[30]~102_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CDC8255891111111111111111101200009028500000000000002800";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N6
cyclonev_lcell_comb \dbus[30]~100 (
// Equation(s):
// \dbus[30]~100_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\dbus~1_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & (!\dbus~1_combout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datac(!\dbus~1_combout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[30]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[30]~100 .extended_lut = "off";
defparam \dbus[30]~100 .lut_mask = 64'h00300030F030F030;
defparam \dbus[30]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N15
cyclonev_lcell_comb \dbus[30]~102 (
// Equation(s):
// \dbus[30]~102_combout  = ( \dbus[30]~100_combout  ) # ( !\dbus[30]~100_combout  & ( ((\wrmem_M~q  & wmemval_M[30])) # (\dbus[30]~101_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!\dbus[30]~101_combout ),
	.datad(!wmemval_M[30]),
	.datae(gnd),
	.dataf(!\dbus[30]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[30]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[30]~102 .extended_lut = "off";
defparam \dbus[30]~102 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \dbus[30]~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N38
dffeas \regs~254 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~254 .is_wysiwyg = "true";
defparam \regs~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N59
dffeas \regs~190 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~190 .is_wysiwyg = "true";
defparam \regs~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N58
dffeas \regs~222DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~222DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~222DUPLICATE .is_wysiwyg = "true";
defparam \regs~222DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N2
dffeas \regs~62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~62 .is_wysiwyg = "true";
defparam \regs~62 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N57
cyclonev_lcell_comb \regs~126feeder (
// Equation(s):
// \regs~126feeder_combout  = ( \wregval_M[30]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~126feeder .extended_lut = "off";
defparam \regs~126feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N59
dffeas \regs~126 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~126 .is_wysiwyg = "true";
defparam \regs~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N53
dffeas \regs~94 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~94 .is_wysiwyg = "true";
defparam \regs~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \regs~30feeder (
// Equation(s):
// \regs~30feeder_combout  = ( \wregval_M[30]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~30feeder .extended_lut = "off";
defparam \regs~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \regs~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~30 .is_wysiwyg = "true";
defparam \regs~30 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N0
cyclonev_lcell_comb \regs~4096 (
// Equation(s):
// \regs~4096_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~30_q ))) # (\imem~153_combout  & (\regs~62_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~94_q ))) # (\imem~153_combout  & (\regs~126_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~62_q ),
	.datab(!\regs~126_q ),
	.datac(!\regs~94_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~30_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4096 .extended_lut = "on";
defparam \regs~4096 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~4096 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N22
dffeas \regs~158 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~158 .is_wysiwyg = "true";
defparam \regs~158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N18
cyclonev_lcell_comb \regs~3068 (
// Equation(s):
// \regs~3068_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~4096_combout )))) # (\imem~126_combout  & ((!\regs~4096_combout  & ((\regs~158_q ))) # (\regs~4096_combout  & (\regs~190_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~4096_combout )))) # (\imem~126_combout  & ((!\regs~4096_combout  & ((\regs~222DUPLICATE_q ))) # (\regs~4096_combout  & (\regs~254_q ))))) ) )

	.dataa(!\regs~254_q ),
	.datab(!\regs~190_q ),
	.datac(!\regs~222DUPLICATE_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4096_combout ),
	.datag(!\regs~158_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3068 .extended_lut = "on";
defparam \regs~3068 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~3068 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N14
dffeas \regs~1726 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1726 .is_wysiwyg = "true";
defparam \regs~1726 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N0
cyclonev_lcell_comb \regs~1758feeder (
// Equation(s):
// \regs~1758feeder_combout  = ( \wregval_M[30]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1758feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1758feeder .extended_lut = "off";
defparam \regs~1758feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1758feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N1
dffeas \regs~1758 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1758feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1758 .is_wysiwyg = "true";
defparam \regs~1758 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N53
dffeas \regs~1598 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1598 .is_wysiwyg = "true";
defparam \regs~1598 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N20
dffeas \regs~1662DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1662DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1662DUPLICATE .is_wysiwyg = "true";
defparam \regs~1662DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N34
dffeas \regs~1630 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1630 .is_wysiwyg = "true";
defparam \regs~1630 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \regs~1566feeder (
// Equation(s):
// \regs~1566feeder_combout  = ( \wregval_M[30]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1566feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1566feeder .extended_lut = "off";
defparam \regs~1566feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1566feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \regs~1566 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1566feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1566 .is_wysiwyg = "true";
defparam \regs~1566 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N39
cyclonev_lcell_comb \regs~4108 (
// Equation(s):
// \regs~4108_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1566_q ))) # (\imem~153_combout  & (\regs~1598_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1630_q ))) # (\imem~153_combout  & (\regs~1662DUPLICATE_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1598_q ),
	.datab(!\regs~1662DUPLICATE_q ),
	.datac(!\regs~1630_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1566_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4108 .extended_lut = "on";
defparam \regs~4108 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~4108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N28
dffeas \regs~1694 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1694 .is_wysiwyg = "true";
defparam \regs~1694 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N33
cyclonev_lcell_comb \regs~3080 (
// Equation(s):
// \regs~3080_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~4108_combout )))) # (\imem~126_combout  & ((!\regs~4108_combout  & ((\regs~1694_q ))) # (\regs~4108_combout  & (\regs~1726_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~4108_combout )))) # (\imem~126_combout  & ((!\regs~4108_combout  & ((\regs~1758_q ))) # (\regs~4108_combout  & (\regs~1790_q ))))) ) )

	.dataa(!\regs~1790_q ),
	.datab(!\regs~1726_q ),
	.datac(!\regs~1758_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4108_combout ),
	.datag(!\regs~1694_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3080 .extended_lut = "on";
defparam \regs~3080 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~3080 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \regs~1214feeder (
// Equation(s):
// \regs~1214feeder_combout  = ( \wregval_M[30]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1214feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1214feeder .extended_lut = "off";
defparam \regs~1214feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1214feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N44
dffeas \regs~1214 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1214 .is_wysiwyg = "true";
defparam \regs~1214 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N34
dffeas \regs~1246 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1246 .is_wysiwyg = "true";
defparam \regs~1246 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N2
dffeas \regs~1278 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1278 .is_wysiwyg = "true";
defparam \regs~1278 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N36
cyclonev_lcell_comb \regs~1086feeder (
// Equation(s):
// \regs~1086feeder_combout  = ( \wregval_M[30]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1086feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1086feeder .extended_lut = "off";
defparam \regs~1086feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1086feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N38
dffeas \regs~1086 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1086feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1086_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1086 .is_wysiwyg = "true";
defparam \regs~1086 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N12
cyclonev_lcell_comb \regs~1150feeder (
// Equation(s):
// \regs~1150feeder_combout  = ( \wregval_M[30]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1150feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1150feeder .extended_lut = "off";
defparam \regs~1150feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1150feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N14
dffeas \regs~1150 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1150 .is_wysiwyg = "true";
defparam \regs~1150 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N57
cyclonev_lcell_comb \regs~1118feeder (
// Equation(s):
// \regs~1118feeder_combout  = ( \wregval_M[30]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1118feeder .extended_lut = "off";
defparam \regs~1118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1118feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N58
dffeas \regs~1118 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1118 .is_wysiwyg = "true";
defparam \regs~1118 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N51
cyclonev_lcell_comb \regs~1054feeder (
// Equation(s):
// \regs~1054feeder_combout  = ( \wregval_M[30]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1054feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1054feeder .extended_lut = "off";
defparam \regs~1054feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1054feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N52
dffeas \regs~1054 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1054feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1054 .is_wysiwyg = "true";
defparam \regs~1054 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N42
cyclonev_lcell_comb \regs~4104 (
// Equation(s):
// \regs~4104_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1054_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1086_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1118_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1150_q )))) ) )

	.dataa(!\regs~1086_q ),
	.datab(!\regs~1150_q ),
	.datac(!\regs~1118_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1054_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4104 .extended_lut = "on";
defparam \regs~4104 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~4104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N53
dffeas \regs~1182 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1182 .is_wysiwyg = "true";
defparam \regs~1182 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N48
cyclonev_lcell_comb \regs~3076 (
// Equation(s):
// \regs~3076_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~4104_combout ))))) # (\imem~126_combout  & (((!\regs~4104_combout  & ((\regs~1182_q ))) # (\regs~4104_combout  & (\regs~1214_q ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~4104_combout ))))) # (\imem~126_combout  & (((!\regs~4104_combout  & (\regs~1246_q )) # (\regs~4104_combout  & ((\regs~1278_q )))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1214_q ),
	.datac(!\regs~1246_q ),
	.datad(!\regs~1278_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4104_combout ),
	.datag(!\regs~1182_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3076 .extended_lut = "on";
defparam \regs~3076 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~3076 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N44
dffeas \regs~702 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~702 .is_wysiwyg = "true";
defparam \regs~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \regs~734 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~734 .is_wysiwyg = "true";
defparam \regs~734 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N40
dffeas \regs~766 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~766 .is_wysiwyg = "true";
defparam \regs~766 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N24
cyclonev_lcell_comb \regs~638feeder (
// Equation(s):
// \regs~638feeder_combout  = ( \wregval_M[30]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~638feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~638feeder .extended_lut = "off";
defparam \regs~638feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~638feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N26
dffeas \regs~638DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~638feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~638DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~638DUPLICATE .is_wysiwyg = "true";
defparam \regs~638DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N14
dffeas \regs~574 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~574 .is_wysiwyg = "true";
defparam \regs~574 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N53
dffeas \regs~606 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~606 .is_wysiwyg = "true";
defparam \regs~606 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N23
dffeas \regs~542 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~542 .is_wysiwyg = "true";
defparam \regs~542 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N12
cyclonev_lcell_comb \regs~4100 (
// Equation(s):
// \regs~4100_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~542_q ))) # (\imem~153_combout  & (\regs~574_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~606_q ))) # (\imem~153_combout  & (\regs~638DUPLICATE_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~638DUPLICATE_q ),
	.datab(!\regs~574_q ),
	.datac(!\regs~606_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~542_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4100 .extended_lut = "on";
defparam \regs~4100 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~4100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N46
dffeas \regs~670 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~670 .is_wysiwyg = "true";
defparam \regs~670 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N42
cyclonev_lcell_comb \regs~3072 (
// Equation(s):
// \regs~3072_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~4100_combout ))))) # (\imem~126_combout  & (((!\regs~4100_combout  & ((\regs~670_q ))) # (\regs~4100_combout  & (\regs~702_q ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~4100_combout ))))) # (\imem~126_combout  & (((!\regs~4100_combout  & (\regs~734_q )) # (\regs~4100_combout  & ((\regs~766_q )))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~702_q ),
	.datac(!\regs~734_q ),
	.datad(!\regs~766_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4100_combout ),
	.datag(!\regs~670_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3072 .extended_lut = "on";
defparam \regs~3072 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~3072 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N6
cyclonev_lcell_comb \regs~3084 (
// Equation(s):
// \regs~3084_combout  = ( \regs~3076_combout  & ( \regs~3072_combout  & ( (!\imem~51_combout  & (((\regs~3068_combout )) # (\imem~46_combout ))) # (\imem~51_combout  & ((!\imem~46_combout ) # ((\regs~3080_combout )))) ) ) ) # ( !\regs~3076_combout  & ( 
// \regs~3072_combout  & ( (!\imem~51_combout  & (((\regs~3068_combout )) # (\imem~46_combout ))) # (\imem~51_combout  & (\imem~46_combout  & ((\regs~3080_combout )))) ) ) ) # ( \regs~3076_combout  & ( !\regs~3072_combout  & ( (!\imem~51_combout  & 
// (!\imem~46_combout  & (\regs~3068_combout ))) # (\imem~51_combout  & ((!\imem~46_combout ) # ((\regs~3080_combout )))) ) ) ) # ( !\regs~3076_combout  & ( !\regs~3072_combout  & ( (!\imem~51_combout  & (!\imem~46_combout  & (\regs~3068_combout ))) # 
// (\imem~51_combout  & (\imem~46_combout  & ((\regs~3080_combout )))) ) ) )

	.dataa(!\imem~51_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\regs~3068_combout ),
	.datad(!\regs~3080_combout ),
	.datae(!\regs~3076_combout ),
	.dataf(!\regs~3072_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3084 .extended_lut = "off";
defparam \regs~3084 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regs~3084 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N18
cyclonev_lcell_comb \aluin2_A[30]~21 (
// Equation(s):
// \aluin2_A[30]~21_combout  = ( \regs~3101_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~3101_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(gnd),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~3101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[30]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[30]~21 .extended_lut = "off";
defparam \aluin2_A[30]~21 .lut_mask = 64'h33333333F3F3F3F3;
defparam \aluin2_A[30]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N42
cyclonev_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = ( \regs~3084_combout  & ( \aluin2_A[30]~21_combout  & ( (!\Selector35~0_combout  & ((!\Selector37~0_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & \Selector37~0_combout )) ) ) ) # ( !\regs~3084_combout  & ( 
// \aluin2_A[30]~21_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~0_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~0_combout )) ) ) ) # ( \regs~3084_combout  & ( !\aluin2_A[30]~21_combout  & 
// ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~0_combout ))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & !\Selector37~0_combout )) ) ) ) # ( !\regs~3084_combout  & ( !\aluin2_A[30]~21_combout  & ( (\Selector35~0_combout  
// & ((!\Selector38~0_combout ) # (!\Selector37~0_combout ))) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(gnd),
	.datae(!\regs~3084_combout ),
	.dataf(!\aluin2_A[30]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~1 .extended_lut = "off";
defparam \Selector1~1 .lut_mask = 64'h323268686868C2C2;
defparam \Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N30
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~3101_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \regs~3084_combout  ) + ( \Add1~62  ))
// \Add1~98  = CARRY(( (!\WideOr2~1_combout  & (((\regs~3101_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \regs~3084_combout  ) + ( \Add1~62  ))

	.dataa(!\imem~58_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~3101_combout ),
	.datae(gnd),
	.dataf(!\regs~3084_combout ),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000FF00000010DC;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N51
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~3101_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~3084_combout  ) + ( \Add2~62  ))
// \Add2~98  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~3101_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~3084_combout  ) + ( \Add2~62  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~58_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~3101_combout ),
	.datae(gnd),
	.dataf(!\regs~3084_combout ),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N24
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \Selector35~0_combout  & ( \Add2~97_sumout  & ( \Selector30~0_combout  ) ) ) # ( !\Selector35~0_combout  & ( \Add2~97_sumout  & ( (\Selector30~0_combout  & \Add1~97_sumout ) ) ) ) # ( !\Selector35~0_combout  & ( !\Add2~97_sumout  
// & ( (\Selector30~0_combout  & \Add1~97_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector30~0_combout ),
	.datac(!\Add1~97_sumout ),
	.datad(gnd),
	.datae(!\Selector35~0_combout ),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h0303000003033333;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N42
cyclonev_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = ( \Selector1~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector1~0_combout  & ( (\Selector33~0_combout  & (\Selector36~1_combout  & \Selector1~1_combout )) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~2 .extended_lut = "off";
defparam \Selector1~2 .lut_mask = 64'h0101010155555555;
defparam \Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N44
dffeas \aluout_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[30] .is_wysiwyg = "true";
defparam \aluout_M[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N24
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( \Add0~89_sumout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!PC[13] & \imem~137_combout ))) ) + ( \Add3~86  ))
// \Add3~90  = CARRY(( \Add0~89_sumout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!PC[13] & \imem~137_combout ))) ) + ( \Add3~86  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[13]),
	.datad(!\Add0~89_sumout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N24
cyclonev_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~3084_combout  ) + ( \Add4~86  ))
// \Add4~90  = CARRY(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~3084_combout  ) + ( \Add4~86  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\regs~3084_combout ),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N48
cyclonev_lcell_comb \pcgood_B[30]~20 (
// Equation(s):
// \pcgood_B[30]~20_combout  = ( \Add4~89_sumout  & ( \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (((\Add0~89_sumout ) # (\isjump_D~0_combout )))) # (\dobranch_A~0_combout  & (\Add3~89_sumout )) ) ) ) # ( !\Add4~89_sumout  & ( 
// \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (((!\isjump_D~0_combout  & \Add0~89_sumout )))) # (\dobranch_A~0_combout  & (\Add3~89_sumout )) ) ) ) # ( \Add4~89_sumout  & ( !\Selector31~19_combout  & ( (\Add0~89_sumout ) # (\isjump_D~0_combout ) 
// ) ) ) # ( !\Add4~89_sumout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & \Add0~89_sumout ) ) ) )

	.dataa(!\dobranch_A~0_combout ),
	.datab(!\Add3~89_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add0~89_sumout ),
	.datae(!\Add4~89_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[30]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[30]~20 .extended_lut = "off";
defparam \pcgood_B[30]~20 .lut_mask = 64'h00F00FFF11B11BBB;
defparam \pcgood_B[30]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N0
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~17_combout  & (((\pcgood_B[30]~20_combout )))) # (\Equal1~17_combout  & ((!\Equal1~6_combout  & ((\pcgood_B[30]~20_combout ))) # (\Equal1~6_combout  & 
// (\Add0~89_sumout )))))) ) ) # ( \flush_D~q  & ( (((PC[30] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\Add0~89_sumout ),
	.datab(!\Equal1~17_combout ),
	.datac(!PC[30]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~6_combout ),
	.datag(!\pcgood_B[30]~20_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "on";
defparam \PC~7 .lut_mask = 64'h000F000F001D000F;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N2
dffeas \PC[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N54
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( PC[30] ) + ( GND ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( PC[30] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N56
dffeas \pcplus_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[30] .is_wysiwyg = "true";
defparam \pcplus_M[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N24
cyclonev_lcell_comb \wregval_M[30]~75 (
// Equation(s):
// \wregval_M[30]~75_combout  = ( \wregval_M[0]~9_combout  & ( (!\selaluout_M~q  & ((pcplus_M[30]))) # (\selaluout_M~q  & (aluout_M[30])) ) ) # ( !\wregval_M[0]~9_combout  & ( (\selaluout_M~q  & aluout_M[30]) ) )

	.dataa(gnd),
	.datab(!\selaluout_M~q ),
	.datac(!aluout_M[30]),
	.datad(!pcplus_M[30]),
	.datae(gnd),
	.dataf(!\wregval_M[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[30]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[30]~75 .extended_lut = "off";
defparam \wregval_M[30]~75 .lut_mask = 64'h0303030303CF03CF;
defparam \wregval_M[30]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N36
cyclonev_lcell_comb \wregval_M[30]~76 (
// Equation(s):
// \wregval_M[30]~76_combout  = ( \wregval_M[30]~75_combout  ) # ( !\wregval_M[30]~75_combout  & ( (\dbus[30]~102_combout  & (\wregval_M[27]~3_combout  & \wregval_M[25]~1_combout )) ) )

	.dataa(!\dbus[30]~102_combout ),
	.datab(gnd),
	.datac(!\wregval_M[27]~3_combout ),
	.datad(!\wregval_M[25]~1_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[30]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[30]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[30]~76 .extended_lut = "off";
defparam \wregval_M[30]~76 .lut_mask = 64'h00050005FFFFFFFF;
defparam \wregval_M[30]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N38
dffeas \regs~1790 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1790 .is_wysiwyg = "true";
defparam \regs~1790 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N19
dffeas \regs~1662 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1662 .is_wysiwyg = "true";
defparam \regs~1662 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N24
cyclonev_lcell_comb \regs~4124 (
// Equation(s):
// \regs~4124_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1566_q ))) # (\imem~134_combout  & (\regs~1598_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~1630_q )) # (\imem~134_combout  & ((\regs~1662_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1598_q ),
	.datac(!\regs~1630_q ),
	.datad(!\regs~1662_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1566_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4124 .extended_lut = "on";
defparam \regs~4124 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~4124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N36
cyclonev_lcell_comb \regs~3097 (
// Equation(s):
// \regs~3097_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4124_combout )))) # (\imem~123_combout  & ((!\regs~4124_combout  & ((\regs~1694_q ))) # (\regs~4124_combout  & (\regs~1726_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~4124_combout )))) # (\imem~123_combout  & ((!\regs~4124_combout  & ((\regs~1758_q ))) # (\regs~4124_combout  & (\regs~1790_q ))))) ) )

	.dataa(!\regs~1790_q ),
	.datab(!\regs~1726_q ),
	.datac(!\regs~1758_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4124_combout ),
	.datag(!\regs~1694_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3097_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3097 .extended_lut = "on";
defparam \regs~3097 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~3097 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \regs~638 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~638feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~638 .is_wysiwyg = "true";
defparam \regs~638 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N18
cyclonev_lcell_comb \regs~4116 (
// Equation(s):
// \regs~4116_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~542_q ))) # (\imem~134_combout  & (\regs~574_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~606_q )) # (\imem~134_combout  & ((\regs~638_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~574_q ),
	.datac(!\regs~606_q ),
	.datad(!\regs~638_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~542_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4116 .extended_lut = "on";
defparam \regs~4116 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~4116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N0
cyclonev_lcell_comb \regs~3089 (
// Equation(s):
// \regs~3089_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4116_combout )))) # (\imem~123_combout  & ((!\regs~4116_combout  & ((\regs~670_q ))) # (\regs~4116_combout  & (\regs~702_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~4116_combout )))) # (\imem~123_combout  & ((!\regs~4116_combout  & ((\regs~734_q ))) # (\regs~4116_combout  & (\regs~766_q ))))) ) )

	.dataa(!\regs~702_q ),
	.datab(!\regs~766_q ),
	.datac(!\regs~734_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4116_combout ),
	.datag(!\regs~670_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3089_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3089 .extended_lut = "on";
defparam \regs~3089 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~3089 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N43
dffeas \regs~1214DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1214DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1214DUPLICATE .is_wysiwyg = "true";
defparam \regs~1214DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N18
cyclonev_lcell_comb \regs~4120 (
// Equation(s):
// \regs~4120_combout  = ( !\imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1054_q  & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1086_q )))) ) ) # ( \imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1118_q  
// & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1150_q )))) ) )

	.dataa(!\regs~1086_q ),
	.datab(!\regs~1150_q ),
	.datac(!\regs~1118_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~1054_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4120 .extended_lut = "on";
defparam \regs~4120 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~4120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N0
cyclonev_lcell_comb \regs~3093 (
// Equation(s):
// \regs~3093_combout  = ( !\imem~124_combout  & ( ((!\regs~4120_combout  & (((\regs~1182_q  & \imem~123_combout )))) # (\regs~4120_combout  & (((!\imem~123_combout )) # (\regs~1214DUPLICATE_q )))) ) ) # ( \imem~124_combout  & ( ((!\regs~4120_combout  & 
// (((\regs~1246_q  & \imem~123_combout )))) # (\regs~4120_combout  & (((!\imem~123_combout )) # (\regs~1278_q )))) ) )

	.dataa(!\regs~1278_q ),
	.datab(!\regs~1214DUPLICATE_q ),
	.datac(!\regs~1246_q ),
	.datad(!\regs~4120_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~1182_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3093_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3093 .extended_lut = "on";
defparam \regs~3093 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regs~3093 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N59
dffeas \regs~222 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~222 .is_wysiwyg = "true";
defparam \regs~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N58
dffeas \regs~190DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~190DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~190DUPLICATE .is_wysiwyg = "true";
defparam \regs~190DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N6
cyclonev_lcell_comb \regs~4112 (
// Equation(s):
// \regs~4112_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~30_q ))) # (\imem~134_combout  & (\regs~62_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~94_q ))) # (\imem~134_combout  & (\regs~126_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~62_q ),
	.datab(!\regs~126_q ),
	.datac(!\regs~94_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~30_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4112 .extended_lut = "on";
defparam \regs~4112 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~4112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N36
cyclonev_lcell_comb \regs~3085 (
// Equation(s):
// \regs~3085_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4112_combout )))) # (\imem~123_combout  & ((!\regs~4112_combout  & (\regs~158_q )) # (\regs~4112_combout  & ((\regs~190DUPLICATE_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~4112_combout ))))) # (\imem~123_combout  & (((!\regs~4112_combout  & ((\regs~222_q ))) # (\regs~4112_combout  & (\regs~254_q ))))) ) )

	.dataa(!\regs~254_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~222_q ),
	.datad(!\regs~190DUPLICATE_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4112_combout ),
	.datag(!\regs~158_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3085_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3085 .extended_lut = "on";
defparam \regs~3085 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~3085 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N15
cyclonev_lcell_comb \regs~3101 (
// Equation(s):
// \regs~3101_combout  = ( \imem~12_combout  & ( \regs~3085_combout  & ( (!\imem~6_combout  & ((\regs~3093_combout ))) # (\imem~6_combout  & (\regs~3097_combout )) ) ) ) # ( !\imem~12_combout  & ( \regs~3085_combout  & ( (!\imem~6_combout ) # 
// (\regs~3089_combout ) ) ) ) # ( \imem~12_combout  & ( !\regs~3085_combout  & ( (!\imem~6_combout  & ((\regs~3093_combout ))) # (\imem~6_combout  & (\regs~3097_combout )) ) ) ) # ( !\imem~12_combout  & ( !\regs~3085_combout  & ( (\regs~3089_combout  & 
// \imem~6_combout ) ) ) )

	.dataa(!\regs~3097_combout ),
	.datab(!\regs~3089_combout ),
	.datac(!\regs~3093_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\imem~12_combout ),
	.dataf(!\regs~3085_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3101 .extended_lut = "off";
defparam \regs~3101 .lut_mask = 64'h00330F55FF330F55;
defparam \regs~3101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~3135_combout )))) # (\WideOr2~1_combout  & (\imem~58_combout  & (!\PC[15]~DUPLICATE_q ))) ) + ( \regs~3118_combout  ) + ( \Add1~98  ))

	.dataa(!\imem~58_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~3135_combout ),
	.datae(gnd),
	.dataf(!\regs~3118_combout ),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000FF00000010DC;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N54
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~3135_combout )))) # (\WideOr2~1_combout  & (((!\imem~58_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~3118_combout  ) + ( \Add2~98  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~58_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~3135_combout ),
	.datae(gnd),
	.dataf(!\regs~3118_combout ),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000FF000000FD0D;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \Add2~101_sumout  & ( (\Selector30~0_combout  & ((\Add1~101_sumout ) # (\Selector35~0_combout ))) ) ) # ( !\Add2~101_sumout  & ( (\Selector30~0_combout  & (!\Selector35~0_combout  & \Add1~101_sumout )) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Add1~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h0404040415151515;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N21
cyclonev_lcell_comb \aluin2_A[31]~22 (
// Equation(s):
// \aluin2_A[31]~22_combout  = ( \WideOr2~1_combout  & ( \aluin2_A[13]~0_combout  ) ) # ( !\WideOr2~1_combout  & ( (\regs~3135_combout ) # (\aluin2_A[13]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(gnd),
	.datad(!\regs~3135_combout ),
	.datae(gnd),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[31]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[31]~22 .extended_lut = "off";
defparam \aluin2_A[31]~22 .lut_mask = 64'h33FF33FF33333333;
defparam \aluin2_A[31]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N54
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( \aluin2_A[31]~22_combout  & ( (!\Selector38~0_combout  & (!\Selector37~0_combout  $ (!\Selector35~0_combout  $ (\regs~3118_combout )))) # (\Selector38~0_combout  & (!\Selector37~0_combout  & (!\Selector35~0_combout ))) ) ) # ( 
// !\aluin2_A[31]~22_combout  & ( (!\Selector37~0_combout  & (!\Selector35~0_combout  $ (((!\regs~3118_combout ) # (!\Selector38~0_combout ))))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\regs~3118_combout )))) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\regs~3118_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[31]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'h3628362869886988;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N48
cyclonev_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = ( \Selector36~1_combout  & ( (\Selector33~0_combout  & ((\Selector0~1_combout ) # (\Selector0~0_combout ))) ) ) # ( !\Selector36~1_combout  & ( (\Selector33~0_combout  & \Selector0~0_combout ) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(gnd),
	.datac(!\Selector0~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\Selector36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~2 .extended_lut = "off";
defparam \Selector0~2 .lut_mask = 64'h0505050505550555;
defparam \Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N50
dffeas \aluout_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[31] .is_wysiwyg = "true";
defparam \aluout_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N58
dffeas \pcplus_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[31] .is_wysiwyg = "true";
defparam \pcplus_M[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N45
cyclonev_lcell_comb \wregval_M[31]~77 (
// Equation(s):
// \wregval_M[31]~77_combout  = ( \wregval_M[0]~9_combout  & ( (!\selaluout_M~q  & ((pcplus_M[31]))) # (\selaluout_M~q  & (aluout_M[31])) ) ) # ( !\wregval_M[0]~9_combout  & ( (aluout_M[31] & \selaluout_M~q ) ) )

	.dataa(!aluout_M[31]),
	.datab(gnd),
	.datac(!pcplus_M[31]),
	.datad(!\selaluout_M~q ),
	.datae(gnd),
	.dataf(!\wregval_M[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[31]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[31]~77 .extended_lut = "off";
defparam \wregval_M[31]~77 .lut_mask = 64'h005500550F550F55;
defparam \wregval_M[31]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N21
cyclonev_lcell_comb \wregval_M[31]~78 (
// Equation(s):
// \wregval_M[31]~78_combout  = ( \wregval_M[25]~1_combout  & ( \dbus[31]~105_combout  & ( (\wregval_M[31]~77_combout ) # (\wregval_M[27]~3_combout ) ) ) ) # ( !\wregval_M[25]~1_combout  & ( \dbus[31]~105_combout  & ( \wregval_M[31]~77_combout  ) ) ) # ( 
// \wregval_M[25]~1_combout  & ( !\dbus[31]~105_combout  & ( \wregval_M[31]~77_combout  ) ) ) # ( !\wregval_M[25]~1_combout  & ( !\dbus[31]~105_combout  & ( \wregval_M[31]~77_combout  ) ) )

	.dataa(!\wregval_M[27]~3_combout ),
	.datab(gnd),
	.datac(!\wregval_M[31]~77_combout ),
	.datad(gnd),
	.datae(!\wregval_M[25]~1_combout ),
	.dataf(!\dbus[31]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[31]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[31]~78 .extended_lut = "off";
defparam \wregval_M[31]~78 .lut_mask = 64'h0F0F0F0F0F0F5F5F;
defparam \wregval_M[31]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N50
dffeas \regs~767 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~767 .is_wysiwyg = "true";
defparam \regs~767 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N7
dffeas \regs~703DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~703feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~703DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~703DUPLICATE .is_wysiwyg = "true";
defparam \regs~703DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N18
cyclonev_lcell_comb \regs~4148 (
// Equation(s):
// \regs~4148_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~543_q ))) # (\imem~134_combout  & (\regs~575_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~607_q ))) # (\imem~134_combout  & (\regs~639_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~639_q ),
	.datab(!\regs~575_q ),
	.datac(!\regs~607_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~543_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4148 .extended_lut = "on";
defparam \regs~4148 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~4148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N36
cyclonev_lcell_comb \regs~3123 (
// Equation(s):
// \regs~3123_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4148_combout )))) # (\imem~123_combout  & ((!\regs~4148_combout  & ((\regs~671_q ))) # (\regs~4148_combout  & (\regs~703DUPLICATE_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~4148_combout )))) # (\imem~123_combout  & ((!\regs~4148_combout  & ((\regs~735_q ))) # (\regs~4148_combout  & (\regs~767_q ))))) ) )

	.dataa(!\regs~767_q ),
	.datab(!\regs~703DUPLICATE_q ),
	.datac(!\regs~735_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4148_combout ),
	.datag(!\regs~671_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3123 .extended_lut = "on";
defparam \regs~3123 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~3123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N48
cyclonev_lcell_comb \regs~4144 (
// Equation(s):
// \regs~4144_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~31_q ))) # (\imem~134_combout  & (\regs~63_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~95_q ))) # (\imem~134_combout  & (\regs~127_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~127_q ),
	.datab(!\regs~63_q ),
	.datac(!\regs~95_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~31_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4144 .extended_lut = "on";
defparam \regs~4144 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~4144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N53
dffeas \regs~159 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~159 .is_wysiwyg = "true";
defparam \regs~159 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N12
cyclonev_lcell_comb \regs~3119 (
// Equation(s):
// \regs~3119_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4144_combout )))) # (\imem~123_combout  & ((!\regs~4144_combout  & ((\regs~159_q ))) # (\regs~4144_combout  & (\regs~191_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~4144_combout )))) # (\imem~123_combout  & ((!\regs~4144_combout  & ((\regs~223_q ))) # (\regs~4144_combout  & (\regs~255_q ))))) ) )

	.dataa(!\regs~191_q ),
	.datab(!\regs~255_q ),
	.datac(!\regs~223_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4144_combout ),
	.datag(!\regs~159_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3119 .extended_lut = "on";
defparam \regs~3119 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~3119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N6
cyclonev_lcell_comb \regs~4156 (
// Equation(s):
// \regs~4156_combout  = ( !\imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1567_q  & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1599_q )))) ) ) # ( \imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1631_q  
// & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1663_q )))) ) )

	.dataa(!\regs~1599_q ),
	.datab(!\regs~1663_q ),
	.datac(!\regs~1631_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~1567_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4156 .extended_lut = "on";
defparam \regs~4156 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~4156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N42
cyclonev_lcell_comb \regs~3131 (
// Equation(s):
// \regs~3131_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4156_combout )))) # (\imem~123_combout  & ((!\regs~4156_combout  & ((\regs~1695_q ))) # (\regs~4156_combout  & (\regs~1727_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~4156_combout )))) # (\imem~123_combout  & ((!\regs~4156_combout  & ((\regs~1759_q ))) # (\regs~4156_combout  & (\regs~1791_q ))))) ) )

	.dataa(!\regs~1727_q ),
	.datab(!\regs~1791_q ),
	.datac(!\regs~1759_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4156_combout ),
	.datag(!\regs~1695_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3131 .extended_lut = "on";
defparam \regs~3131 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~3131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N49
dffeas \regs~1087 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1087feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1087_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1087 .is_wysiwyg = "true";
defparam \regs~1087 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N30
cyclonev_lcell_comb \regs~4152 (
// Equation(s):
// \regs~4152_combout  = ( !\imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1055_q  & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1087_q )))) ) ) # ( \imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1119_q  
// & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1151_q )))) ) )

	.dataa(!\regs~1151_q ),
	.datab(!\regs~1087_q ),
	.datac(!\regs~1119_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~1055_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4152 .extended_lut = "on";
defparam \regs~4152 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~4152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N6
cyclonev_lcell_comb \regs~3127 (
// Equation(s):
// \regs~3127_combout  = ( !\imem~124_combout  & ( (!\regs~4152_combout  & (((\regs~1183_q  & ((\imem~123_combout )))))) # (\regs~4152_combout  & ((((!\imem~123_combout ))) # (\regs~1215_q ))) ) ) # ( \imem~124_combout  & ( ((!\regs~4152_combout  & 
// (\regs~1247_q  & ((\imem~123_combout )))) # (\regs~4152_combout  & (((!\imem~123_combout ) # (\regs~1279_q ))))) ) )

	.dataa(!\regs~1215_q ),
	.datab(!\regs~4152_combout ),
	.datac(!\regs~1247_q ),
	.datad(!\regs~1279_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~1183_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3127 .extended_lut = "on";
defparam \regs~3127 .lut_mask = 64'h333333331D1D0C3F;
defparam \regs~3127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N3
cyclonev_lcell_comb \regs~3135 (
// Equation(s):
// \regs~3135_combout  = ( \regs~3131_combout  & ( \regs~3127_combout  & ( ((!\imem~6_combout  & ((\regs~3119_combout ))) # (\imem~6_combout  & (\regs~3123_combout ))) # (\imem~12_combout ) ) ) ) # ( !\regs~3131_combout  & ( \regs~3127_combout  & ( 
// (!\imem~12_combout  & ((!\imem~6_combout  & ((\regs~3119_combout ))) # (\imem~6_combout  & (\regs~3123_combout )))) # (\imem~12_combout  & (((!\imem~6_combout )))) ) ) ) # ( \regs~3131_combout  & ( !\regs~3127_combout  & ( (!\imem~12_combout  & 
// ((!\imem~6_combout  & ((\regs~3119_combout ))) # (\imem~6_combout  & (\regs~3123_combout )))) # (\imem~12_combout  & (((\imem~6_combout )))) ) ) ) # ( !\regs~3131_combout  & ( !\regs~3127_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout  & 
// ((\regs~3119_combout ))) # (\imem~6_combout  & (\regs~3123_combout )))) ) ) )

	.dataa(!\regs~3123_combout ),
	.datab(!\regs~3119_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~3131_combout ),
	.dataf(!\regs~3127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3135 .extended_lut = "off";
defparam \regs~3135 .lut_mask = 64'h3050305F3F503F5F;
defparam \regs~3135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \wmemval_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~3135_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[31] .is_wysiwyg = "true";
defparam \wmemval_M[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N33
cyclonev_lcell_comb \timer|Add1~125 (
// Equation(s):
// \timer|Add1~125_sumout  = SUM(( \timer|cnt [31] ) + ( GND ) + ( \timer|Add1~122  ))

	.dataa(!\timer|cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~125 .extended_lut = "off";
defparam \timer|Add1~125 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N30
cyclonev_lcell_comb \timer|cnt~5 (
// Equation(s):
// \timer|cnt~5_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [31])))) # (\timer|cnt~0_combout  & (!\timer|atLim~combout  & (\timer|Add1~125_sumout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[31]~105_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|atLim~combout ),
	.datac(!\dbus[31]~105_combout ),
	.datad(!\timer|Add1~125_sumout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [31]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~5 .extended_lut = "on";
defparam \timer|cnt~5 .lut_mask = 64'h00040F0F50540F0F;
defparam \timer|cnt~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N32
dffeas \timer|cnt[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[31] .is_wysiwyg = "true";
defparam \timer|cnt[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N24
cyclonev_lcell_comb \dbus[31]~104 (
// Equation(s):
// \dbus[31]~104_combout  = ( \timer|cnt [31] & ( (\dbus[3]~9_combout  & ((\dbus[5]~5_combout ) # (\timer|lim [31]))) ) ) # ( !\timer|cnt [31] & ( (\timer|lim [31] & (!\dbus[5]~5_combout  & \dbus[3]~9_combout )) ) )

	.dataa(!\timer|lim [31]),
	.datab(gnd),
	.datac(!\dbus[5]~5_combout ),
	.datad(!\dbus[3]~9_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[31]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[31]~104 .extended_lut = "off";
defparam \dbus[31]~104 .lut_mask = 64'h00500050005F005F;
defparam \dbus[31]~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N27
cyclonev_lcell_comb \dbus[31]~105 (
// Equation(s):
// \dbus[31]~105_combout  = ( \dbus[31]~104_combout  ) # ( !\dbus[31]~104_combout  & ( ((\wrmem_M~q  & wmemval_M[31])) # (\dbus[31]~103_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!\dbus[31]~103_combout ),
	.datad(!wmemval_M[31]),
	.datae(gnd),
	.dataf(!\dbus[31]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[31]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[31]~105 .extended_lut = "off";
defparam \dbus[31]~105 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \dbus[31]~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \timer|lim[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[31]~105_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [31]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[31] .is_wysiwyg = "true";
defparam \timer|lim[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N53
dffeas \timer|lim[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[21]~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [21]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[21] .is_wysiwyg = "true";
defparam \timer|lim[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[20]~32_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[20]~32_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F80C0070000000222222220001E0CC1509EB0100000000000001FE";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N18
cyclonev_lcell_comb \dbus[20]~30 (
// Equation(s):
// \dbus[20]~30_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\dbus~1_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\dbus~1_combout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout )) ) )

	.dataa(gnd),
	.datab(!\dbus~1_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[20]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[20]~30 .extended_lut = "off";
defparam \dbus[20]~30 .lut_mask = 64'h000CC0CC000CC0CC;
defparam \dbus[20]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N32
dffeas \wmemval_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2336_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[20] .is_wysiwyg = "true";
defparam \wmemval_M[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N54
cyclonev_lcell_comb \dbus[20]~31 (
// Equation(s):
// \dbus[20]~31_combout  = ( \timer|cnt [20] & ( (\dbus[3]~9_combout  & ((\dbus[5]~5_combout ) # (\timer|lim [20]))) ) ) # ( !\timer|cnt [20] & ( (\timer|lim [20] & (\dbus[3]~9_combout  & !\dbus[5]~5_combout )) ) )

	.dataa(gnd),
	.datab(!\timer|lim [20]),
	.datac(!\dbus[3]~9_combout ),
	.datad(!\dbus[5]~5_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[20]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[20]~31 .extended_lut = "off";
defparam \dbus[20]~31 .lut_mask = 64'h03000300030F030F;
defparam \dbus[20]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N57
cyclonev_lcell_comb \dbus[20]~32 (
// Equation(s):
// \dbus[20]~32_combout  = ( \dbus[20]~31_combout  ) # ( !\dbus[20]~31_combout  & ( ((\wrmem_M~q  & wmemval_M[20])) # (\dbus[20]~30_combout ) ) )

	.dataa(!\dbus[20]~30_combout ),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(!wmemval_M[20]),
	.datae(gnd),
	.dataf(!\dbus[20]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[20]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[20]~32 .extended_lut = "off";
defparam \dbus[20]~32 .lut_mask = 64'h555F555FFFFFFFFF;
defparam \dbus[20]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N59
dffeas \timer|lim[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[20]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [20]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[20] .is_wysiwyg = "true";
defparam \timer|lim[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[19]~41_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CDFEF29BC99BBBBBBBBBBBBBBBAD98847C2FC5700000000000039FE";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[19]~41_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N6
cyclonev_lcell_comb \dbus[19]~39 (
// Equation(s):
// \dbus[19]~39_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & !\dbus~1_combout ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// (\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & !\dbus~1_combout ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datac(!\dbus~1_combout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[19]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[19]~39 .extended_lut = "off";
defparam \dbus[19]~39 .lut_mask = 64'h5050303050503030;
defparam \dbus[19]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N2
dffeas \wmemval_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2438_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[19] .is_wysiwyg = "true";
defparam \wmemval_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N45
cyclonev_lcell_comb \dbus[19]~40 (
// Equation(s):
// \dbus[19]~40_combout  = ( \dbus[3]~9_combout  & ( (!\dbus[5]~5_combout  & ((\timer|lim [19]))) # (\dbus[5]~5_combout  & (\timer|cnt [19])) ) )

	.dataa(gnd),
	.datab(!\timer|cnt [19]),
	.datac(!\timer|lim [19]),
	.datad(!\dbus[5]~5_combout ),
	.datae(gnd),
	.dataf(!\dbus[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[19]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[19]~40 .extended_lut = "off";
defparam \dbus[19]~40 .lut_mask = 64'h000000000F330F33;
defparam \dbus[19]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N48
cyclonev_lcell_comb \dbus[19]~41 (
// Equation(s):
// \dbus[19]~41_combout  = ( \dbus[19]~40_combout  ) # ( !\dbus[19]~40_combout  & ( ((\wrmem_M~q  & wmemval_M[19])) # (\dbus[19]~39_combout ) ) )

	.dataa(gnd),
	.datab(!\dbus[19]~39_combout ),
	.datac(!\wrmem_M~q ),
	.datad(!wmemval_M[19]),
	.datae(gnd),
	.dataf(!\dbus[19]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[19]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[19]~41 .extended_lut = "off";
defparam \dbus[19]~41 .lut_mask = 64'h333F333FFFFFFFFF;
defparam \dbus[19]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N8
dffeas \timer|lim[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[19]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [19]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[19] .is_wysiwyg = "true";
defparam \timer|lim[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N14
dffeas \wmemval_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2404_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[18] .is_wysiwyg = "true";
defparam \wmemval_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N41
dffeas \timer|lim[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[18]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [18]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[18] .is_wysiwyg = "true";
defparam \timer|lim[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N3
cyclonev_lcell_comb \dbus[18]~37 (
// Equation(s):
// \dbus[18]~37_combout  = ( \timer|cnt [18] & ( (\dbus[3]~9_combout  & ((\dbus[5]~5_combout ) # (\timer|lim [18]))) ) ) # ( !\timer|cnt [18] & ( (\timer|lim [18] & (!\dbus[5]~5_combout  & \dbus[3]~9_combout )) ) )

	.dataa(gnd),
	.datab(!\timer|lim [18]),
	.datac(!\dbus[5]~5_combout ),
	.datad(!\dbus[3]~9_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[18]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[18]~37 .extended_lut = "off";
defparam \dbus[18]~37 .lut_mask = 64'h00300030003F003F;
defparam \dbus[18]~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[18]~38_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[18]~38_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000603564D3BD9DDD99D9DDDD9993A77B8D53C1700000000000001FE";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N39
cyclonev_lcell_comb \dbus[18]~36 (
// Equation(s):
// \dbus[18]~36_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( !\dbus~1_combout  ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\dbus~1_combout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( 
// (!\dbus~1_combout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(gnd),
	.datab(!\dbus~1_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[18]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[18]~36 .extended_lut = "off";
defparam \dbus[18]~36 .lut_mask = 64'h00000C0CC0C0CCCC;
defparam \dbus[18]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N21
cyclonev_lcell_comb \dbus[18]~38 (
// Equation(s):
// \dbus[18]~38_combout  = ( \dbus[18]~36_combout  ) # ( !\dbus[18]~36_combout  & ( ((\wrmem_M~q  & wmemval_M[18])) # (\dbus[18]~37_combout ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(gnd),
	.datac(!wmemval_M[18]),
	.datad(!\dbus[18]~37_combout ),
	.datae(gnd),
	.dataf(!\dbus[18]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[18]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[18]~38 .extended_lut = "off";
defparam \dbus[18]~38 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \dbus[18]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N40
dffeas \timer|lim[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[18]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[18]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|lim[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N59
dffeas \timer|lim[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[17]~84_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [17]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[17] .is_wysiwyg = "true";
defparam \timer|lim[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N50
dffeas \wmemval_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2863_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[16] .is_wysiwyg = "true";
defparam \wmemval_M[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[16]~81_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000004404000440400004440000000803000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[16]~81_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N39
cyclonev_lcell_comb \dbus[16]~79 (
// Equation(s):
// \dbus[16]~79_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[16]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[16]~79 .extended_lut = "off";
defparam \dbus[16]~79 .lut_mask = 64'h303000003F3F0000;
defparam \dbus[16]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N51
cyclonev_lcell_comb \timer|cnt~1 (
// Equation(s):
// \timer|cnt~1_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & \timer|cnt~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim[0]~1_combout ),
	.datad(!\timer|cnt~0_combout ),
	.datae(gnd),
	.dataf(!\timer|wrCnt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~1 .extended_lut = "off";
defparam \timer|cnt~1 .lut_mask = 64'h000F000F00000000;
defparam \timer|cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N0
cyclonev_lcell_comb \timer|Add1~1 (
// Equation(s):
// \timer|Add1~1_sumout  = SUM(( \timer|cnt [0] ) + ( VCC ) + ( !VCC ))
// \timer|Add1~2  = CARRY(( \timer|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~1_sumout ),
	.cout(\timer|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~1 .extended_lut = "off";
defparam \timer|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N27
cyclonev_lcell_comb \timer|cnt~2 (
// Equation(s):
// \timer|cnt~2_combout  = ( !\timer|atLim~combout  & ( (\timer|cnt~1_combout  & \timer|Add1~1_sumout ) ) )

	.dataa(!\timer|cnt~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\timer|atLim~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~2 .extended_lut = "off";
defparam \timer|cnt~2 .lut_mask = 64'h0055005500000000;
defparam \timer|cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N6
cyclonev_lcell_comb \timer|cnt~129 (
// Equation(s):
// \timer|cnt~129_combout  = ( !\timer|wrCnt~0_combout  & ( (((\timer|lim[0]~1_combout  & (!\timer|cnt~0_combout  & \timer|cnt [0]))) # (\timer|cnt~2_combout )) ) ) # ( \timer|wrCnt~0_combout  & ( ((((\timer|cnt~2_combout )) # (\dbus[0]~7_combout )) # 
// (\dbus[0]~0_combout )) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\dbus[0]~0_combout ),
	.datac(!\dbus[0]~7_combout ),
	.datad(!\timer|cnt~2_combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [0]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~129 .extended_lut = "on";
defparam \timer|cnt~129 .lut_mask = 64'h00FF3FFF50FF3FFF;
defparam \timer|cnt~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \timer|cnt[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~129_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[0] .is_wysiwyg = "true";
defparam \timer|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N3
cyclonev_lcell_comb \timer|Add1~57 (
// Equation(s):
// \timer|Add1~57_sumout  = SUM(( \timer|cnt [1] ) + ( GND ) + ( \timer|Add1~2  ))
// \timer|Add1~58  = CARRY(( \timer|cnt [1] ) + ( GND ) + ( \timer|Add1~2  ))

	.dataa(!\timer|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~57_sumout ),
	.cout(\timer|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~57 .extended_lut = "off";
defparam \timer|Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N30
cyclonev_lcell_comb \timer|cnt~4 (
// Equation(s):
// \timer|cnt~4_combout  = ( \timer|cnt~1_combout  & ( !\timer|atLim~combout  & ( \timer|Add1~57_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|Add1~57_sumout ),
	.datad(gnd),
	.datae(!\timer|cnt~1_combout ),
	.dataf(!\timer|atLim~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~4 .extended_lut = "off";
defparam \timer|cnt~4 .lut_mask = 64'h00000F0F00000000;
defparam \timer|cnt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N50
dffeas \wmemval_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2557_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[1] .is_wysiwyg = "true";
defparam \wmemval_M[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N15
cyclonev_lcell_comb \timer|ready~0 (
// Equation(s):
// \timer|ready~0_combout  = ( !\timer|wrCtl~combout  & ( \timer|lim[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim[0]~1_combout ),
	.datae(gnd),
	.dataf(!\timer|wrCtl~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|ready~0 .extended_lut = "off";
defparam \timer|ready~0 .lut_mask = 64'h00FF00FF00000000;
defparam \timer|ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N27
cyclonev_lcell_comb \timer|ready~1 (
// Equation(s):
// \timer|ready~1_combout  = ( \timer|lim[0]~1_combout  & ( (\timer|cnt~0_combout  & \timer|atLim~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt~0_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(gnd),
	.dataf(!\timer|lim[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|ready~1 .extended_lut = "off";
defparam \timer|ready~1 .lut_mask = 64'h00000000000F000F;
defparam \timer|ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N12
cyclonev_lcell_comb \timer|ready~2 (
// Equation(s):
// \timer|ready~2_combout  = ( \timer|ready~q  & ( \dbus[0]~7_combout  & ( !\timer|wrCnt~0_combout  ) ) ) # ( !\timer|ready~q  & ( \dbus[0]~7_combout  & ( (!\timer|wrCnt~0_combout  & \timer|ready~1_combout ) ) ) ) # ( \timer|ready~q  & ( !\dbus[0]~7_combout  
// & ( (!\timer|wrCnt~0_combout  & (((!\timer|ready~0_combout ) # (\timer|ready~1_combout )) # (\dbus[0]~0_combout ))) ) ) ) # ( !\timer|ready~q  & ( !\dbus[0]~7_combout  & ( (!\timer|wrCnt~0_combout  & \timer|ready~1_combout ) ) ) )

	.dataa(!\timer|wrCnt~0_combout ),
	.datab(!\dbus[0]~0_combout ),
	.datac(!\timer|ready~1_combout ),
	.datad(!\timer|ready~0_combout ),
	.datae(!\timer|ready~q ),
	.dataf(!\dbus[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|ready~2 .extended_lut = "off";
defparam \timer|ready~2 .lut_mask = 64'h0A0AAA2A0A0AAAAA;
defparam \timer|ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N14
dffeas \timer|ready (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|ready~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|ready .is_wysiwyg = "true";
defparam \timer|ready .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N24
cyclonev_lcell_comb \timer|overrun~0 (
// Equation(s):
// \timer|overrun~0_combout  = ( \timer|ready~q  & ( \timer|ready~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|ready~1_combout ),
	.datae(gnd),
	.dataf(!\timer|ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|overrun~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|overrun~0 .extended_lut = "off";
defparam \timer|overrun~0 .lut_mask = 64'h0000000000FF00FF;
defparam \timer|overrun~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N42
cyclonev_lcell_comb \timer|overrun~1 (
// Equation(s):
// \timer|overrun~1_combout  = ( \timer|overrun~q  & ( \timer|overrun~0_combout  & ( !\timer|wrCnt~0_combout  ) ) ) # ( !\timer|overrun~q  & ( \timer|overrun~0_combout  & ( !\timer|wrCnt~0_combout  ) ) ) # ( \timer|overrun~q  & ( !\timer|overrun~0_combout  & 
// ( (!\timer|wrCnt~0_combout  & (((!\timer|ready~0_combout ) # (\dbus[1]~54_combout )) # (\dbus[1]~50_combout ))) ) ) )

	.dataa(!\timer|wrCnt~0_combout ),
	.datab(!\dbus[1]~50_combout ),
	.datac(!\timer|ready~0_combout ),
	.datad(!\dbus[1]~54_combout ),
	.datae(!\timer|overrun~q ),
	.dataf(!\timer|overrun~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|overrun~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|overrun~1 .extended_lut = "off";
defparam \timer|overrun~1 .lut_mask = 64'h0000A2AAAAAAAAAA;
defparam \timer|overrun~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N44
dffeas \timer|overrun (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|overrun~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|overrun~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|overrun .is_wysiwyg = "true";
defparam \timer|overrun .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N34
dffeas \timer|lim[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[1]~108_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[1] .is_wysiwyg = "true";
defparam \timer|lim[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N36
cyclonev_lcell_comb \dbus[1]~52 (
// Equation(s):
// \dbus[1]~52_combout  = ( \timer|lim [1] & ( \timer|wrCtl~0_combout  & ( (((\wrmem_M~q ) # (aluout_M[5])) # (aluout_M[3])) # (\timer|cnt [1]) ) ) ) # ( !\timer|lim [1] & ( \timer|wrCtl~0_combout  & ( (!aluout_M[5] & ((aluout_M[3]) # (\timer|cnt [1]))) ) ) 
// ) # ( \timer|lim [1] & ( !\timer|wrCtl~0_combout  ) )

	.dataa(!\timer|cnt [1]),
	.datab(!aluout_M[3]),
	.datac(!aluout_M[5]),
	.datad(!\wrmem_M~q ),
	.datae(!\timer|lim [1]),
	.dataf(!\timer|wrCtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~52 .extended_lut = "off";
defparam \dbus[1]~52 .lut_mask = 64'h0000FFFF70707FFF;
defparam \dbus[1]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N48
cyclonev_lcell_comb \dbus[1]~53 (
// Equation(s):
// \dbus[1]~53_combout  = ( \dbus[3]~4_combout  & ( (\dbus[1]~52_combout  & (!\wrmem_M~q  & ((!\timer|wrCtl~1_combout ) # (\timer|overrun~q )))) ) )

	.dataa(!\timer|wrCtl~1_combout ),
	.datab(!\timer|overrun~q ),
	.datac(!\dbus[1]~52_combout ),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!\dbus[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~53 .extended_lut = "off";
defparam \dbus[1]~53 .lut_mask = 64'h000000000B000B00;
defparam \dbus[1]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N42
cyclonev_lcell_comb \dbus[1]~108 (
// Equation(s):
// \dbus[1]~108_combout  = ( \dbus[1]~53_combout  ) # ( !\dbus[1]~53_combout  & ( (((wmemval_M[1] & \wrmem_M~q )) # (\dbus[1]~51_combout )) # (\dbus[1]~50_combout ) ) )

	.dataa(!wmemval_M[1]),
	.datab(!\wrmem_M~q ),
	.datac(!\dbus[1]~50_combout ),
	.datad(!\dbus[1]~51_combout ),
	.datae(gnd),
	.dataf(!\dbus[1]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~108 .extended_lut = "off";
defparam \dbus[1]~108 .lut_mask = 64'h1FFF1FFFFFFFFFFF;
defparam \dbus[1]~108 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[1]~108_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100A812A02002202002202002C5182304C1890000000000004000";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[1]~108_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N57
cyclonev_lcell_comb \dbus[1]~51 (
// Equation(s):
// \dbus[1]~51_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\dbus~1_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & (!\dbus~1_combout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(gnd),
	.datac(!\dbus~1_combout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~51 .extended_lut = "off";
defparam \dbus[1]~51 .lut_mask = 64'h5000500050F050F0;
defparam \dbus[1]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N54
cyclonev_lcell_comb \dbus[1]~54 (
// Equation(s):
// \dbus[1]~54_combout  = ( \dbus[1]~53_combout  ) # ( !\dbus[1]~53_combout  & ( ((wmemval_M[1] & \wrmem_M~q )) # (\dbus[1]~51_combout ) ) )

	.dataa(gnd),
	.datab(!\dbus[1]~51_combout ),
	.datac(!wmemval_M[1]),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!\dbus[1]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~54 .extended_lut = "off";
defparam \dbus[1]~54 .lut_mask = 64'h333F333FFFFFFFFF;
defparam \dbus[1]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N8
dffeas \aluout_M[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[27]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N2
dffeas \aluout_M[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[28]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N18
cyclonev_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = ( aluout_M[26] & ( (\aluout_M[27]~DUPLICATE_q  & (\aluout_M[28]~DUPLICATE_q  & aluout_M[29])) ) )

	.dataa(gnd),
	.datab(!\aluout_M[27]~DUPLICATE_q ),
	.datac(!\aluout_M[28]~DUPLICATE_q ),
	.datad(!aluout_M[29]),
	.datae(gnd),
	.dataf(!aluout_M[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~2 .extended_lut = "off";
defparam \Equal2~2 .lut_mask = 64'h0000000000030003;
defparam \Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N6
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( !aluout_M[11] & ( !aluout_M[1] & ( (!aluout_M[0] & (!aluout_M[9] & (!aluout_M[6] & !aluout_M[10]))) ) ) )

	.dataa(!aluout_M[0]),
	.datab(!aluout_M[9]),
	.datac(!aluout_M[6]),
	.datad(!aluout_M[10]),
	.datae(!aluout_M[11]),
	.dataf(!aluout_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h8000000000000000;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N30
cyclonev_lcell_comb \keys|Equal1~0 (
// Equation(s):
// \keys|Equal1~0_combout  = ( aluout_M[7] & ( !aluout_M[5] & ( (!\aluout_M[4]~DUPLICATE_q  & (!aluout_M[3] & (!\aluout_M[8]~DUPLICATE_q  & aluout_M[2]))) ) ) )

	.dataa(!\aluout_M[4]~DUPLICATE_q ),
	.datab(!aluout_M[3]),
	.datac(!\aluout_M[8]~DUPLICATE_q ),
	.datad(!aluout_M[2]),
	.datae(!aluout_M[7]),
	.dataf(!aluout_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal1~0 .extended_lut = "off";
defparam \keys|Equal1~0 .lut_mask = 64'h0000008000000000;
defparam \keys|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N51
cyclonev_lcell_comb \aluin2_A[17]~33 (
// Equation(s):
// \aluin2_A[17]~33_combout  = ( \regs~2897_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2897_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(gnd),
	.dataf(!\regs~2897_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[17]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[17]~33 .extended_lut = "off";
defparam \aluin2_A[17]~33 .lut_mask = 64'h00FF00FFF0FFF0FF;
defparam \aluin2_A[17]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N45
cyclonev_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = ( \Selector35~0_combout  & ( \aluin2_A[17]~33_combout  & ( (!\Selector38~0_combout  & (!\regs~2880_combout  $ (\Selector37~0_combout ))) ) ) ) # ( !\Selector35~0_combout  & ( \aluin2_A[17]~33_combout  & ( !\Selector37~0_combout  $ 
// (((!\regs~2880_combout  & !\Selector38~0_combout ))) ) ) ) # ( \Selector35~0_combout  & ( !\aluin2_A[17]~33_combout  & ( (!\regs~2880_combout  & ((!\Selector37~0_combout ) # (!\Selector38~0_combout ))) # (\regs~2880_combout  & (!\Selector37~0_combout  & 
// !\Selector38~0_combout )) ) ) ) # ( !\Selector35~0_combout  & ( !\aluin2_A[17]~33_combout  & ( (\regs~2880_combout  & (!\Selector37~0_combout  $ (!\Selector38~0_combout ))) ) ) )

	.dataa(!\regs~2880_combout ),
	.datab(gnd),
	.datac(!\Selector37~0_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(!\Selector35~0_combout ),
	.dataf(!\aluin2_A[17]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~1 .extended_lut = "off";
defparam \Selector14~1 .lut_mask = 64'h0550FAA05AF0A500;
defparam \Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2863_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~58_combout ))) ) + ( \regs~2846_combout  ) + ( \Add1~86  ))
// \Add1~90  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2863_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~58_combout ))) ) + ( \regs~2846_combout  ) + ( \Add1~86  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~58_combout ),
	.datad(!\regs~2863_combout ),
	.datae(gnd),
	.dataf(!\regs~2846_combout ),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FF00000004AE;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2897_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~58_combout ))) ) + ( \regs~2880_combout  ) + ( \Add1~90  ))
// \Add1~94  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2897_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & (\imem~58_combout ))) ) + ( \regs~2880_combout  ) + ( \Add1~90  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~58_combout ),
	.datad(!\regs~2897_combout ),
	.datae(gnd),
	.dataf(!\regs~2880_combout ),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FF00000004AE;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N51
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \Add2~93_sumout  & ( \Add1~93_sumout  & ( \Selector30~0_combout  ) ) ) # ( !\Add2~93_sumout  & ( \Add1~93_sumout  & ( (!\Selector35~0_combout  & \Selector30~0_combout ) ) ) ) # ( \Add2~93_sumout  & ( !\Add1~93_sumout  & ( 
// (\Selector35~0_combout  & \Selector30~0_combout ) ) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(gnd),
	.datac(!\Selector30~0_combout ),
	.datad(gnd),
	.datae(!\Add2~93_sumout ),
	.dataf(!\Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h000005050A0A0F0F;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N24
cyclonev_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = ( \Selector14~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector14~0_combout  & ( (\Selector14~1_combout  & (\Selector33~0_combout  & \Selector36~1_combout )) ) )

	.dataa(!\Selector14~1_combout ),
	.datab(gnd),
	.datac(!\Selector33~0_combout ),
	.datad(!\Selector36~1_combout ),
	.datae(gnd),
	.dataf(!\Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~2 .extended_lut = "off";
defparam \Selector14~2 .lut_mask = 64'h000500050F0F0F0F;
defparam \Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N25
dffeas \aluout_M[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[17]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \aluout_M[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[16]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N15
cyclonev_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = ( \aluout_M[16]~DUPLICATE_q  & ( aluout_M[14] & ( (aluout_M[31] & (\aluout_M[17]~DUPLICATE_q  & (aluout_M[30] & aluout_M[15]))) ) ) )

	.dataa(!aluout_M[31]),
	.datab(!\aluout_M[17]~DUPLICATE_q ),
	.datac(!aluout_M[30]),
	.datad(!aluout_M[15]),
	.datae(!\aluout_M[16]~DUPLICATE_q ),
	.dataf(!aluout_M[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~4 .extended_lut = "off";
defparam \Equal2~4 .lut_mask = 64'h0000000000000001;
defparam \Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N15
cyclonev_lcell_comb \keys|Equal1~1 (
// Equation(s):
// \keys|Equal1~1_combout  = ( \keys|Equal1~0_combout  & ( \Equal2~4_combout  & ( (!\Equal2~3_combout ) # ((!\Equal2~2_combout ) # ((!\Equal2~0_combout ) # (!\Equal2~1_combout ))) ) ) ) # ( !\keys|Equal1~0_combout  & ( \Equal2~4_combout  ) ) # ( 
// \keys|Equal1~0_combout  & ( !\Equal2~4_combout  ) ) # ( !\keys|Equal1~0_combout  & ( !\Equal2~4_combout  ) )

	.dataa(!\Equal2~3_combout ),
	.datab(!\Equal2~2_combout ),
	.datac(!\Equal2~0_combout ),
	.datad(!\Equal2~1_combout ),
	.datae(!\keys|Equal1~0_combout ),
	.dataf(!\Equal2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal1~1 .extended_lut = "off";
defparam \keys|Equal1~1 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \keys|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N48
cyclonev_lcell_comb \keys|wrKctrl (
// Equation(s):
// \keys|wrKctrl~combout  = ( !\keys|Equal1~1_combout  & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\keys|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|wrKctrl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|wrKctrl .extended_lut = "off";
defparam \keys|wrKctrl .lut_mask = 64'h3333333300000000;
defparam \keys|wrKctrl .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N18
cyclonev_lcell_comb \switches|sdata[3]~feeder (
// Equation(s):
// \switches|sdata[3]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|sdata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|sdata[3]~feeder .extended_lut = "off";
defparam \switches|sdata[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \switches|sdata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N19
dffeas \switches|sdata[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|sdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[3]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|sdata[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N57
cyclonev_lcell_comb \switches|prev[9]~1 (
// Equation(s):
// \switches|prev[9]~1_combout  = ( \keys|Equal1~1_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\switches|Equal3~4_combout  & ((\keys|Equal0~2_combout ) # (\wrmem_M~q )))) ) ) # ( !\keys|Equal1~1_combout  & ( (!\wrmem_M~q  & 
// (\keys|Equal0~2_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \switches|Equal3~4_combout ))) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\keys|Equal0~2_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\switches|Equal3~4_combout ),
	.datae(gnd),
	.dataf(!\keys|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prev[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prev[9]~1 .extended_lut = "off";
defparam \switches|prev[9]~1 .lut_mask = 64'h0002000200070007;
defparam \switches|prev[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N56
dffeas \switches|prev[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[3] .is_wysiwyg = "true";
defparam \switches|prev[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y12_N2
dffeas \switches|sdata[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[4] .is_wysiwyg = "true";
defparam \switches|sdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N59
dffeas \switches|prev[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[4] .is_wysiwyg = "true";
defparam \switches|prev[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N57
cyclonev_lcell_comb \switches|Equal3~1 (
// Equation(s):
// \switches|Equal3~1_combout  = ( \switches|sdata [4] & ( (\switches|prev [4] & (!\switches|prev [3] $ (\switches|sdata[3]~DUPLICATE_q ))) ) ) # ( !\switches|sdata [4] & ( (!\switches|prev [4] & (!\switches|prev [3] $ (\switches|sdata[3]~DUPLICATE_q ))) ) )

	.dataa(!\switches|prev [3]),
	.datab(gnd),
	.datac(!\switches|prev [4]),
	.datad(!\switches|sdata[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\switches|sdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~1 .extended_lut = "off";
defparam \switches|Equal3~1 .lut_mask = 64'hA050A0500A050A05;
defparam \switches|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y9_N47
dffeas \switches|sdata[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[2] .is_wysiwyg = "true";
defparam \switches|sdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N13
dffeas \switches|prev[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[2] .is_wysiwyg = "true";
defparam \switches|prev[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y9_N44
dffeas \switches|sdata[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[1] .is_wysiwyg = "true";
defparam \switches|sdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N29
dffeas \switches|prev[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[1] .is_wysiwyg = "true";
defparam \switches|prev[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N47
dffeas \switches|prev[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[0] .is_wysiwyg = "true";
defparam \switches|prev[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N12
cyclonev_lcell_comb \switches|Equal3~0 (
// Equation(s):
// \switches|Equal3~0_combout  = ( \switches|sdata [2] & ( \switches|prev [0] & ( (\switches|sdata [0] & (\switches|prev [2] & (!\switches|prev [1] $ (\switches|sdata [1])))) ) ) ) # ( !\switches|sdata [2] & ( \switches|prev [0] & ( (\switches|sdata [0] & 
// (!\switches|prev [2] & (!\switches|prev [1] $ (\switches|sdata [1])))) ) ) ) # ( \switches|sdata [2] & ( !\switches|prev [0] & ( (!\switches|sdata [0] & (\switches|prev [2] & (!\switches|prev [1] $ (\switches|sdata [1])))) ) ) ) # ( !\switches|sdata [2] & 
// ( !\switches|prev [0] & ( (!\switches|sdata [0] & (!\switches|prev [2] & (!\switches|prev [1] $ (\switches|sdata [1])))) ) ) )

	.dataa(!\switches|sdata [0]),
	.datab(!\switches|prev [2]),
	.datac(!\switches|prev [1]),
	.datad(!\switches|sdata [1]),
	.datae(!\switches|sdata [2]),
	.dataf(!\switches|prev [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~0 .extended_lut = "off";
defparam \switches|Equal3~0 .lut_mask = 64'h8008200240041001;
defparam \switches|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y12_N38
dffeas \switches|sdata[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[5] .is_wysiwyg = "true";
defparam \switches|sdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N38
dffeas \switches|prev[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[5] .is_wysiwyg = "true";
defparam \switches|prev[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y12_N25
dffeas \switches|sdata[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[6] .is_wysiwyg = "true";
defparam \switches|sdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N41
dffeas \switches|prev[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[6] .is_wysiwyg = "true";
defparam \switches|prev[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y12_N28
dffeas \switches|sdata[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[7]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|sdata[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N50
dffeas \switches|prev[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[7] .is_wysiwyg = "true";
defparam \switches|prev[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N48
cyclonev_lcell_comb \switches|Equal3~2 (
// Equation(s):
// \switches|Equal3~2_combout  = ( \switches|sdata [6] & ( (\switches|prev [6] & (!\switches|prev [7] $ (\switches|sdata[7]~DUPLICATE_q ))) ) ) # ( !\switches|sdata [6] & ( (!\switches|prev [6] & (!\switches|prev [7] $ (\switches|sdata[7]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\switches|prev [6]),
	.datac(!\switches|prev [7]),
	.datad(!\switches|sdata[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\switches|sdata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~2 .extended_lut = "off";
defparam \switches|Equal3~2 .lut_mask = 64'hC00CC00C30033003;
defparam \switches|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \switches|sdata[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[9] .is_wysiwyg = "true";
defparam \switches|sdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N53
dffeas \switches|prev[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[9] .is_wysiwyg = "true";
defparam \switches|prev[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y11_N14
dffeas \switches|sdata[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[8] .is_wysiwyg = "true";
defparam \switches|sdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N17
dffeas \switches|prev[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[8] .is_wysiwyg = "true";
defparam \switches|prev[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N51
cyclonev_lcell_comb \switches|Equal3~3 (
// Equation(s):
// \switches|Equal3~3_combout  = ( \switches|sdata [8] & ( (\switches|prev [8] & (!\switches|prev [9] $ (\switches|sdata [9]))) ) ) # ( !\switches|sdata [8] & ( (!\switches|prev [8] & (!\switches|prev [9] $ (\switches|sdata [9]))) ) )

	.dataa(!\switches|prev [9]),
	.datab(gnd),
	.datac(!\switches|prev [8]),
	.datad(!\switches|sdata [9]),
	.datae(gnd),
	.dataf(!\switches|sdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~3 .extended_lut = "off";
defparam \switches|Equal3~3 .lut_mask = 64'hA050A0500A050A05;
defparam \switches|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N36
cyclonev_lcell_comb \switches|Equal3~4 (
// Equation(s):
// \switches|Equal3~4_combout  = ( \switches|sdata [5] & ( \switches|Equal3~3_combout  & ( (\switches|Equal3~1_combout  & (\switches|Equal3~0_combout  & (\switches|prev [5] & \switches|Equal3~2_combout ))) ) ) ) # ( !\switches|sdata [5] & ( 
// \switches|Equal3~3_combout  & ( (\switches|Equal3~1_combout  & (\switches|Equal3~0_combout  & (!\switches|prev [5] & \switches|Equal3~2_combout ))) ) ) )

	.dataa(!\switches|Equal3~1_combout ),
	.datab(!\switches|Equal3~0_combout ),
	.datac(!\switches|prev [5]),
	.datad(!\switches|Equal3~2_combout ),
	.datae(!\switches|sdata [5]),
	.dataf(!\switches|Equal3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~4 .extended_lut = "off";
defparam \switches|Equal3~4 .lut_mask = 64'h0000000000100001;
defparam \switches|Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N15
cyclonev_lcell_comb \switches|prev[9]~0 (
// Equation(s):
// \switches|prev[9]~0_combout  = ( \keys|Equal1~1_combout  & ( (\wrmem_M~q ) # (\keys|Equal0~2_combout ) ) ) # ( !\keys|Equal1~1_combout  & ( (\keys|Equal0~2_combout  & !\wrmem_M~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\keys|Equal0~2_combout ),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!\keys|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prev[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prev[9]~0 .extended_lut = "off";
defparam \switches|prev[9]~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \switches|prev[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N0
cyclonev_lcell_comb \switches|ready~0 (
// Equation(s):
// \switches|ready~0_combout  = ( \switches|prev[9]~0_combout  & ( !\switches|Equal3~4_combout  ) )

	.dataa(gnd),
	.datab(!\switches|Equal3~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|prev[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|ready~0 .extended_lut = "off";
defparam \switches|ready~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \switches|ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N6
cyclonev_lcell_comb \keys|ready~0 (
// Equation(s):
// \keys|ready~0_combout  = ( \keys|Equal0~2_combout  ) # ( !\keys|Equal0~2_combout  & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\keys|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ready~0 .extended_lut = "off";
defparam \keys|ready~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \keys|ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N9
cyclonev_lcell_comb \switches|ready~1 (
// Equation(s):
// \switches|ready~1_combout  = ( \keys|ready~0_combout  & ( (\switches|ready~q ) # (\switches|ready~0_combout ) ) ) # ( !\keys|ready~0_combout  & ( \switches|ready~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|ready~0_combout ),
	.datad(!\switches|ready~q ),
	.datae(gnd),
	.dataf(!\keys|ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|ready~1 .extended_lut = "off";
defparam \switches|ready~1 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \switches|ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N11
dffeas \switches|ready (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|ready~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|ready .is_wysiwyg = "true";
defparam \switches|ready .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N18
cyclonev_lcell_comb \switches|overrun~0 (
// Equation(s):
// \switches|overrun~0_combout  = ( \switches|overrun~q  & ( \dbus[1]~50_combout  ) ) # ( !\switches|overrun~q  & ( \dbus[1]~50_combout  & ( (\switches|ready~0_combout  & \switches|ready~q ) ) ) ) # ( \switches|overrun~q  & ( !\dbus[1]~50_combout  & ( 
// ((!\keys|wrKctrl~combout ) # ((\switches|ready~0_combout  & \switches|ready~q ))) # (\dbus[1]~54_combout ) ) ) ) # ( !\switches|overrun~q  & ( !\dbus[1]~50_combout  & ( (\switches|ready~0_combout  & \switches|ready~q ) ) ) )

	.dataa(!\dbus[1]~54_combout ),
	.datab(!\keys|wrKctrl~combout ),
	.datac(!\switches|ready~0_combout ),
	.datad(!\switches|ready~q ),
	.datae(!\switches|overrun~q ),
	.dataf(!\dbus[1]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|overrun~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|overrun~0 .extended_lut = "off";
defparam \switches|overrun~0 .lut_mask = 64'h000FDDDF000FFFFF;
defparam \switches|overrun~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N20
dffeas \switches|overrun (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|overrun~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|overrun~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|overrun .is_wysiwyg = "true";
defparam \switches|overrun .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N57
cyclonev_lcell_comb \keys|prev[1]~2 (
// Equation(s):
// \keys|prev[1]~2_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[1]~2 .extended_lut = "off";
defparam \keys|prev[1]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \keys|prev[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N39
cyclonev_lcell_comb \keys|prev[2]~3 (
// Equation(s):
// \keys|prev[2]~3_combout  = !\KEY[2]~input_o 

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[2]~3 .extended_lut = "off";
defparam \keys|prev[2]~3 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \keys|prev[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N41
dffeas \keys|prev[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[2] .is_wysiwyg = "true";
defparam \keys|prev[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N45
cyclonev_lcell_comb \keys|prev[3]~4 (
// Equation(s):
// \keys|prev[3]~4_combout  = ( !\KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~4 .extended_lut = "off";
defparam \keys|prev[3]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \keys|prev[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y14_N47
dffeas \keys|prev[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[3] .is_wysiwyg = "true";
defparam \keys|prev[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N36
cyclonev_lcell_comb \keys|Equal2~1 (
// Equation(s):
// \keys|Equal2~1_combout  = ( \KEY[3]~input_o  & ( (!\keys|prev [3] & (!\KEY[2]~input_o  $ (!\keys|prev [2]))) ) ) # ( !\KEY[3]~input_o  & ( (\keys|prev [3] & (!\KEY[2]~input_o  $ (!\keys|prev [2]))) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\keys|prev [2]),
	.datac(gnd),
	.datad(!\keys|prev [3]),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal2~1 .extended_lut = "off";
defparam \keys|Equal2~1 .lut_mask = 64'h0066006666006600;
defparam \keys|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N24
cyclonev_lcell_comb \keys|prev[3]~0 (
// Equation(s):
// \keys|prev[3]~0_combout  = ( \keys|Equal2~0_combout  & ( \keys|Equal1~1_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\keys|Equal2~1_combout  & ((\wrmem_M~q ) # (\keys|Equal0~2_combout )))) ) ) ) # ( \keys|Equal2~0_combout  & ( 
// !\keys|Equal1~1_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\keys|Equal0~2_combout  & (!\wrmem_M~q  & \keys|Equal2~1_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\keys|Equal0~2_combout ),
	.datac(!\wrmem_M~q ),
	.datad(!\keys|Equal2~1_combout ),
	.datae(!\keys|Equal2~0_combout ),
	.dataf(!\keys|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~0 .extended_lut = "off";
defparam \keys|prev[3]~0 .lut_mask = 64'h0000001000000015;
defparam \keys|prev[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N58
dffeas \keys|prev[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[1] .is_wysiwyg = "true";
defparam \keys|prev[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N51
cyclonev_lcell_comb \keys|prev[0]~1 (
// Equation(s):
// \keys|prev[0]~1_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[0]~1 .extended_lut = "off";
defparam \keys|prev[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \keys|prev[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N52
dffeas \keys|prev[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[0] .is_wysiwyg = "true";
defparam \keys|prev[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N3
cyclonev_lcell_comb \keys|Equal2~0 (
// Equation(s):
// \keys|Equal2~0_combout  = ( \keys|prev [0] & ( (!\KEY[0]~input_o  & (!\keys|prev [1] $ (!\KEY[1]~input_o ))) ) ) # ( !\keys|prev [0] & ( (\KEY[0]~input_o  & (!\keys|prev [1] $ (!\KEY[1]~input_o ))) ) )

	.dataa(!\keys|prev [1]),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\keys|prev [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal2~0 .extended_lut = "off";
defparam \keys|Equal2~0 .lut_mask = 64'h050A050A50A050A0;
defparam \keys|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N39
cyclonev_lcell_comb \keys|ready~1 (
// Equation(s):
// \keys|ready~1_combout  = ( \keys|ready~0_combout  & ( ((\switches|prev[9]~0_combout  & ((!\keys|Equal2~0_combout ) # (!\keys|Equal2~1_combout )))) # (\keys|ready~q ) ) ) # ( !\keys|ready~0_combout  & ( (\switches|prev[9]~0_combout  & 
// ((!\keys|Equal2~0_combout ) # (!\keys|Equal2~1_combout ))) ) )

	.dataa(!\keys|Equal2~0_combout ),
	.datab(!\keys|Equal2~1_combout ),
	.datac(!\switches|prev[9]~0_combout ),
	.datad(!\keys|ready~q ),
	.datae(gnd),
	.dataf(!\keys|ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ready~1 .extended_lut = "off";
defparam \keys|ready~1 .lut_mask = 64'h0E0E0E0E0EFF0EFF;
defparam \keys|ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N41
dffeas \keys|ready (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|ready~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|ready .is_wysiwyg = "true";
defparam \keys|ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N36
cyclonev_lcell_comb \keys|ready~2 (
// Equation(s):
// \keys|ready~2_combout  = ( \keys|Equal0~2_combout  & ( (!\keys|Equal2~0_combout  & (((!\wrmem_M~q ) # (\keys|Equal1~1_combout )))) # (\keys|Equal2~0_combout  & (!\keys|Equal2~1_combout  & ((!\wrmem_M~q ) # (\keys|Equal1~1_combout )))) ) ) # ( 
// !\keys|Equal0~2_combout  & ( (\keys|Equal1~1_combout  & (\wrmem_M~q  & ((!\keys|Equal2~0_combout ) # (!\keys|Equal2~1_combout )))) ) )

	.dataa(!\keys|Equal2~0_combout ),
	.datab(!\keys|Equal2~1_combout ),
	.datac(!\keys|Equal1~1_combout ),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!\keys|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ready~2 .extended_lut = "off";
defparam \keys|ready~2 .lut_mask = 64'h000E000EEE0EEE0E;
defparam \keys|ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N6
cyclonev_lcell_comb \keys|overrun~0 (
// Equation(s):
// \keys|overrun~0_combout  = ( \dbus[1]~108_combout  & ( ((\keys|ready~q  & \keys|ready~2_combout )) # (\keys|overrun~q ) ) ) # ( !\dbus[1]~108_combout  & ( (!\keys|ready~q  & (!\keys|wrKctrl~combout  & ((\keys|overrun~q )))) # (\keys|ready~q  & 
// (((!\keys|wrKctrl~combout  & \keys|overrun~q )) # (\keys|ready~2_combout ))) ) )

	.dataa(!\keys|ready~q ),
	.datab(!\keys|wrKctrl~combout ),
	.datac(!\keys|ready~2_combout ),
	.datad(!\keys|overrun~q ),
	.datae(gnd),
	.dataf(!\dbus[1]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|overrun~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|overrun~0 .extended_lut = "off";
defparam \keys|overrun~0 .lut_mask = 64'h05CD05CD05FF05FF;
defparam \keys|overrun~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N8
dffeas \keys|overrun (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|overrun~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|overrun~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|overrun .is_wysiwyg = "true";
defparam \keys|overrun .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N15
cyclonev_lcell_comb \keys|DBUS[31]~0 (
// Equation(s):
// \keys|DBUS[31]~0_combout  = ( \keys|Equal0~0_combout  & ( \Equal2~5_combout  & ( (!\aluout_M[4]~DUPLICATE_q  & !\wrmem_M~q ) ) ) )

	.dataa(gnd),
	.datab(!\aluout_M[4]~DUPLICATE_q ),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(!\keys|Equal0~0_combout ),
	.dataf(!\Equal2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|DBUS[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|DBUS[31]~0 .extended_lut = "off";
defparam \keys|DBUS[31]~0 .lut_mask = 64'h000000000000C0C0;
defparam \keys|DBUS[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N9
cyclonev_lcell_comb \keys|rdKctrl (
// Equation(s):
// \keys|rdKctrl~combout  = ( \keys|Equal1~1_combout  ) # ( !\keys|Equal1~1_combout  & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\keys|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|rdKctrl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|rdKctrl .extended_lut = "off";
defparam \keys|rdKctrl .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \keys|rdKctrl .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N24
cyclonev_lcell_comb \dbus[1]~50 (
// Equation(s):
// \dbus[1]~50_combout  = ( \keys|rdKctrl~combout  & ( \switches|sdata [1] & ( \keys|DBUS[31]~0_combout  ) ) ) # ( !\keys|rdKctrl~combout  & ( \switches|sdata [1] & ( (\keys|DBUS[31]~0_combout  & ((\keys|overrun~q ) # (\switches|overrun~q ))) ) ) ) # ( 
// \keys|rdKctrl~combout  & ( !\switches|sdata [1] & ( (\keys|DBUS[31]~0_combout  & !\KEY[1]~input_o ) ) ) ) # ( !\keys|rdKctrl~combout  & ( !\switches|sdata [1] & ( (\keys|DBUS[31]~0_combout  & ((\keys|overrun~q ) # (\switches|overrun~q ))) ) ) )

	.dataa(!\switches|overrun~q ),
	.datab(!\keys|overrun~q ),
	.datac(!\keys|DBUS[31]~0_combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\keys|rdKctrl~combout ),
	.dataf(!\switches|sdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~50 .extended_lut = "off";
defparam \dbus[1]~50 .lut_mask = 64'h07070F0007070F0F;
defparam \dbus[1]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N30
cyclonev_lcell_comb \timer|cnt~73 (
// Equation(s):
// \timer|cnt~73_combout  = ( !\timer|wrCnt~0_combout  & ( (((!\timer|cnt~0_combout  & (\timer|lim[0]~1_combout  & \timer|cnt [1])))) # (\timer|cnt~4_combout ) ) ) # ( \timer|wrCnt~0_combout  & ( (((\dbus[1]~54_combout )) # (\dbus[1]~50_combout )) # 
// (\timer|cnt~4_combout ) ) )

	.dataa(!\timer|cnt~4_combout ),
	.datab(!\dbus[1]~50_combout ),
	.datac(!\dbus[1]~54_combout ),
	.datad(!\timer|lim[0]~1_combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [1]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~73 .extended_lut = "on";
defparam \timer|cnt~73 .lut_mask = 64'h55557F7F55F57F7F;
defparam \timer|cnt~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \timer|cnt[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~73_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[1] .is_wysiwyg = "true";
defparam \timer|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N6
cyclonev_lcell_comb \timer|Add1~53 (
// Equation(s):
// \timer|Add1~53_sumout  = SUM(( \timer|cnt [2] ) + ( GND ) + ( \timer|Add1~58  ))
// \timer|Add1~54  = CARRY(( \timer|cnt [2] ) + ( GND ) + ( \timer|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~53_sumout ),
	.cout(\timer|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~53 .extended_lut = "off";
defparam \timer|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N46
dffeas \switches|sdata[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[2]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|sdata[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[2]~49_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[2]~49_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF321189312040404040404040404041DE928412EFFFFFFFFFFFF9400";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N9
cyclonev_lcell_comb \dbus[2]~47 (
// Equation(s):
// \dbus[2]~47_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\wrmem_M~q  & ((!\WideNor0~combout ))) # (\wrmem_M~q  & (wmemval_M[2])) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\wrmem_M~q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & !\WideNor0~combout )))) # (\wrmem_M~q  & (wmemval_M[2])) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\wrmem_M~q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0] & !\WideNor0~combout )))) # (\wrmem_M~q  & (wmemval_M[2])) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (wmemval_M[2] & \wrmem_M~q ) ) ) )

	.dataa(!wmemval_M[2]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\wrmem_M~q ),
	.datad(!\WideNor0~combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~47 .extended_lut = "off";
defparam \dbus[2]~47 .lut_mask = 64'h05053505C505F505;
defparam \dbus[2]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N45
cyclonev_lcell_comb \dbus[4]~46 (
// Equation(s):
// \dbus[4]~46_combout  = ( !\keys|Equal0~2_combout  & ( !\wrmem_M~q  ) )

	.dataa(!\wrmem_M~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\keys|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[4]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[4]~46 .extended_lut = "off";
defparam \dbus[4]~46 .lut_mask = 64'hAAAAAAAA00000000;
defparam \dbus[4]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N42
cyclonev_lcell_comb \timer|lim[2]~feeder (
// Equation(s):
// \timer|lim[2]~feeder_combout  = ( \dbus[2]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[2]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|lim[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|lim[2]~feeder .extended_lut = "off";
defparam \timer|lim[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \timer|lim[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N43
dffeas \timer|lim[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|lim[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[2] .is_wysiwyg = "true";
defparam \timer|lim[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N3
cyclonev_lcell_comb \dbus[2]~48 (
// Equation(s):
// \dbus[2]~48_combout  = (!\dbus[5]~5_combout  & ((\timer|lim [2]))) # (\dbus[5]~5_combout  & (\timer|cnt [2]))

	.dataa(!\timer|cnt [2]),
	.datab(gnd),
	.datac(!\dbus[5]~5_combout ),
	.datad(!\timer|lim [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~48 .extended_lut = "off";
defparam \dbus[2]~48 .lut_mask = 64'h05F505F505F505F5;
defparam \dbus[2]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N51
cyclonev_lcell_comb \dbus[2]~49 (
// Equation(s):
// \dbus[2]~49_combout  = ( \dbus[3]~9_combout  & ( \dbus[2]~48_combout  ) ) # ( !\dbus[3]~9_combout  & ( \dbus[2]~48_combout  & ( ((\dbus[4]~46_combout  & ((!\KEY[2]~input_o ) # (\switches|sdata[2]~DUPLICATE_q )))) # (\dbus[2]~47_combout ) ) ) ) # ( 
// \dbus[3]~9_combout  & ( !\dbus[2]~48_combout  & ( ((\dbus[4]~46_combout  & ((!\KEY[2]~input_o ) # (\switches|sdata[2]~DUPLICATE_q )))) # (\dbus[2]~47_combout ) ) ) ) # ( !\dbus[3]~9_combout  & ( !\dbus[2]~48_combout  & ( ((\dbus[4]~46_combout  & 
// ((!\KEY[2]~input_o ) # (\switches|sdata[2]~DUPLICATE_q )))) # (\dbus[2]~47_combout ) ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\switches|sdata[2]~DUPLICATE_q ),
	.datac(!\dbus[2]~47_combout ),
	.datad(!\dbus[4]~46_combout ),
	.datae(!\dbus[3]~9_combout ),
	.dataf(!\dbus[2]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~49 .extended_lut = "off";
defparam \dbus[2]~49 .lut_mask = 64'h0FBF0FBF0FBFFFFF;
defparam \dbus[2]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N42
cyclonev_lcell_comb \timer|cnt~77 (
// Equation(s):
// \timer|cnt~77_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [2])))) # (\timer|cnt~0_combout  & (\timer|Add1~53_sumout  & ((!\timer|atLim~combout )))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[2]~49_combout ))) ) )

	.dataa(!\timer|Add1~53_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\dbus[2]~49_combout ),
	.datad(!\timer|cnt [2]),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|atLim~combout ),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~77 .extended_lut = "on";
defparam \timer|cnt~77 .lut_mask = 64'h01310F0F00300F0F;
defparam \timer|cnt~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N43
dffeas \timer|cnt[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~77_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[2] .is_wysiwyg = "true";
defparam \timer|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N9
cyclonev_lcell_comb \timer|Add1~49 (
// Equation(s):
// \timer|Add1~49_sumout  = SUM(( \timer|cnt[3]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~54  ))
// \timer|Add1~50  = CARRY(( \timer|cnt[3]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~49_sumout ),
	.cout(\timer|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~49 .extended_lut = "off";
defparam \timer|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N57
cyclonev_lcell_comb \timer|cnt~3 (
// Equation(s):
// \timer|cnt~3_combout  = ( !\timer|atLim~combout  & ( \timer|cnt~1_combout  & ( \timer|Add1~49_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|Add1~49_sumout ),
	.datad(gnd),
	.datae(!\timer|atLim~combout ),
	.dataf(!\timer|cnt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~3 .extended_lut = "off";
defparam \timer|cnt~3 .lut_mask = 64'h000000000F0F0000;
defparam \timer|cnt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N8
dffeas \wmemval_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2506_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[3] .is_wysiwyg = "true";
defparam \wmemval_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N20
dffeas \switches|sdata[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|sdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[3] .is_wysiwyg = "true";
defparam \switches|sdata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N6
cyclonev_lcell_comb \keys|ie~0 (
// Equation(s):
// \keys|ie~0_combout  = ( \dbus[3]~42_combout  & ( (\keys|ie~q ) # (\keys|wrKctrl~combout ) ) ) # ( !\dbus[3]~42_combout  & ( (!\keys|wrKctrl~combout  & ((\keys|ie~q ))) # (\keys|wrKctrl~combout  & (\dbus[3]~45_combout )) ) )

	.dataa(gnd),
	.datab(!\dbus[3]~45_combout ),
	.datac(!\keys|wrKctrl~combout ),
	.datad(!\keys|ie~q ),
	.datae(gnd),
	.dataf(!\dbus[3]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ie~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ie~0 .extended_lut = "off";
defparam \keys|ie~0 .lut_mask = 64'h03F303F30FFF0FFF;
defparam \keys|ie~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N8
dffeas \keys|ie (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|ie~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|ie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|ie .is_wysiwyg = "true";
defparam \keys|ie .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N27
cyclonev_lcell_comb \dbus[3]~42 (
// Equation(s):
// \dbus[3]~42_combout  = ( \KEY[3]~input_o  & ( \keys|ie~q  & ( (\keys|DBUS[31]~0_combout  & ((!\keys|rdKctrl~combout ) # (\switches|sdata [3]))) ) ) ) # ( !\KEY[3]~input_o  & ( \keys|ie~q  & ( \keys|DBUS[31]~0_combout  ) ) ) # ( \KEY[3]~input_o  & ( 
// !\keys|ie~q  & ( (\switches|sdata [3] & (\keys|DBUS[31]~0_combout  & \keys|rdKctrl~combout )) ) ) ) # ( !\KEY[3]~input_o  & ( !\keys|ie~q  & ( (\keys|DBUS[31]~0_combout  & \keys|rdKctrl~combout ) ) ) )

	.dataa(!\switches|sdata [3]),
	.datab(!\keys|DBUS[31]~0_combout ),
	.datac(!\keys|rdKctrl~combout ),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\keys|ie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~42 .extended_lut = "off";
defparam \dbus[3]~42 .lut_mask = 64'h0303010133333131;
defparam \dbus[3]~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[3]~107_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[3]~107_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32108900222662266226622662244AB802840A1FFFFFFFFFFFFD401";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N12
cyclonev_lcell_comb \dbus[3]~43 (
// Equation(s):
// \dbus[3]~43_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( !\dbus~1_combout  ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dbus~1_combout ) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dbus~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(!\dbus~1_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~43 .extended_lut = "off";
defparam \dbus[3]~43 .lut_mask = 64'h00003300CC00FF00;
defparam \dbus[3]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N57
cyclonev_lcell_comb \dbus[3]~107 (
// Equation(s):
// \dbus[3]~107_combout  = ( \dbus[3]~44_combout  & ( \dbus[3]~9_combout  ) ) # ( !\dbus[3]~44_combout  & ( \dbus[3]~9_combout  & ( (((wmemval_M[3] & \wrmem_M~q )) # (\dbus[3]~43_combout )) # (\dbus[3]~42_combout ) ) ) ) # ( \dbus[3]~44_combout  & ( 
// !\dbus[3]~9_combout  & ( (((wmemval_M[3] & \wrmem_M~q )) # (\dbus[3]~43_combout )) # (\dbus[3]~42_combout ) ) ) ) # ( !\dbus[3]~44_combout  & ( !\dbus[3]~9_combout  & ( (((wmemval_M[3] & \wrmem_M~q )) # (\dbus[3]~43_combout )) # (\dbus[3]~42_combout ) ) ) 
// )

	.dataa(!wmemval_M[3]),
	.datab(!\dbus[3]~42_combout ),
	.datac(!\dbus[3]~43_combout ),
	.datad(!\wrmem_M~q ),
	.datae(!\dbus[3]~44_combout ),
	.dataf(!\dbus[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~107 .extended_lut = "off";
defparam \dbus[3]~107 .lut_mask = 64'h3F7F3F7F3F7FFFFF;
defparam \dbus[3]~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N55
dffeas \timer|lim[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[3]~107_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[3] .is_wysiwyg = "true";
defparam \timer|lim[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N3
cyclonev_lcell_comb \dbus[3]~44 (
// Equation(s):
// \dbus[3]~44_combout  = ( \timer|lim [3] & ( (!\dbus[5]~5_combout ) # (\timer|cnt[3]~DUPLICATE_q ) ) ) # ( !\timer|lim [3] & ( (\dbus[5]~5_combout  & \timer|cnt[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dbus[5]~5_combout ),
	.datad(!\timer|cnt[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\timer|lim [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~44 .extended_lut = "off";
defparam \dbus[3]~44 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \dbus[3]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N0
cyclonev_lcell_comb \dbus[3]~45 (
// Equation(s):
// \dbus[3]~45_combout  = ( \dbus[3]~43_combout  ) # ( !\dbus[3]~43_combout  & ( (!\dbus[3]~9_combout  & (wmemval_M[3] & ((\wrmem_M~q )))) # (\dbus[3]~9_combout  & (((wmemval_M[3] & \wrmem_M~q )) # (\dbus[3]~44_combout ))) ) )

	.dataa(!\dbus[3]~9_combout ),
	.datab(!wmemval_M[3]),
	.datac(!\dbus[3]~44_combout ),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!\dbus[3]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~45 .extended_lut = "off";
defparam \dbus[3]~45 .lut_mask = 64'h05370537FFFFFFFF;
defparam \dbus[3]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N32
dffeas \timer|cnt[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~81_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[3] .is_wysiwyg = "true";
defparam \timer|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N30
cyclonev_lcell_comb \timer|cnt~81 (
// Equation(s):
// \timer|cnt~81_combout  = ( !\timer|wrCnt~0_combout  & ( ((\timer|lim[0]~1_combout  & (!\timer|cnt~0_combout  & (\timer|cnt [3])))) # (\timer|cnt~3_combout ) ) ) # ( \timer|wrCnt~0_combout  & ( ((((\dbus[3]~42_combout )) # (\dbus[3]~45_combout )) # 
// (\timer|cnt~3_combout )) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|cnt~3_combout ),
	.datac(!\dbus[3]~45_combout ),
	.datad(!\timer|cnt [3]),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\dbus[3]~42_combout ),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~81 .extended_lut = "on";
defparam \timer|cnt~81 .lut_mask = 64'h33733F3F3373FFFF;
defparam \timer|cnt~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N31
dffeas \timer|cnt[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~81_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[3]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N12
cyclonev_lcell_comb \timer|Add1~69 (
// Equation(s):
// \timer|Add1~69_sumout  = SUM(( \timer|cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~50  ))
// \timer|Add1~70  = CARRY(( \timer|cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~69_sumout ),
	.cout(\timer|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~69 .extended_lut = "off";
defparam \timer|Add1~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N44
dffeas \wmemval_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2642_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[4] .is_wysiwyg = "true";
defparam \wmemval_M[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[4]~63_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011210490120000444400004444010480102040820000000000004000";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[4]~63_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N18
cyclonev_lcell_comb \dbus[4]~61 (
// Equation(s):
// \dbus[4]~61_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( !\dbus~1_combout  ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dbus~1_combout ) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dbus~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dbus~1_combout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[4]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[4]~61 .extended_lut = "off";
defparam \dbus[4]~61 .lut_mask = 64'h0000C0C03030F0F0;
defparam \dbus[4]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N27
cyclonev_lcell_comb \dbus[4]~62 (
// Equation(s):
// \dbus[4]~62_combout  = ( \dbus[4]~46_combout  & ( (((wmemval_M[4] & \wrmem_M~q )) # (\dbus[4]~61_combout )) # (\switches|sdata [4]) ) ) # ( !\dbus[4]~46_combout  & ( ((wmemval_M[4] & \wrmem_M~q )) # (\dbus[4]~61_combout ) ) )

	.dataa(!\switches|sdata [4]),
	.datab(!wmemval_M[4]),
	.datac(!\wrmem_M~q ),
	.datad(!\dbus[4]~61_combout ),
	.datae(gnd),
	.dataf(!\dbus[4]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[4]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[4]~62 .extended_lut = "off";
defparam \dbus[4]~62 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \dbus[4]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N16
dffeas \timer|lim[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[4]~63_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[4] .is_wysiwyg = "true";
defparam \timer|lim[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N33
cyclonev_lcell_comb \dbus[4]~63 (
// Equation(s):
// \dbus[4]~63_combout  = ( \timer|lim [4] & ( ((\dbus[3]~9_combout  & ((!\dbus[5]~5_combout ) # (\timer|cnt[4]~DUPLICATE_q )))) # (\dbus[4]~62_combout ) ) ) # ( !\timer|lim [4] & ( ((\dbus[3]~9_combout  & (\dbus[5]~5_combout  & \timer|cnt[4]~DUPLICATE_q ))) 
// # (\dbus[4]~62_combout ) ) )

	.dataa(!\dbus[3]~9_combout ),
	.datab(!\dbus[5]~5_combout ),
	.datac(!\timer|cnt[4]~DUPLICATE_q ),
	.datad(!\dbus[4]~62_combout ),
	.datae(gnd),
	.dataf(!\timer|lim [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[4]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[4]~63 .extended_lut = "off";
defparam \dbus[4]~63 .lut_mask = 64'h01FF01FF45FF45FF;
defparam \dbus[4]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N38
dffeas \timer|cnt[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~61_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[4] .is_wysiwyg = "true";
defparam \timer|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N36
cyclonev_lcell_comb \timer|cnt~61 (
// Equation(s):
// \timer|cnt~61_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [4])))) # (\timer|cnt~0_combout  & (\timer|Add1~69_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[4]~63_combout ))) ) )

	.dataa(!\timer|Add1~69_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\dbus[4]~63_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [4]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~61 .extended_lut = "on";
defparam \timer|cnt~61 .lut_mask = 64'h01000F0F31300F0F;
defparam \timer|cnt~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N37
dffeas \timer|cnt[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~61_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N15
cyclonev_lcell_comb \timer|Add1~73 (
// Equation(s):
// \timer|Add1~73_sumout  = SUM(( \timer|cnt [5] ) + ( GND ) + ( \timer|Add1~70  ))
// \timer|Add1~74  = CARRY(( \timer|cnt [5] ) + ( GND ) + ( \timer|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~73_sumout ),
	.cout(\timer|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~73 .extended_lut = "off";
defparam \timer|Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N23
dffeas \timer|lim[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[5]~66_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[5] .is_wysiwyg = "true";
defparam \timer|lim[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N8
dffeas \wmemval_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2676_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[5] .is_wysiwyg = "true";
defparam \wmemval_M[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[5]~66_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[5]~66_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72506903A11111111555555551194FFECAA6BE9FFFFFFFFFFFFDC00";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N18
cyclonev_lcell_comb \dbus[5]~64 (
// Equation(s):
// \dbus[5]~64_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datad(gnd),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[5]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[5]~64 .extended_lut = "off";
defparam \dbus[5]~64 .lut_mask = 64'h03030000CFCF0000;
defparam \dbus[5]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N36
cyclonev_lcell_comb \dbus[5]~65 (
// Equation(s):
// \dbus[5]~65_combout  = ( \dbus[5]~64_combout  ) # ( !\dbus[5]~64_combout  & ( (!\dbus[4]~46_combout  & (\wrmem_M~q  & (wmemval_M[5]))) # (\dbus[4]~46_combout  & (((\wrmem_M~q  & wmemval_M[5])) # (\switches|sdata [5]))) ) )

	.dataa(!\dbus[4]~46_combout ),
	.datab(!\wrmem_M~q ),
	.datac(!wmemval_M[5]),
	.datad(!\switches|sdata [5]),
	.datae(gnd),
	.dataf(!\dbus[5]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[5]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[5]~65 .extended_lut = "off";
defparam \dbus[5]~65 .lut_mask = 64'h03570357FFFFFFFF;
defparam \dbus[5]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N45
cyclonev_lcell_comb \dbus[5]~66 (
// Equation(s):
// \dbus[5]~66_combout  = ( \timer|cnt [5] & ( ((\dbus[3]~9_combout  & ((\dbus[5]~5_combout ) # (\timer|lim [5])))) # (\dbus[5]~65_combout ) ) ) # ( !\timer|cnt [5] & ( ((\timer|lim [5] & (!\dbus[5]~5_combout  & \dbus[3]~9_combout ))) # (\dbus[5]~65_combout 
// ) ) )

	.dataa(!\timer|lim [5]),
	.datab(!\dbus[5]~5_combout ),
	.datac(!\dbus[5]~65_combout ),
	.datad(!\dbus[3]~9_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[5]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[5]~66 .extended_lut = "off";
defparam \dbus[5]~66 .lut_mask = 64'h0F4F0F4F0F7F0F7F;
defparam \dbus[5]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N30
cyclonev_lcell_comb \timer|cnt~57 (
// Equation(s):
// \timer|cnt~57_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [5])))) # (\timer|cnt~0_combout  & (\timer|Add1~73_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[5]~66_combout ))) ) )

	.dataa(!\timer|Add1~73_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\dbus[5]~66_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [5]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~57 .extended_lut = "on";
defparam \timer|cnt~57 .lut_mask = 64'h01000F0F31300F0F;
defparam \timer|cnt~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \timer|cnt[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~57_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[5] .is_wysiwyg = "true";
defparam \timer|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N18
cyclonev_lcell_comb \timer|Add1~77 (
// Equation(s):
// \timer|Add1~77_sumout  = SUM(( \timer|cnt[6]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~74  ))
// \timer|Add1~78  = CARRY(( \timer|cnt[6]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~77_sumout ),
	.cout(\timer|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~77 .extended_lut = "off";
defparam \timer|Add1~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N32
dffeas \timer|lim[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[6]~69_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[6] .is_wysiwyg = "true";
defparam \timer|lim[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N8
dffeas \wmemval_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2710_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[6] .is_wysiwyg = "true";
defparam \wmemval_M[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[6]~69_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011210890220000000000000000444480102040810000000000004000";
// synopsys translate_on

// Location: M10K_X11_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[6]~69_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N51
cyclonev_lcell_comb \dbus[6]~67 (
// Equation(s):
// \dbus[6]~67_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (!\dbus~1_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dbus~1_combout )) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dbus~1_combout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[6]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[6]~67 .extended_lut = "off";
defparam \dbus[6]~67 .lut_mask = 64'h500050005F005F00;
defparam \dbus[6]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N39
cyclonev_lcell_comb \dbus[6]~68 (
// Equation(s):
// \dbus[6]~68_combout  = ( \dbus[6]~67_combout  ) # ( !\dbus[6]~67_combout  & ( (!\dbus[4]~46_combout  & (\wrmem_M~q  & ((wmemval_M[6])))) # (\dbus[4]~46_combout  & (((\wrmem_M~q  & wmemval_M[6])) # (\switches|sdata [6]))) ) )

	.dataa(!\dbus[4]~46_combout ),
	.datab(!\wrmem_M~q ),
	.datac(!\switches|sdata [6]),
	.datad(!wmemval_M[6]),
	.datae(gnd),
	.dataf(!\dbus[6]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[6]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[6]~68 .extended_lut = "off";
defparam \dbus[6]~68 .lut_mask = 64'h05370537FFFFFFFF;
defparam \dbus[6]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N30
cyclonev_lcell_comb \dbus[6]~69 (
// Equation(s):
// \dbus[6]~69_combout  = ( \dbus[6]~68_combout  ) # ( !\dbus[6]~68_combout  & ( (\dbus[3]~9_combout  & ((!\dbus[5]~5_combout  & ((\timer|lim [6]))) # (\dbus[5]~5_combout  & (\timer|cnt[6]~DUPLICATE_q )))) ) )

	.dataa(!\dbus[3]~9_combout ),
	.datab(!\dbus[5]~5_combout ),
	.datac(!\timer|cnt[6]~DUPLICATE_q ),
	.datad(!\timer|lim [6]),
	.datae(gnd),
	.dataf(!\dbus[6]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[6]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[6]~69 .extended_lut = "off";
defparam \dbus[6]~69 .lut_mask = 64'h01450145FFFFFFFF;
defparam \dbus[6]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N55
dffeas \timer|cnt[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[6] .is_wysiwyg = "true";
defparam \timer|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N54
cyclonev_lcell_comb \timer|cnt~53 (
// Equation(s):
// \timer|cnt~53_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [6])))) # (\timer|cnt~0_combout  & (\timer|Add1~77_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[6]~69_combout ))) ) )

	.dataa(!\timer|Add1~77_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\dbus[6]~69_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [6]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~53 .extended_lut = "on";
defparam \timer|cnt~53 .lut_mask = 64'h01000F0F31300F0F;
defparam \timer|cnt~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N56
dffeas \timer|cnt[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[6]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N21
cyclonev_lcell_comb \timer|Add1~65 (
// Equation(s):
// \timer|Add1~65_sumout  = SUM(( \timer|cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~78  ))
// \timer|Add1~66  = CARRY(( \timer|cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~65_sumout ),
	.cout(\timer|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~65 .extended_lut = "off";
defparam \timer|Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N52
dffeas \timer|lim[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[7]~60_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[7] .is_wysiwyg = "true";
defparam \timer|lim[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N49
dffeas \wmemval_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2608_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[7] .is_wysiwyg = "true";
defparam \wmemval_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \switches|sdata[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[7] .is_wysiwyg = "true";
defparam \switches|sdata[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[7]~60_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF169089022000000000000000001048010204082FFFFFFFFFFFFD000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[7]~60_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N12
cyclonev_lcell_comb \dbus[7]~58 (
// Equation(s):
// \dbus[7]~58_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(gnd),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[7]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[7]~58 .extended_lut = "off";
defparam \dbus[7]~58 .lut_mask = 64'h0C0C00003F3F0000;
defparam \dbus[7]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N0
cyclonev_lcell_comb \dbus[7]~59 (
// Equation(s):
// \dbus[7]~59_combout  = ( \dbus[7]~58_combout  ) # ( !\dbus[7]~58_combout  & ( (!\wrmem_M~q  & (((\switches|sdata [7] & \dbus[4]~46_combout )))) # (\wrmem_M~q  & (((\switches|sdata [7] & \dbus[4]~46_combout )) # (wmemval_M[7]))) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!wmemval_M[7]),
	.datac(!\switches|sdata [7]),
	.datad(!\dbus[4]~46_combout ),
	.datae(gnd),
	.dataf(!\dbus[7]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[7]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[7]~59 .extended_lut = "off";
defparam \dbus[7]~59 .lut_mask = 64'h111F111FFFFFFFFF;
defparam \dbus[7]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N9
cyclonev_lcell_comb \dbus[7]~60 (
// Equation(s):
// \dbus[7]~60_combout  = ( \dbus[5]~5_combout  & ( ((\timer|cnt[7]~DUPLICATE_q  & \dbus[3]~9_combout )) # (\dbus[7]~59_combout ) ) ) # ( !\dbus[5]~5_combout  & ( ((\dbus[3]~9_combout  & \timer|lim [7])) # (\dbus[7]~59_combout ) ) )

	.dataa(!\timer|cnt[7]~DUPLICATE_q ),
	.datab(!\dbus[3]~9_combout ),
	.datac(!\timer|lim [7]),
	.datad(!\dbus[7]~59_combout ),
	.datae(gnd),
	.dataf(!\dbus[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[7]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[7]~60 .extended_lut = "off";
defparam \dbus[7]~60 .lut_mask = 64'h03FF03FF11FF11FF;
defparam \dbus[7]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N30
cyclonev_lcell_comb \timer|cnt~65 (
// Equation(s):
// \timer|cnt~65_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt[7]~DUPLICATE_q )))) # (\timer|cnt~0_combout  & (\timer|Add1~65_sumout  & (!\timer|atLim~combout ))))) ) ) # ( 
// \timer|wrCnt~0_combout  & ( (((\dbus[7]~60_combout ))) ) )

	.dataa(!\timer|Add1~65_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\dbus[7]~60_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt[7]~DUPLICATE_q ),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~65 .extended_lut = "on";
defparam \timer|cnt~65 .lut_mask = 64'h01000F0F31300F0F;
defparam \timer|cnt~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N31
dffeas \timer|cnt[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~65_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[7]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N24
cyclonev_lcell_comb \timer|Add1~61 (
// Equation(s):
// \timer|Add1~61_sumout  = SUM(( \timer|cnt[8]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~66  ))
// \timer|Add1~62  = CARRY(( \timer|cnt[8]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~66  ))

	.dataa(gnd),
	.datab(!\timer|cnt[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~61_sumout ),
	.cout(\timer|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~61 .extended_lut = "off";
defparam \timer|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N38
dffeas \timer|lim[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[8]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[8] .is_wysiwyg = "true";
defparam \timer|lim[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N43
dffeas \wmemval_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2574_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[8] .is_wysiwyg = "true";
defparam \wmemval_M[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[8]~57_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001121049002000000000000000001048B402241810000000000005000";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[8]~57_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N6
cyclonev_lcell_comb \dbus[8]~55 (
// Equation(s):
// \dbus[8]~55_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dbus~1_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dbus~1_combout  & \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout )) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dbus~1_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[8]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[8]~55 .extended_lut = "off";
defparam \dbus[8]~55 .lut_mask = 64'h00C000C030F030F0;
defparam \dbus[8]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N12
cyclonev_lcell_comb \dbus[8]~56 (
// Equation(s):
// \dbus[8]~56_combout  = ( \dbus[8]~55_combout  ) # ( !\dbus[8]~55_combout  & ( (!\wrmem_M~q  & (\dbus[4]~46_combout  & ((\switches|sdata [8])))) # (\wrmem_M~q  & (((\dbus[4]~46_combout  & \switches|sdata [8])) # (wmemval_M[8]))) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\dbus[4]~46_combout ),
	.datac(!wmemval_M[8]),
	.datad(!\switches|sdata [8]),
	.datae(gnd),
	.dataf(!\dbus[8]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[8]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[8]~56 .extended_lut = "off";
defparam \dbus[8]~56 .lut_mask = 64'h05370537FFFFFFFF;
defparam \dbus[8]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N9
cyclonev_lcell_comb \dbus[8]~57 (
// Equation(s):
// \dbus[8]~57_combout  = ( \timer|cnt[8]~DUPLICATE_q  & ( \dbus[3]~9_combout  & ( ((\dbus[8]~56_combout ) # (\dbus[5]~5_combout )) # (\timer|lim [8]) ) ) ) # ( !\timer|cnt[8]~DUPLICATE_q  & ( \dbus[3]~9_combout  & ( ((\timer|lim [8] & !\dbus[5]~5_combout )) 
// # (\dbus[8]~56_combout ) ) ) ) # ( \timer|cnt[8]~DUPLICATE_q  & ( !\dbus[3]~9_combout  & ( \dbus[8]~56_combout  ) ) ) # ( !\timer|cnt[8]~DUPLICATE_q  & ( !\dbus[3]~9_combout  & ( \dbus[8]~56_combout  ) ) )

	.dataa(!\timer|lim [8]),
	.datab(!\dbus[5]~5_combout ),
	.datac(!\dbus[8]~56_combout ),
	.datad(gnd),
	.datae(!\timer|cnt[8]~DUPLICATE_q ),
	.dataf(!\dbus[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[8]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[8]~57 .extended_lut = "off";
defparam \dbus[8]~57 .lut_mask = 64'h0F0F0F0F4F4F7F7F;
defparam \dbus[8]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N56
dffeas \timer|cnt[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~69_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[8] .is_wysiwyg = "true";
defparam \timer|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N54
cyclonev_lcell_comb \timer|cnt~69 (
// Equation(s):
// \timer|cnt~69_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [8])))) # (\timer|cnt~0_combout  & (\timer|Add1~61_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[8]~57_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|Add1~61_sumout ),
	.datac(!\dbus[8]~57_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [8]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~69 .extended_lut = "on";
defparam \timer|cnt~69 .lut_mask = 64'h01000F0F51500F0F;
defparam \timer|cnt~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N55
dffeas \timer|cnt[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~69_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[8]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N27
cyclonev_lcell_comb \timer|Add1~81 (
// Equation(s):
// \timer|Add1~81_sumout  = SUM(( \timer|cnt [9] ) + ( GND ) + ( \timer|Add1~62  ))
// \timer|Add1~82  = CARRY(( \timer|cnt [9] ) + ( GND ) + ( \timer|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~81_sumout ),
	.cout(\timer|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~81 .extended_lut = "off";
defparam \timer|Add1~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \timer|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[9]~72_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[9]~72_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF121049002222222222222222223049180204082FFFFFFFFFFFFD000";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N21
cyclonev_lcell_comb \dbus[9]~70 (
// Equation(s):
// \dbus[9]~70_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dbus~1_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dbus~1_combout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout )) ) )

	.dataa(!\dbus~1_combout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[9]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[9]~70 .extended_lut = "off";
defparam \dbus[9]~70 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \dbus[9]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N32
dffeas \wmemval_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2761_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[9] .is_wysiwyg = "true";
defparam \wmemval_M[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N15
cyclonev_lcell_comb \dbus[9]~71 (
// Equation(s):
// \dbus[9]~71_combout  = ( wmemval_M[9] & ( (((\dbus[4]~46_combout  & \switches|sdata [9])) # (\dbus[9]~70_combout )) # (\wrmem_M~q ) ) ) # ( !wmemval_M[9] & ( ((\dbus[4]~46_combout  & \switches|sdata [9])) # (\dbus[9]~70_combout ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\dbus[4]~46_combout ),
	.datac(!\dbus[9]~70_combout ),
	.datad(!\switches|sdata [9]),
	.datae(gnd),
	.dataf(!wmemval_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[9]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[9]~71 .extended_lut = "off";
defparam \dbus[9]~71 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \dbus[9]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N41
dffeas \timer|lim[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[9]~72_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[9] .is_wysiwyg = "true";
defparam \timer|lim[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N39
cyclonev_lcell_comb \dbus[9]~72 (
// Equation(s):
// \dbus[9]~72_combout  = ( \timer|lim [9] & ( \timer|cnt [9] & ( (\dbus[3]~9_combout ) # (\dbus[9]~71_combout ) ) ) ) # ( !\timer|lim [9] & ( \timer|cnt [9] & ( ((\dbus[5]~5_combout  & \dbus[3]~9_combout )) # (\dbus[9]~71_combout ) ) ) ) # ( \timer|lim [9] 
// & ( !\timer|cnt [9] & ( ((!\dbus[5]~5_combout  & \dbus[3]~9_combout )) # (\dbus[9]~71_combout ) ) ) ) # ( !\timer|lim [9] & ( !\timer|cnt [9] & ( \dbus[9]~71_combout  ) ) )

	.dataa(gnd),
	.datab(!\dbus[5]~5_combout ),
	.datac(!\dbus[9]~71_combout ),
	.datad(!\dbus[3]~9_combout ),
	.datae(!\timer|lim [9]),
	.dataf(!\timer|cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[9]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[9]~72 .extended_lut = "off";
defparam \dbus[9]~72 .lut_mask = 64'h0F0F0FCF0F3F0FFF;
defparam \dbus[9]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N30
cyclonev_lcell_comb \timer|cnt~49 (
// Equation(s):
// \timer|cnt~49_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [9])))) # (\timer|cnt~0_combout  & (\timer|Add1~81_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[9]~72_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|Add1~81_sumout ),
	.datac(!\dbus[9]~72_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [9]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~49 .extended_lut = "on";
defparam \timer|cnt~49 .lut_mask = 64'h01000F0F51500F0F;
defparam \timer|cnt~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N31
dffeas \timer|cnt[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[9] .is_wysiwyg = "true";
defparam \timer|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N30
cyclonev_lcell_comb \timer|Add1~101 (
// Equation(s):
// \timer|Add1~101_sumout  = SUM(( \timer|cnt [10] ) + ( GND ) + ( \timer|Add1~82  ))
// \timer|Add1~102  = CARRY(( \timer|cnt [10] ) + ( GND ) + ( \timer|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~101_sumout ),
	.cout(\timer|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~101 .extended_lut = "off";
defparam \timer|Add1~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N43
dffeas \wmemval_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2931_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[10] .is_wysiwyg = "true";
defparam \wmemval_M[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[10]~87_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF121009042000000000000000001048000204181FFFFFFFFFFFFC000";
// synopsys translate_on

// Location: M10K_X22_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[10]~87_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N21
cyclonev_lcell_comb \dbus[10]~85 (
// Equation(s):
// \dbus[10]~85_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!\dbus~1_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & (!\dbus~1_combout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(gnd),
	.datac(!\dbus~1_combout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[10]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[10]~85 .extended_lut = "off";
defparam \dbus[10]~85 .lut_mask = 64'h5000500050F050F0;
defparam \dbus[10]~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N26
dffeas \timer|lim[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[10]~87_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[10] .is_wysiwyg = "true";
defparam \timer|lim[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N27
cyclonev_lcell_comb \dbus[10]~86 (
// Equation(s):
// \dbus[10]~86_combout  = ( \dbus[3]~9_combout  & ( (!\dbus[5]~5_combout  & (\timer|lim [10])) # (\dbus[5]~5_combout  & ((\timer|cnt [10]))) ) )

	.dataa(gnd),
	.datab(!\timer|lim [10]),
	.datac(!\timer|cnt [10]),
	.datad(!\dbus[5]~5_combout ),
	.datae(gnd),
	.dataf(!\dbus[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[10]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[10]~86 .extended_lut = "off";
defparam \dbus[10]~86 .lut_mask = 64'h00000000330F330F;
defparam \dbus[10]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N24
cyclonev_lcell_comb \dbus[10]~87 (
// Equation(s):
// \dbus[10]~87_combout  = ( \dbus[10]~86_combout  ) # ( !\dbus[10]~86_combout  & ( ((\wrmem_M~q  & wmemval_M[10])) # (\dbus[10]~85_combout ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(gnd),
	.datac(!wmemval_M[10]),
	.datad(!\dbus[10]~85_combout ),
	.datae(gnd),
	.dataf(!\dbus[10]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[10]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[10]~87 .extended_lut = "off";
defparam \dbus[10]~87 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \dbus[10]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N6
cyclonev_lcell_comb \timer|cnt~29 (
// Equation(s):
// \timer|cnt~29_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [10])))) # (\timer|cnt~0_combout  & (\timer|Add1~101_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[10]~87_combout ))) ) )

	.dataa(!\timer|Add1~101_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\dbus[10]~87_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [10]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~29 .extended_lut = "on";
defparam \timer|cnt~29 .lut_mask = 64'h01000F0F31300F0F;
defparam \timer|cnt~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N8
dffeas \timer|cnt[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[10] .is_wysiwyg = "true";
defparam \timer|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N33
cyclonev_lcell_comb \timer|Add1~105 (
// Equation(s):
// \timer|Add1~105_sumout  = SUM(( \timer|cnt [11] ) + ( GND ) + ( \timer|Add1~102  ))
// \timer|Add1~106  = CARRY(( \timer|cnt [11] ) + ( GND ) + ( \timer|Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|cnt [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~105_sumout ),
	.cout(\timer|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~105 .extended_lut = "off";
defparam \timer|Add1~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \timer|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N19
dffeas \wmemval_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2965_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[11] .is_wysiwyg = "true";
defparam \wmemval_M[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[11]~90_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[11]~90_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF121009002000000000000000001048000204081FFFFFFFFFFFFD000";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N45
cyclonev_lcell_comb \dbus[11]~88 (
// Equation(s):
// \dbus[11]~88_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( !\dbus~1_combout  ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dbus~1_combout ) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dbus~1_combout ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dbus~1_combout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[11]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[11]~88 .extended_lut = "off";
defparam \dbus[11]~88 .lut_mask = 64'h00005050A0A0F0F0;
defparam \dbus[11]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N44
dffeas \timer|lim[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[11]~90_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[11] .is_wysiwyg = "true";
defparam \timer|lim[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N51
cyclonev_lcell_comb \dbus[11]~89 (
// Equation(s):
// \dbus[11]~89_combout  = ( \dbus[3]~9_combout  & ( (!\dbus[5]~5_combout  & ((\timer|lim [11]))) # (\dbus[5]~5_combout  & (\timer|cnt [11])) ) )

	.dataa(!\timer|cnt [11]),
	.datab(gnd),
	.datac(!\timer|lim [11]),
	.datad(!\dbus[5]~5_combout ),
	.datae(gnd),
	.dataf(!\dbus[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[11]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[11]~89 .extended_lut = "off";
defparam \dbus[11]~89 .lut_mask = 64'h000000000F550F55;
defparam \dbus[11]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N42
cyclonev_lcell_comb \dbus[11]~90 (
// Equation(s):
// \dbus[11]~90_combout  = ( \dbus[11]~89_combout  ) # ( !\dbus[11]~89_combout  & ( ((wmemval_M[11] & \wrmem_M~q )) # (\dbus[11]~88_combout ) ) )

	.dataa(!wmemval_M[11]),
	.datab(gnd),
	.datac(!\dbus[11]~88_combout ),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!\dbus[11]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[11]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[11]~90 .extended_lut = "off";
defparam \dbus[11]~90 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \dbus[11]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N0
cyclonev_lcell_comb \timer|cnt~25 (
// Equation(s):
// \timer|cnt~25_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [11])))) # (\timer|cnt~0_combout  & (\timer|Add1~105_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[11]~90_combout ))) ) )

	.dataa(!\timer|Add1~105_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\dbus[11]~90_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [11]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~25 .extended_lut = "on";
defparam \timer|cnt~25 .lut_mask = 64'h01000F0F31300F0F;
defparam \timer|cnt~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \timer|cnt[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[11] .is_wysiwyg = "true";
defparam \timer|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N36
cyclonev_lcell_comb \timer|Add1~109 (
// Equation(s):
// \timer|Add1~109_sumout  = SUM(( \timer|cnt [12] ) + ( GND ) + ( \timer|Add1~106  ))
// \timer|Add1~110  = CARRY(( \timer|cnt [12] ) + ( GND ) + ( \timer|Add1~106  ))

	.dataa(gnd),
	.datab(!\timer|cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~109_sumout ),
	.cout(\timer|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~109 .extended_lut = "off";
defparam \timer|Add1~109 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N14
dffeas \wmemval_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2999_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[12] .is_wysiwyg = "true";
defparam \wmemval_M[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[12]~93_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFD82D00B33333333333333333316FBE4B268D1FFFFFFFFFFFFE800";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[12]~93_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N48
cyclonev_lcell_comb \dbus[12]~91 (
// Equation(s):
// \dbus[12]~91_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(gnd),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[12]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[12]~91 .extended_lut = "off";
defparam \dbus[12]~91 .lut_mask = 64'h0C0C00003F3F0000;
defparam \dbus[12]~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N56
dffeas \timer|lim[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[12]~93_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[12] .is_wysiwyg = "true";
defparam \timer|lim[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N57
cyclonev_lcell_comb \dbus[12]~92 (
// Equation(s):
// \dbus[12]~92_combout  = ( \dbus[5]~5_combout  & ( (\timer|cnt [12] & \dbus[3]~9_combout ) ) ) # ( !\dbus[5]~5_combout  & ( (\timer|lim [12] & \dbus[3]~9_combout ) ) )

	.dataa(!\timer|lim [12]),
	.datab(gnd),
	.datac(!\timer|cnt [12]),
	.datad(!\dbus[3]~9_combout ),
	.datae(gnd),
	.dataf(!\dbus[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[12]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[12]~92 .extended_lut = "off";
defparam \dbus[12]~92 .lut_mask = 64'h00550055000F000F;
defparam \dbus[12]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N54
cyclonev_lcell_comb \dbus[12]~93 (
// Equation(s):
// \dbus[12]~93_combout  = ( \dbus[12]~92_combout  ) # ( !\dbus[12]~92_combout  & ( ((\wrmem_M~q  & wmemval_M[12])) # (\dbus[12]~91_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!wmemval_M[12]),
	.datad(!\dbus[12]~91_combout ),
	.datae(gnd),
	.dataf(!\dbus[12]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[12]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[12]~93 .extended_lut = "off";
defparam \dbus[12]~93 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \dbus[12]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N6
cyclonev_lcell_comb \timer|cnt~21 (
// Equation(s):
// \timer|cnt~21_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [12])))) # (\timer|cnt~0_combout  & (\timer|Add1~109_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[12]~93_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|Add1~109_sumout ),
	.datac(!\dbus[12]~93_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [12]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~21 .extended_lut = "on";
defparam \timer|cnt~21 .lut_mask = 64'h01000F0F51500F0F;
defparam \timer|cnt~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \timer|cnt[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[12] .is_wysiwyg = "true";
defparam \timer|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N39
cyclonev_lcell_comb \timer|Add1~113 (
// Equation(s):
// \timer|Add1~113_sumout  = SUM(( \timer|cnt [13] ) + ( GND ) + ( \timer|Add1~110  ))
// \timer|Add1~114  = CARRY(( \timer|cnt [13] ) + ( GND ) + ( \timer|Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~113_sumout ),
	.cout(\timer|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~113 .extended_lut = "off";
defparam \timer|Add1~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \wmemval_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~3033_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[13] .is_wysiwyg = "true";
defparam \wmemval_M[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[13]~96_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFD82D00B111111111111111111168400B868F20000000000006C00";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[13]~96_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N0
cyclonev_lcell_comb \dbus[13]~94 (
// Equation(s):
// \dbus[13]~94_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\dbus~1_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & !\dbus~1_combout )) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datad(!\dbus~1_combout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[13]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[13]~94 .extended_lut = "off";
defparam \dbus[13]~94 .lut_mask = 64'h0C000C003F003F00;
defparam \dbus[13]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N50
dffeas \timer|lim[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[13]~96_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[13] .is_wysiwyg = "true";
defparam \timer|lim[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N9
cyclonev_lcell_comb \dbus[13]~95 (
// Equation(s):
// \dbus[13]~95_combout  = ( \dbus[5]~5_combout  & ( (\timer|cnt [13] & \dbus[3]~9_combout ) ) ) # ( !\dbus[5]~5_combout  & ( (\timer|lim [13] & \dbus[3]~9_combout ) ) )

	.dataa(!\timer|lim [13]),
	.datab(gnd),
	.datac(!\timer|cnt [13]),
	.datad(!\dbus[3]~9_combout ),
	.datae(gnd),
	.dataf(!\dbus[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[13]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[13]~95 .extended_lut = "off";
defparam \dbus[13]~95 .lut_mask = 64'h00550055000F000F;
defparam \dbus[13]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N48
cyclonev_lcell_comb \dbus[13]~96 (
// Equation(s):
// \dbus[13]~96_combout  = ( \dbus[13]~95_combout  ) # ( !\dbus[13]~95_combout  & ( ((\wrmem_M~q  & wmemval_M[13])) # (\dbus[13]~94_combout ) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!wmemval_M[13]),
	.datad(!\dbus[13]~94_combout ),
	.datae(gnd),
	.dataf(!\dbus[13]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[13]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[13]~96 .extended_lut = "off";
defparam \dbus[13]~96 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \dbus[13]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N30
cyclonev_lcell_comb \timer|cnt~17 (
// Equation(s):
// \timer|cnt~17_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [13])))) # (\timer|cnt~0_combout  & (\timer|Add1~113_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[13]~96_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|Add1~113_sumout ),
	.datac(!\dbus[13]~96_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [13]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~17 .extended_lut = "on";
defparam \timer|cnt~17 .lut_mask = 64'h01000F0F51500F0F;
defparam \timer|cnt~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \timer|cnt[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[13] .is_wysiwyg = "true";
defparam \timer|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N42
cyclonev_lcell_comb \timer|Add1~85 (
// Equation(s):
// \timer|Add1~85_sumout  = SUM(( \timer|cnt [14] ) + ( GND ) + ( \timer|Add1~114  ))
// \timer|Add1~86  = CARRY(( \timer|cnt [14] ) + ( GND ) + ( \timer|Add1~114  ))

	.dataa(gnd),
	.datab(!\timer|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~85_sumout ),
	.cout(\timer|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~85 .extended_lut = "off";
defparam \timer|Add1~85 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N38
dffeas \wmemval_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2795_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[14] .is_wysiwyg = "true";
defparam \wmemval_M[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[14]~75_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3D8640920444444666666446666A1912E0E8304FFFFFFFFFFFF81FE";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[14]~75_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N27
cyclonev_lcell_comb \dbus[14]~73 (
// Equation(s):
// \dbus[14]~73_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( !\dbus~1_combout  ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\dbus~1_combout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( 
// (!\dbus~1_combout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\dbus~1_combout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[14]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[14]~73 .extended_lut = "off";
defparam \dbus[14]~73 .lut_mask = 64'h0000A0A00A0AAAAA;
defparam \dbus[14]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N11
dffeas \timer|lim[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[14]~75_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[14] .is_wysiwyg = "true";
defparam \timer|lim[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N12
cyclonev_lcell_comb \dbus[14]~74 (
// Equation(s):
// \dbus[14]~74_combout  = ( \timer|lim [14] & ( (\dbus[3]~9_combout  & ((!\dbus[5]~5_combout ) # (\timer|cnt [14]))) ) ) # ( !\timer|lim [14] & ( (\dbus[3]~9_combout  & (\dbus[5]~5_combout  & \timer|cnt [14])) ) )

	.dataa(!\dbus[3]~9_combout ),
	.datab(!\dbus[5]~5_combout ),
	.datac(!\timer|cnt [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timer|lim [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[14]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[14]~74 .extended_lut = "off";
defparam \dbus[14]~74 .lut_mask = 64'h0101010145454545;
defparam \dbus[14]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N9
cyclonev_lcell_comb \dbus[14]~75 (
// Equation(s):
// \dbus[14]~75_combout  = ( \dbus[14]~74_combout  ) # ( !\dbus[14]~74_combout  & ( ((\wrmem_M~q  & wmemval_M[14])) # (\dbus[14]~73_combout ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(gnd),
	.datac(!wmemval_M[14]),
	.datad(!\dbus[14]~73_combout ),
	.datae(gnd),
	.dataf(!\dbus[14]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[14]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[14]~75 .extended_lut = "off";
defparam \dbus[14]~75 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \dbus[14]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N18
cyclonev_lcell_comb \timer|cnt~45 (
// Equation(s):
// \timer|cnt~45_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [14])))) # (\timer|cnt~0_combout  & (\timer|Add1~85_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[14]~75_combout ))) ) )

	.dataa(!\timer|Add1~85_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\dbus[14]~75_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [14]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~45 .extended_lut = "on";
defparam \timer|cnt~45 .lut_mask = 64'h01000F0F31300F0F;
defparam \timer|cnt~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \timer|cnt[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[14] .is_wysiwyg = "true";
defparam \timer|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N45
cyclonev_lcell_comb \timer|Add1~89 (
// Equation(s):
// \timer|Add1~89_sumout  = SUM(( \timer|cnt [15] ) + ( GND ) + ( \timer|Add1~86  ))
// \timer|Add1~90  = CARRY(( \timer|cnt [15] ) + ( GND ) + ( \timer|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~89_sumout ),
	.cout(\timer|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~89 .extended_lut = "off";
defparam \timer|Add1~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N37
dffeas \wmemval_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2829_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[15] .is_wysiwyg = "true";
defparam \wmemval_M[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[15]~78_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[15]~78_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000241000000000000000000003690000017FFFFFFFFFFFF8000";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N30
cyclonev_lcell_comb \dbus[15]~76 (
// Equation(s):
// \dbus[15]~76_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[15]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[15]~76 .extended_lut = "off";
defparam \dbus[15]~76 .lut_mask = 64'h00330000CCFF0000;
defparam \dbus[15]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N53
dffeas \timer|lim[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[15]~78_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[15] .is_wysiwyg = "true";
defparam \timer|lim[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N6
cyclonev_lcell_comb \dbus[15]~77 (
// Equation(s):
// \dbus[15]~77_combout  = ( \timer|cnt [15] & ( (\dbus[3]~9_combout  & ((\timer|lim [15]) # (\dbus[5]~5_combout ))) ) ) # ( !\timer|cnt [15] & ( (!\dbus[5]~5_combout  & (\timer|lim [15] & \dbus[3]~9_combout )) ) )

	.dataa(gnd),
	.datab(!\dbus[5]~5_combout ),
	.datac(!\timer|lim [15]),
	.datad(!\dbus[3]~9_combout ),
	.datae(gnd),
	.dataf(!\timer|cnt [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[15]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[15]~77 .extended_lut = "off";
defparam \dbus[15]~77 .lut_mask = 64'h000C000C003F003F;
defparam \dbus[15]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N51
cyclonev_lcell_comb \dbus[15]~78 (
// Equation(s):
// \dbus[15]~78_combout  = ( \dbus[15]~77_combout  ) # ( !\dbus[15]~77_combout  & ( ((\wrmem_M~q  & wmemval_M[15])) # (\dbus[15]~76_combout ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(gnd),
	.datac(!wmemval_M[15]),
	.datad(!\dbus[15]~76_combout ),
	.datae(gnd),
	.dataf(!\dbus[15]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[15]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[15]~78 .extended_lut = "off";
defparam \dbus[15]~78 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \dbus[15]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N12
cyclonev_lcell_comb \timer|cnt~41 (
// Equation(s):
// \timer|cnt~41_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [15])))) # (\timer|cnt~0_combout  & (\timer|Add1~89_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[15]~78_combout ))) ) )

	.dataa(!\timer|Add1~89_sumout ),
	.datab(!\timer|lim[0]~1_combout ),
	.datac(!\dbus[15]~78_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [15]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~41 .extended_lut = "on";
defparam \timer|cnt~41 .lut_mask = 64'h01000F0F31300F0F;
defparam \timer|cnt~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \timer|cnt[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[15] .is_wysiwyg = "true";
defparam \timer|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N48
cyclonev_lcell_comb \timer|Add1~93 (
// Equation(s):
// \timer|Add1~93_sumout  = SUM(( \timer|cnt [16] ) + ( GND ) + ( \timer|Add1~90  ))
// \timer|Add1~94  = CARRY(( \timer|cnt [16] ) + ( GND ) + ( \timer|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~93_sumout ),
	.cout(\timer|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~93 .extended_lut = "off";
defparam \timer|Add1~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N48
cyclonev_lcell_comb \timer|cnt~37 (
// Equation(s):
// \timer|cnt~37_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [16])))) # (\timer|cnt~0_combout  & (\timer|Add1~93_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[16]~81_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|Add1~93_sumout ),
	.datac(!\dbus[16]~81_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [16]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~37 .extended_lut = "on";
defparam \timer|cnt~37 .lut_mask = 64'h01000F0F51500F0F;
defparam \timer|cnt~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N49
dffeas \timer|cnt[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[16] .is_wysiwyg = "true";
defparam \timer|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N15
cyclonev_lcell_comb \dbus[16]~80 (
// Equation(s):
// \dbus[16]~80_combout  = ( \timer|lim [16] & ( (\dbus[3]~9_combout  & ((!\dbus[5]~5_combout ) # (\timer|cnt [16]))) ) ) # ( !\timer|lim [16] & ( (\dbus[3]~9_combout  & (\dbus[5]~5_combout  & \timer|cnt [16])) ) )

	.dataa(!\dbus[3]~9_combout ),
	.datab(!\dbus[5]~5_combout ),
	.datac(gnd),
	.datad(!\timer|cnt [16]),
	.datae(gnd),
	.dataf(!\timer|lim [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[16]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[16]~80 .extended_lut = "off";
defparam \dbus[16]~80 .lut_mask = 64'h0011001144554455;
defparam \dbus[16]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N48
cyclonev_lcell_comb \dbus[16]~81 (
// Equation(s):
// \dbus[16]~81_combout  = ( \dbus[16]~80_combout  ) # ( !\dbus[16]~80_combout  & ( ((\wrmem_M~q  & wmemval_M[16])) # (\dbus[16]~79_combout ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(gnd),
	.datac(!wmemval_M[16]),
	.datad(!\dbus[16]~79_combout ),
	.datae(gnd),
	.dataf(!\dbus[16]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[16]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[16]~81 .extended_lut = "off";
defparam \dbus[16]~81 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \dbus[16]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N50
dffeas \timer|lim[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[16]~81_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [16]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[16] .is_wysiwyg = "true";
defparam \timer|lim[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N37
dffeas \timer|lim[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[8]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[8]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|lim[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N22
dffeas \timer|lim[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[5]~66_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[5]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|lim[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N0
cyclonev_lcell_comb \timer|Add0~121 (
// Equation(s):
// \timer|Add0~121_sumout  = SUM(( \timer|lim [0] ) + ( VCC ) + ( !VCC ))
// \timer|Add0~122  = CARRY(( \timer|lim [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~121_sumout ),
	.cout(\timer|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~121 .extended_lut = "off";
defparam \timer|Add0~121 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N3
cyclonev_lcell_comb \timer|Add0~125 (
// Equation(s):
// \timer|Add0~125_sumout  = SUM(( \timer|lim [1] ) + ( VCC ) + ( \timer|Add0~122  ))
// \timer|Add0~126  = CARRY(( \timer|lim [1] ) + ( VCC ) + ( \timer|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~125_sumout ),
	.cout(\timer|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~125 .extended_lut = "off";
defparam \timer|Add0~125 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N6
cyclonev_lcell_comb \timer|Add0~113 (
// Equation(s):
// \timer|Add0~113_sumout  = SUM(( \timer|lim [2] ) + ( VCC ) + ( \timer|Add0~126  ))
// \timer|Add0~114  = CARRY(( \timer|lim [2] ) + ( VCC ) + ( \timer|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~113_sumout ),
	.cout(\timer|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~113 .extended_lut = "off";
defparam \timer|Add0~113 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N9
cyclonev_lcell_comb \timer|Add0~41 (
// Equation(s):
// \timer|Add0~41_sumout  = SUM(( \timer|lim [3] ) + ( VCC ) + ( \timer|Add0~114  ))
// \timer|Add0~42  = CARRY(( \timer|lim [3] ) + ( VCC ) + ( \timer|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~41_sumout ),
	.cout(\timer|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~41 .extended_lut = "off";
defparam \timer|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N12
cyclonev_lcell_comb \timer|Add0~45 (
// Equation(s):
// \timer|Add0~45_sumout  = SUM(( \timer|lim [4] ) + ( VCC ) + ( \timer|Add0~42  ))
// \timer|Add0~46  = CARRY(( \timer|lim [4] ) + ( VCC ) + ( \timer|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~45_sumout ),
	.cout(\timer|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~45 .extended_lut = "off";
defparam \timer|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N15
cyclonev_lcell_comb \timer|Add0~33 (
// Equation(s):
// \timer|Add0~33_sumout  = SUM(( \timer|lim[5]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~46  ))
// \timer|Add0~34  = CARRY(( \timer|lim[5]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~33_sumout ),
	.cout(\timer|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~33 .extended_lut = "off";
defparam \timer|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N18
cyclonev_lcell_comb \timer|Add0~81 (
// Equation(s):
// \timer|Add0~81_sumout  = SUM(( \timer|lim [6] ) + ( VCC ) + ( \timer|Add0~34  ))
// \timer|Add0~82  = CARRY(( \timer|lim [6] ) + ( VCC ) + ( \timer|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~81_sumout ),
	.cout(\timer|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~81 .extended_lut = "off";
defparam \timer|Add0~81 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N21
cyclonev_lcell_comb \timer|Add0~85 (
// Equation(s):
// \timer|Add0~85_sumout  = SUM(( \timer|lim [7] ) + ( VCC ) + ( \timer|Add0~82  ))
// \timer|Add0~86  = CARRY(( \timer|lim [7] ) + ( VCC ) + ( \timer|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~85_sumout ),
	.cout(\timer|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~85 .extended_lut = "off";
defparam \timer|Add0~85 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N24
cyclonev_lcell_comb \timer|Add0~73 (
// Equation(s):
// \timer|Add0~73_sumout  = SUM(( \timer|lim[8]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~86  ))
// \timer|Add0~74  = CARRY(( \timer|lim[8]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~73_sumout ),
	.cout(\timer|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~73 .extended_lut = "off";
defparam \timer|Add0~73 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N27
cyclonev_lcell_comb \timer|Add0~29 (
// Equation(s):
// \timer|Add0~29_sumout  = SUM(( \timer|lim [9] ) + ( VCC ) + ( \timer|Add0~74  ))
// \timer|Add0~30  = CARRY(( \timer|lim [9] ) + ( VCC ) + ( \timer|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~29_sumout ),
	.cout(\timer|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~29 .extended_lut = "off";
defparam \timer|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N30
cyclonev_lcell_comb \timer|Add0~37 (
// Equation(s):
// \timer|Add0~37_sumout  = SUM(( \timer|lim [10] ) + ( VCC ) + ( \timer|Add0~30  ))
// \timer|Add0~38  = CARRY(( \timer|lim [10] ) + ( VCC ) + ( \timer|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~37_sumout ),
	.cout(\timer|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~37 .extended_lut = "off";
defparam \timer|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N33
cyclonev_lcell_comb \timer|Add0~117 (
// Equation(s):
// \timer|Add0~117_sumout  = SUM(( \timer|lim [11] ) + ( VCC ) + ( \timer|Add0~38  ))
// \timer|Add0~118  = CARRY(( \timer|lim [11] ) + ( VCC ) + ( \timer|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~117_sumout ),
	.cout(\timer|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~117 .extended_lut = "off";
defparam \timer|Add0~117 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N36
cyclonev_lcell_comb \timer|Add0~105 (
// Equation(s):
// \timer|Add0~105_sumout  = SUM(( \timer|lim [12] ) + ( VCC ) + ( \timer|Add0~118  ))
// \timer|Add0~106  = CARRY(( \timer|lim [12] ) + ( VCC ) + ( \timer|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~105_sumout ),
	.cout(\timer|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~105 .extended_lut = "off";
defparam \timer|Add0~105 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N39
cyclonev_lcell_comb \timer|Add0~17 (
// Equation(s):
// \timer|Add0~17_sumout  = SUM(( \timer|lim [13] ) + ( VCC ) + ( \timer|Add0~106  ))
// \timer|Add0~18  = CARRY(( \timer|lim [13] ) + ( VCC ) + ( \timer|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~17_sumout ),
	.cout(\timer|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~17 .extended_lut = "off";
defparam \timer|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N42
cyclonev_lcell_comb \timer|Add0~21 (
// Equation(s):
// \timer|Add0~21_sumout  = SUM(( \timer|lim [14] ) + ( VCC ) + ( \timer|Add0~18  ))
// \timer|Add0~22  = CARRY(( \timer|lim [14] ) + ( VCC ) + ( \timer|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~21_sumout ),
	.cout(\timer|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~21 .extended_lut = "off";
defparam \timer|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N45
cyclonev_lcell_comb \timer|Add0~25 (
// Equation(s):
// \timer|Add0~25_sumout  = SUM(( \timer|lim [15] ) + ( VCC ) + ( \timer|Add0~22  ))
// \timer|Add0~26  = CARRY(( \timer|lim [15] ) + ( VCC ) + ( \timer|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~25_sumout ),
	.cout(\timer|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~25 .extended_lut = "off";
defparam \timer|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N48
cyclonev_lcell_comb \timer|Add0~97 (
// Equation(s):
// \timer|Add0~97_sumout  = SUM(( \timer|lim [16] ) + ( VCC ) + ( \timer|Add0~26  ))
// \timer|Add0~98  = CARRY(( \timer|lim [16] ) + ( VCC ) + ( \timer|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~97_sumout ),
	.cout(\timer|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~97 .extended_lut = "off";
defparam \timer|Add0~97 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N51
cyclonev_lcell_comb \timer|Add0~101 (
// Equation(s):
// \timer|Add0~101_sumout  = SUM(( \timer|lim [17] ) + ( VCC ) + ( \timer|Add0~98  ))
// \timer|Add0~102  = CARRY(( \timer|lim [17] ) + ( VCC ) + ( \timer|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~101_sumout ),
	.cout(\timer|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~101 .extended_lut = "off";
defparam \timer|Add0~101 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N54
cyclonev_lcell_comb \timer|Add0~77 (
// Equation(s):
// \timer|Add0~77_sumout  = SUM(( \timer|lim[18]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~102  ))
// \timer|Add0~78  = CARRY(( \timer|lim[18]~DUPLICATE_q  ) + ( VCC ) + ( \timer|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~77_sumout ),
	.cout(\timer|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~77 .extended_lut = "off";
defparam \timer|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N57
cyclonev_lcell_comb \timer|Add0~65 (
// Equation(s):
// \timer|Add0~65_sumout  = SUM(( \timer|lim [19] ) + ( VCC ) + ( \timer|Add0~78  ))
// \timer|Add0~66  = CARRY(( \timer|lim [19] ) + ( VCC ) + ( \timer|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~65_sumout ),
	.cout(\timer|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~65 .extended_lut = "off";
defparam \timer|Add0~65 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N0
cyclonev_lcell_comb \timer|Add0~13 (
// Equation(s):
// \timer|Add0~13_sumout  = SUM(( \timer|lim [20] ) + ( VCC ) + ( \timer|Add0~66  ))
// \timer|Add0~14  = CARRY(( \timer|lim [20] ) + ( VCC ) + ( \timer|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~13_sumout ),
	.cout(\timer|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~13 .extended_lut = "off";
defparam \timer|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N3
cyclonev_lcell_comb \timer|Add0~109 (
// Equation(s):
// \timer|Add0~109_sumout  = SUM(( \timer|lim [21] ) + ( VCC ) + ( \timer|Add0~14  ))
// \timer|Add0~110  = CARRY(( \timer|lim [21] ) + ( VCC ) + ( \timer|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~109_sumout ),
	.cout(\timer|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~109 .extended_lut = "off";
defparam \timer|Add0~109 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N6
cyclonev_lcell_comb \timer|Add0~89 (
// Equation(s):
// \timer|Add0~89_sumout  = SUM(( \timer|lim [22] ) + ( VCC ) + ( \timer|Add0~110  ))
// \timer|Add0~90  = CARRY(( \timer|lim [22] ) + ( VCC ) + ( \timer|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~89_sumout ),
	.cout(\timer|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~89 .extended_lut = "off";
defparam \timer|Add0~89 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N9
cyclonev_lcell_comb \timer|Add0~93 (
// Equation(s):
// \timer|Add0~93_sumout  = SUM(( \timer|lim [23] ) + ( VCC ) + ( \timer|Add0~90  ))
// \timer|Add0~94  = CARRY(( \timer|lim [23] ) + ( VCC ) + ( \timer|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~93_sumout ),
	.cout(\timer|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~93 .extended_lut = "off";
defparam \timer|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N12
cyclonev_lcell_comb \timer|Add0~5 (
// Equation(s):
// \timer|Add0~5_sumout  = SUM(( \timer|lim [24] ) + ( VCC ) + ( \timer|Add0~94  ))
// \timer|Add0~6  = CARRY(( \timer|lim [24] ) + ( VCC ) + ( \timer|Add0~94  ))

	.dataa(gnd),
	.datab(!\timer|lim [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~5_sumout ),
	.cout(\timer|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~5 .extended_lut = "off";
defparam \timer|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \timer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N15
cyclonev_lcell_comb \timer|Add0~49 (
// Equation(s):
// \timer|Add0~49_sumout  = SUM(( \timer|lim [25] ) + ( VCC ) + ( \timer|Add0~6  ))
// \timer|Add0~50  = CARRY(( \timer|lim [25] ) + ( VCC ) + ( \timer|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~49_sumout ),
	.cout(\timer|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~49 .extended_lut = "off";
defparam \timer|Add0~49 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N18
cyclonev_lcell_comb \timer|Add0~53 (
// Equation(s):
// \timer|Add0~53_sumout  = SUM(( \timer|lim [26] ) + ( VCC ) + ( \timer|Add0~50  ))
// \timer|Add0~54  = CARRY(( \timer|lim [26] ) + ( VCC ) + ( \timer|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|lim [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~53_sumout ),
	.cout(\timer|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~53 .extended_lut = "off";
defparam \timer|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N21
cyclonev_lcell_comb \timer|Add0~57 (
// Equation(s):
// \timer|Add0~57_sumout  = SUM(( \timer|lim [27] ) + ( VCC ) + ( \timer|Add0~54  ))
// \timer|Add0~58  = CARRY(( \timer|lim [27] ) + ( VCC ) + ( \timer|Add0~54  ))

	.dataa(!\timer|lim [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~57_sumout ),
	.cout(\timer|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~57 .extended_lut = "off";
defparam \timer|Add0~57 .lut_mask = 64'h0000000000005555;
defparam \timer|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N24
cyclonev_lcell_comb \timer|Add0~69 (
// Equation(s):
// \timer|Add0~69_sumout  = SUM(( \timer|lim [28] ) + ( VCC ) + ( \timer|Add0~58  ))
// \timer|Add0~70  = CARRY(( \timer|lim [28] ) + ( VCC ) + ( \timer|Add0~58  ))

	.dataa(gnd),
	.datab(!\timer|lim [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~69_sumout ),
	.cout(\timer|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~69 .extended_lut = "off";
defparam \timer|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \timer|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N27
cyclonev_lcell_comb \timer|Add0~61 (
// Equation(s):
// \timer|Add0~61_sumout  = SUM(( \timer|lim [29] ) + ( VCC ) + ( \timer|Add0~70  ))
// \timer|Add0~62  = CARRY(( \timer|lim [29] ) + ( VCC ) + ( \timer|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|lim [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~61_sumout ),
	.cout(\timer|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~61 .extended_lut = "off";
defparam \timer|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \timer|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N30
cyclonev_lcell_comb \timer|Add0~9 (
// Equation(s):
// \timer|Add0~9_sumout  = SUM(( \timer|lim [30] ) + ( VCC ) + ( \timer|Add0~62  ))
// \timer|Add0~10  = CARRY(( \timer|lim [30] ) + ( VCC ) + ( \timer|Add0~62  ))

	.dataa(gnd),
	.datab(!\timer|lim [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~9_sumout ),
	.cout(\timer|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~9 .extended_lut = "off";
defparam \timer|Add0~9 .lut_mask = 64'h0000000000003333;
defparam \timer|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N33
cyclonev_lcell_comb \timer|Add0~1 (
// Equation(s):
// \timer|Add0~1_sumout  = SUM(( \timer|lim [31] ) + ( VCC ) + ( \timer|Add0~10  ))

	.dataa(!\timer|lim [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~1 .extended_lut = "off";
defparam \timer|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \timer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N32
dffeas \timer|cnt[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~65_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[7] .is_wysiwyg = "true";
defparam \timer|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N18
cyclonev_lcell_comb \timer|atLim~8 (
// Equation(s):
// \timer|atLim~8_combout  = ( \timer|Add0~81_sumout  & ( (\timer|cnt[6]~DUPLICATE_q  & (!\timer|cnt [7] $ (\timer|Add0~85_sumout ))) ) ) # ( !\timer|Add0~81_sumout  & ( (!\timer|cnt[6]~DUPLICATE_q  & (!\timer|cnt [7] $ (\timer|Add0~85_sumout ))) ) )

	.dataa(gnd),
	.datab(!\timer|cnt [7]),
	.datac(!\timer|cnt[6]~DUPLICATE_q ),
	.datad(!\timer|Add0~85_sumout ),
	.datae(gnd),
	.dataf(!\timer|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~8 .extended_lut = "off";
defparam \timer|atLim~8 .lut_mask = 64'hC030C0300C030C03;
defparam \timer|atLim~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N12
cyclonev_lcell_comb \timer|atLim~9 (
// Equation(s):
// \timer|atLim~9_combout  = ( \timer|Add0~77_sumout  & ( (\timer|cnt [18] & (\timer|atLim~8_combout  & (!\timer|Add0~73_sumout  $ (\timer|cnt [8])))) ) ) # ( !\timer|Add0~77_sumout  & ( (!\timer|cnt [18] & (\timer|atLim~8_combout  & (!\timer|Add0~73_sumout  
// $ (\timer|cnt [8])))) ) )

	.dataa(!\timer|cnt [18]),
	.datab(!\timer|Add0~73_sumout ),
	.datac(!\timer|atLim~8_combout ),
	.datad(!\timer|cnt [8]),
	.datae(gnd),
	.dataf(!\timer|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~9 .extended_lut = "off";
defparam \timer|atLim~9 .lut_mask = 64'h0802080204010401;
defparam \timer|atLim~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N24
cyclonev_lcell_comb \timer|atLim~10 (
// Equation(s):
// \timer|atLim~10_combout  = ( \timer|atLim~9_combout  & ( (!\timer|Add0~69_sumout  & (!\timer|cnt [28] & (!\timer|cnt [19] $ (\timer|Add0~65_sumout )))) # (\timer|Add0~69_sumout  & (\timer|cnt [28] & (!\timer|cnt [19] $ (\timer|Add0~65_sumout )))) ) )

	.dataa(!\timer|Add0~69_sumout ),
	.datab(!\timer|cnt [19]),
	.datac(!\timer|cnt [28]),
	.datad(!\timer|Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\timer|atLim~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~10 .extended_lut = "off";
defparam \timer|atLim~10 .lut_mask = 64'h0000000084218421;
defparam \timer|atLim~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N44
dffeas \timer|cnt[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~121_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[27] .is_wysiwyg = "true";
defparam \timer|cnt[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N0
cyclonev_lcell_comb \timer|atLim~12 (
// Equation(s):
// \timer|atLim~12_combout  = ( \timer|cnt [0] & ( (\timer|Add0~121_sumout  & (!\timer|cnt [1] $ (\timer|Add0~125_sumout ))) ) ) # ( !\timer|cnt [0] & ( (!\timer|Add0~121_sumout  & (!\timer|cnt [1] $ (\timer|Add0~125_sumout ))) ) )

	.dataa(!\timer|Add0~121_sumout ),
	.datab(gnd),
	.datac(!\timer|cnt [1]),
	.datad(!\timer|Add0~125_sumout ),
	.datae(gnd),
	.dataf(!\timer|cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~12 .extended_lut = "off";
defparam \timer|atLim~12 .lut_mask = 64'hA00AA00A50055005;
defparam \timer|atLim~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N18
cyclonev_lcell_comb \timer|atLim~13 (
// Equation(s):
// \timer|atLim~13_combout  = ( \timer|Add0~117_sumout  & ( (\timer|atLim~12_combout  & (\timer|cnt [11] & (!\timer|Add0~113_sumout  $ (\timer|cnt [2])))) ) ) # ( !\timer|Add0~117_sumout  & ( (\timer|atLim~12_combout  & (!\timer|cnt [11] & 
// (!\timer|Add0~113_sumout  $ (\timer|cnt [2])))) ) )

	.dataa(!\timer|atLim~12_combout ),
	.datab(!\timer|Add0~113_sumout ),
	.datac(!\timer|cnt [11]),
	.datad(!\timer|cnt [2]),
	.datae(gnd),
	.dataf(!\timer|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~13 .extended_lut = "off";
defparam \timer|atLim~13 .lut_mask = 64'h4010401004010401;
defparam \timer|atLim~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N54
cyclonev_lcell_comb \timer|atLim~14 (
// Equation(s):
// \timer|atLim~14_combout  = ( \timer|Add0~105_sumout  & ( \timer|atLim~13_combout  & ( (\timer|cnt [12] & (!\timer|Add0~109_sumout  $ (\timer|cnt[21]~DUPLICATE_q ))) ) ) ) # ( !\timer|Add0~105_sumout  & ( \timer|atLim~13_combout  & ( (!\timer|cnt [12] & 
// (!\timer|Add0~109_sumout  $ (\timer|cnt[21]~DUPLICATE_q ))) ) ) )

	.dataa(!\timer|cnt [12]),
	.datab(!\timer|Add0~109_sumout ),
	.datac(!\timer|cnt[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\timer|Add0~105_sumout ),
	.dataf(!\timer|atLim~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~14 .extended_lut = "off";
defparam \timer|atLim~14 .lut_mask = 64'h0000000082824141;
defparam \timer|atLim~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N51
cyclonev_lcell_comb \timer|Add1~97 (
// Equation(s):
// \timer|Add1~97_sumout  = SUM(( \timer|cnt[17]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~94  ))
// \timer|Add1~98  = CARRY(( \timer|cnt[17]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~97_sumout ),
	.cout(\timer|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~97 .extended_lut = "off";
defparam \timer|Add1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N44
dffeas \timer|cnt[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[17] .is_wysiwyg = "true";
defparam \timer|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N42
cyclonev_lcell_comb \timer|cnt~33 (
// Equation(s):
// \timer|cnt~33_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [17])))) # (\timer|cnt~0_combout  & (!\timer|atLim~combout  & (\timer|Add1~97_sumout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[17]~84_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|atLim~combout ),
	.datac(!\dbus[17]~84_combout ),
	.datad(!\timer|Add1~97_sumout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [17]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~33 .extended_lut = "on";
defparam \timer|cnt~33 .lut_mask = 64'h00040F0F50540F0F;
defparam \timer|cnt~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N43
dffeas \timer|cnt[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[17]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|cnt[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N48
cyclonev_lcell_comb \timer|atLim~11 (
// Equation(s):
// \timer|atLim~11_combout  = ( \timer|Add0~97_sumout  & ( \timer|Add0~101_sumout  & ( (\timer|cnt [16] & \timer|cnt[17]~DUPLICATE_q ) ) ) ) # ( !\timer|Add0~97_sumout  & ( \timer|Add0~101_sumout  & ( (!\timer|cnt [16] & \timer|cnt[17]~DUPLICATE_q ) ) ) ) # 
// ( \timer|Add0~97_sumout  & ( !\timer|Add0~101_sumout  & ( (\timer|cnt [16] & !\timer|cnt[17]~DUPLICATE_q ) ) ) ) # ( !\timer|Add0~97_sumout  & ( !\timer|Add0~101_sumout  & ( (!\timer|cnt [16] & !\timer|cnt[17]~DUPLICATE_q ) ) ) )

	.dataa(!\timer|cnt [16]),
	.datab(gnd),
	.datac(!\timer|cnt[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\timer|Add0~97_sumout ),
	.dataf(!\timer|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~11 .extended_lut = "off";
defparam \timer|atLim~11 .lut_mask = 64'hA0A050500A0A0505;
defparam \timer|atLim~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N54
cyclonev_lcell_comb \timer|atLim~15 (
// Equation(s):
// \timer|atLim~15_combout  = ( \timer|atLim~11_combout  & ( \timer|Add0~93_sumout  & ( (\timer|atLim~14_combout  & (\timer|cnt[23]~DUPLICATE_q  & (!\timer|cnt [22] $ (\timer|Add0~89_sumout )))) ) ) ) # ( \timer|atLim~11_combout  & ( !\timer|Add0~93_sumout  
// & ( (\timer|atLim~14_combout  & (!\timer|cnt[23]~DUPLICATE_q  & (!\timer|cnt [22] $ (\timer|Add0~89_sumout )))) ) ) )

	.dataa(!\timer|cnt [22]),
	.datab(!\timer|Add0~89_sumout ),
	.datac(!\timer|atLim~14_combout ),
	.datad(!\timer|cnt[23]~DUPLICATE_q ),
	.datae(!\timer|atLim~11_combout ),
	.dataf(!\timer|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~15 .extended_lut = "off";
defparam \timer|atLim~15 .lut_mask = 64'h0000090000000009;
defparam \timer|atLim~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N48
cyclonev_lcell_comb \timer|atLim~16 (
// Equation(s):
// \timer|atLim~16_combout  = ( \timer|Add0~61_sumout  & ( \timer|atLim~15_combout  & ( (\timer|cnt [29] & (\timer|atLim~10_combout  & (!\timer|Add0~57_sumout  $ (\timer|cnt [27])))) ) ) ) # ( !\timer|Add0~61_sumout  & ( \timer|atLim~15_combout  & ( 
// (!\timer|cnt [29] & (\timer|atLim~10_combout  & (!\timer|Add0~57_sumout  $ (\timer|cnt [27])))) ) ) )

	.dataa(!\timer|cnt [29]),
	.datab(!\timer|atLim~10_combout ),
	.datac(!\timer|Add0~57_sumout ),
	.datad(!\timer|cnt [27]),
	.datae(!\timer|Add0~61_sumout ),
	.dataf(!\timer|atLim~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~16 .extended_lut = "off";
defparam \timer|atLim~16 .lut_mask = 64'h0000000020021001;
defparam \timer|atLim~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N12
cyclonev_lcell_comb \timer|atLim~7 (
// Equation(s):
// \timer|atLim~7_combout  = ( \timer|Add0~53_sumout  & ( (\timer|cnt[26]~DUPLICATE_q  & (!\timer|cnt [25] $ (\timer|Add0~49_sumout ))) ) ) # ( !\timer|Add0~53_sumout  & ( (!\timer|cnt[26]~DUPLICATE_q  & (!\timer|cnt [25] $ (\timer|Add0~49_sumout ))) ) )

	.dataa(!\timer|cnt[26]~DUPLICATE_q ),
	.datab(!\timer|cnt [25]),
	.datac(!\timer|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timer|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~7 .extended_lut = "off";
defparam \timer|atLim~7 .lut_mask = 64'h8282828241414141;
defparam \timer|atLim~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N3
cyclonev_lcell_comb \timer|atLim~0 (
// Equation(s):
// \timer|atLim~0_combout  = ( \timer|Add0~21_sumout  & ( \timer|Add0~17_sumout  & ( (\timer|cnt [13] & \timer|cnt [14]) ) ) ) # ( !\timer|Add0~21_sumout  & ( \timer|Add0~17_sumout  & ( (\timer|cnt [13] & !\timer|cnt [14]) ) ) ) # ( \timer|Add0~21_sumout  & 
// ( !\timer|Add0~17_sumout  & ( (!\timer|cnt [13] & \timer|cnt [14]) ) ) ) # ( !\timer|Add0~21_sumout  & ( !\timer|Add0~17_sumout  & ( (!\timer|cnt [13] & !\timer|cnt [14]) ) ) )

	.dataa(gnd),
	.datab(!\timer|cnt [13]),
	.datac(!\timer|cnt [14]),
	.datad(gnd),
	.datae(!\timer|Add0~21_sumout ),
	.dataf(!\timer|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~0 .extended_lut = "off";
defparam \timer|atLim~0 .lut_mask = 64'hC0C00C0C30300303;
defparam \timer|atLim~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N48
cyclonev_lcell_comb \timer|Equal4~3 (
// Equation(s):
// \timer|Equal4~3_combout  = ( \timer|lim [22] ) # ( !\timer|lim [22] & ( ((\timer|lim [21]) # (\timer|lim [20])) # (\timer|lim [23]) ) )

	.dataa(gnd),
	.datab(!\timer|lim [23]),
	.datac(!\timer|lim [20]),
	.datad(!\timer|lim [21]),
	.datae(gnd),
	.dataf(!\timer|lim [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~3 .extended_lut = "off";
defparam \timer|Equal4~3 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \timer|Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N36
cyclonev_lcell_comb \timer|Equal4~4 (
// Equation(s):
// \timer|Equal4~4_combout  = ( \timer|Equal4~3_combout  ) # ( !\timer|Equal4~3_combout  & ( (((\timer|lim [29]) # (\timer|lim [26])) # (\timer|lim [28])) # (\timer|lim [27]) ) )

	.dataa(!\timer|lim [27]),
	.datab(!\timer|lim [28]),
	.datac(!\timer|lim [26]),
	.datad(!\timer|lim [29]),
	.datae(gnd),
	.dataf(!\timer|Equal4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~4 .extended_lut = "off";
defparam \timer|Equal4~4 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \timer|Equal4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N42
cyclonev_lcell_comb \timer|Equal4~5 (
// Equation(s):
// \timer|Equal4~5_combout  = ( !\timer|lim [24] & ( (!\timer|lim [31] & (!\timer|lim [30] & (!\timer|lim [25] & !\timer|Equal4~4_combout ))) ) )

	.dataa(!\timer|lim [31]),
	.datab(!\timer|lim [30]),
	.datac(!\timer|lim [25]),
	.datad(!\timer|Equal4~4_combout ),
	.datae(gnd),
	.dataf(!\timer|lim [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~5 .extended_lut = "off";
defparam \timer|Equal4~5 .lut_mask = 64'h8000800000000000;
defparam \timer|Equal4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N54
cyclonev_lcell_comb \timer|Equal4~6 (
// Equation(s):
// \timer|Equal4~6_combout  = ( \timer|lim [15] ) # ( !\timer|lim [15] & ( ((\timer|lim [17]) # (\timer|lim [16])) # (\timer|lim [14]) ) )

	.dataa(gnd),
	.datab(!\timer|lim [14]),
	.datac(!\timer|lim [16]),
	.datad(!\timer|lim [17]),
	.datae(gnd),
	.dataf(!\timer|lim [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~6 .extended_lut = "off";
defparam \timer|Equal4~6 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \timer|Equal4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N0
cyclonev_lcell_comb \timer|Equal4~7 (
// Equation(s):
// \timer|Equal4~7_combout  = ( !\timer|lim [19] & ( (!\timer|lim [1] & (!\timer|lim [18] & (!\timer|lim [0] & !\timer|Equal4~6_combout ))) ) )

	.dataa(!\timer|lim [1]),
	.datab(!\timer|lim [18]),
	.datac(!\timer|lim [0]),
	.datad(!\timer|Equal4~6_combout ),
	.datae(gnd),
	.dataf(!\timer|lim [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~7 .extended_lut = "off";
defparam \timer|Equal4~7 .lut_mask = 64'h8000800000000000;
defparam \timer|Equal4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N18
cyclonev_lcell_comb \timer|Equal4~0 (
// Equation(s):
// \timer|Equal4~0_combout  = ( \timer|lim [9] ) # ( !\timer|lim [9] & ( ((\timer|lim [8]) # (\timer|lim [10])) # (\timer|lim [11]) ) )

	.dataa(gnd),
	.datab(!\timer|lim [11]),
	.datac(!\timer|lim [10]),
	.datad(!\timer|lim [8]),
	.datae(gnd),
	.dataf(!\timer|lim [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~0 .extended_lut = "off";
defparam \timer|Equal4~0 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \timer|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N42
cyclonev_lcell_comb \timer|Equal4~1 (
// Equation(s):
// \timer|Equal4~1_combout  = ( \timer|lim [4] ) # ( !\timer|lim [4] & ( ((\timer|lim [2]) # (\timer|lim [3])) # (\timer|lim [5]) ) )

	.dataa(!\timer|lim [5]),
	.datab(gnd),
	.datac(!\timer|lim [3]),
	.datad(!\timer|lim [2]),
	.datae(gnd),
	.dataf(!\timer|lim [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~1 .extended_lut = "off";
defparam \timer|Equal4~1 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \timer|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N12
cyclonev_lcell_comb \timer|Equal4~2 (
// Equation(s):
// \timer|Equal4~2_combout  = ( !\timer|lim [12] & ( !\timer|lim [13] & ( (!\timer|Equal4~0_combout  & (!\timer|Equal4~1_combout  & (!\timer|lim [7] & !\timer|lim [6]))) ) ) )

	.dataa(!\timer|Equal4~0_combout ),
	.datab(!\timer|Equal4~1_combout ),
	.datac(!\timer|lim [7]),
	.datad(!\timer|lim [6]),
	.datae(!\timer|lim [12]),
	.dataf(!\timer|lim [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Equal4~2 .extended_lut = "off";
defparam \timer|Equal4~2 .lut_mask = 64'h8000000000000000;
defparam \timer|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N6
cyclonev_lcell_comb \timer|atLim~1 (
// Equation(s):
// \timer|atLim~1_combout  = ( \timer|cnt [9] & ( \timer|Add0~29_sumout  & ( (!\timer|Equal4~5_combout ) # ((!\timer|Equal4~7_combout ) # (!\timer|Equal4~2_combout )) ) ) ) # ( !\timer|cnt [9] & ( !\timer|Add0~29_sumout  & ( (!\timer|Equal4~5_combout ) # 
// ((!\timer|Equal4~7_combout ) # (!\timer|Equal4~2_combout )) ) ) )

	.dataa(!\timer|Equal4~5_combout ),
	.datab(!\timer|Equal4~7_combout ),
	.datac(!\timer|Equal4~2_combout ),
	.datad(gnd),
	.datae(!\timer|cnt [9]),
	.dataf(!\timer|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~1 .extended_lut = "off";
defparam \timer|atLim~1 .lut_mask = 64'hFEFE00000000FEFE;
defparam \timer|atLim~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N51
cyclonev_lcell_comb \timer|atLim~2 (
// Equation(s):
// \timer|atLim~2_combout  = ( \timer|Add0~41_sumout  & ( \timer|Add0~45_sumout  & ( (\timer|cnt [4] & \timer|cnt[3]~DUPLICATE_q ) ) ) ) # ( !\timer|Add0~41_sumout  & ( \timer|Add0~45_sumout  & ( (\timer|cnt [4] & !\timer|cnt[3]~DUPLICATE_q ) ) ) ) # ( 
// \timer|Add0~41_sumout  & ( !\timer|Add0~45_sumout  & ( (!\timer|cnt [4] & \timer|cnt[3]~DUPLICATE_q ) ) ) ) # ( !\timer|Add0~41_sumout  & ( !\timer|Add0~45_sumout  & ( (!\timer|cnt [4] & !\timer|cnt[3]~DUPLICATE_q ) ) ) )

	.dataa(!\timer|cnt [4]),
	.datab(gnd),
	.datac(!\timer|cnt[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\timer|Add0~41_sumout ),
	.dataf(!\timer|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~2 .extended_lut = "off";
defparam \timer|atLim~2 .lut_mask = 64'hA0A00A0A50500505;
defparam \timer|atLim~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N24
cyclonev_lcell_comb \timer|atLim~3 (
// Equation(s):
// \timer|atLim~3_combout  = ( \timer|Add0~37_sumout  & ( \timer|atLim~2_combout  & ( (\timer|cnt [10] & (!\timer|Add0~33_sumout  $ (\timer|cnt [5]))) ) ) ) # ( !\timer|Add0~37_sumout  & ( \timer|atLim~2_combout  & ( (!\timer|cnt [10] & 
// (!\timer|Add0~33_sumout  $ (\timer|cnt [5]))) ) ) )

	.dataa(!\timer|Add0~33_sumout ),
	.datab(!\timer|cnt [10]),
	.datac(!\timer|cnt [5]),
	.datad(gnd),
	.datae(!\timer|Add0~37_sumout ),
	.dataf(!\timer|atLim~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~3 .extended_lut = "off";
defparam \timer|atLim~3 .lut_mask = 64'h0000000084842121;
defparam \timer|atLim~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N12
cyclonev_lcell_comb \timer|atLim~4 (
// Equation(s):
// \timer|atLim~4_combout  = ( \timer|atLim~3_combout  & ( \timer|Add0~25_sumout  & ( (\timer|cnt [15] & \timer|atLim~1_combout ) ) ) ) # ( \timer|atLim~3_combout  & ( !\timer|Add0~25_sumout  & ( (!\timer|cnt [15] & \timer|atLim~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\timer|cnt [15]),
	.datac(gnd),
	.datad(!\timer|atLim~1_combout ),
	.datae(!\timer|atLim~3_combout ),
	.dataf(!\timer|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~4 .extended_lut = "off";
defparam \timer|atLim~4 .lut_mask = 64'h000000CC00000033;
defparam \timer|atLim~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N51
cyclonev_lcell_comb \timer|atLim~5 (
// Equation(s):
// \timer|atLim~5_combout  = ( \timer|atLim~4_combout  & ( (\timer|atLim~0_combout  & (!\timer|cnt [20] $ (\timer|Add0~13_sumout ))) ) )

	.dataa(!\timer|cnt [20]),
	.datab(gnd),
	.datac(!\timer|atLim~0_combout ),
	.datad(!\timer|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\timer|atLim~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~5 .extended_lut = "off";
defparam \timer|atLim~5 .lut_mask = 64'h000000000A050A05;
defparam \timer|atLim~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N12
cyclonev_lcell_comb \timer|atLim~6 (
// Equation(s):
// \timer|atLim~6_combout  = ( \timer|atLim~5_combout  & ( (!\timer|cnt [24] & (!\timer|Add0~5_sumout  & (!\timer|Add0~9_sumout  $ (\timer|cnt [30])))) # (\timer|cnt [24] & (\timer|Add0~5_sumout  & (!\timer|Add0~9_sumout  $ (\timer|cnt [30])))) ) )

	.dataa(!\timer|cnt [24]),
	.datab(!\timer|Add0~9_sumout ),
	.datac(!\timer|cnt [30]),
	.datad(!\timer|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\timer|atLim~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim~6 .extended_lut = "off";
defparam \timer|atLim~6 .lut_mask = 64'h0000000082418241;
defparam \timer|atLim~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N54
cyclonev_lcell_comb \timer|atLim (
// Equation(s):
// \timer|atLim~combout  = ( \timer|atLim~7_combout  & ( \timer|atLim~6_combout  & ( (\timer|atLim~16_combout  & (!\timer|Add0~1_sumout  $ (\timer|cnt [31]))) ) ) )

	.dataa(!\timer|Add0~1_sumout ),
	.datab(!\timer|cnt [31]),
	.datac(!\timer|atLim~16_combout ),
	.datad(gnd),
	.datae(!\timer|atLim~7_combout ),
	.dataf(!\timer|atLim~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|atLim~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|atLim .extended_lut = "off";
defparam \timer|atLim .lut_mask = 64'h0000000000000909;
defparam \timer|atLim .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N54
cyclonev_lcell_comb \timer|Add1~41 (
// Equation(s):
// \timer|Add1~41_sumout  = SUM(( \timer|cnt [18] ) + ( GND ) + ( \timer|Add1~98  ))
// \timer|Add1~42  = CARRY(( \timer|cnt [18] ) + ( GND ) + ( \timer|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~41_sumout ),
	.cout(\timer|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~41 .extended_lut = "off";
defparam \timer|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N36
cyclonev_lcell_comb \timer|cnt~89 (
// Equation(s):
// \timer|cnt~89_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [18])))) # (\timer|cnt~0_combout  & (!\timer|atLim~combout  & (\timer|Add1~41_sumout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[18]~38_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|atLim~combout ),
	.datac(!\dbus[18]~38_combout ),
	.datad(!\timer|Add1~41_sumout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [18]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~89 .extended_lut = "on";
defparam \timer|cnt~89 .lut_mask = 64'h00040F0F50540F0F;
defparam \timer|cnt~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N37
dffeas \timer|cnt[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~89_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[18] .is_wysiwyg = "true";
defparam \timer|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N57
cyclonev_lcell_comb \timer|Add1~45 (
// Equation(s):
// \timer|Add1~45_sumout  = SUM(( \timer|cnt [19] ) + ( GND ) + ( \timer|Add1~42  ))
// \timer|Add1~46  = CARRY(( \timer|cnt [19] ) + ( GND ) + ( \timer|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|cnt [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~45_sumout ),
	.cout(\timer|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~45 .extended_lut = "off";
defparam \timer|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N0
cyclonev_lcell_comb \timer|cnt~85 (
// Equation(s):
// \timer|cnt~85_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [19])))) # (\timer|cnt~0_combout  & (\timer|Add1~45_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[19]~41_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|Add1~45_sumout ),
	.datac(!\dbus[19]~41_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [19]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~85 .extended_lut = "on";
defparam \timer|cnt~85 .lut_mask = 64'h01000F0F51500F0F;
defparam \timer|cnt~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \timer|cnt[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~85_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[19] .is_wysiwyg = "true";
defparam \timer|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N0
cyclonev_lcell_comb \timer|Add1~33 (
// Equation(s):
// \timer|Add1~33_sumout  = SUM(( \timer|cnt [20] ) + ( GND ) + ( \timer|Add1~46  ))
// \timer|Add1~34  = CARRY(( \timer|cnt [20] ) + ( GND ) + ( \timer|Add1~46  ))

	.dataa(gnd),
	.datab(!\timer|cnt [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add1~33_sumout ),
	.cout(\timer|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add1~33 .extended_lut = "off";
defparam \timer|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N30
cyclonev_lcell_comb \timer|cnt~97 (
// Equation(s):
// \timer|cnt~97_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt [20])))) # (\timer|cnt~0_combout  & (\timer|Add1~33_sumout  & (!\timer|atLim~combout ))))) ) ) # ( \timer|wrCnt~0_combout  & ( 
// (((\dbus[20]~32_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|Add1~33_sumout ),
	.datac(!\dbus[20]~32_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt [20]),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~97 .extended_lut = "on";
defparam \timer|cnt~97 .lut_mask = 64'h01000F0F51500F0F;
defparam \timer|cnt~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \timer|cnt[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~97_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[20] .is_wysiwyg = "true";
defparam \timer|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N42
cyclonev_lcell_comb \timer|cnt~93 (
// Equation(s):
// \timer|cnt~93_combout  = ( !\timer|wrCnt~0_combout  & ( (\timer|lim[0]~1_combout  & ((!\timer|cnt~0_combout  & (((\timer|cnt[21]~DUPLICATE_q )))) # (\timer|cnt~0_combout  & (\timer|Add1~37_sumout  & (!\timer|atLim~combout ))))) ) ) # ( 
// \timer|wrCnt~0_combout  & ( (((\dbus[21]~35_combout ))) ) )

	.dataa(!\timer|lim[0]~1_combout ),
	.datab(!\timer|Add1~37_sumout ),
	.datac(!\dbus[21]~35_combout ),
	.datad(!\timer|atLim~combout ),
	.datae(!\timer|wrCnt~0_combout ),
	.dataf(!\timer|cnt[21]~DUPLICATE_q ),
	.datag(!\timer|cnt~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|cnt~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|cnt~93 .extended_lut = "on";
defparam \timer|cnt~93 .lut_mask = 64'h01000F0F51500F0F;
defparam \timer|cnt~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y15_N44
dffeas \timer|cnt[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|cnt~93_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|cnt[21] .is_wysiwyg = "true";
defparam \timer|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N48
cyclonev_lcell_comb \dbus[21]~34 (
// Equation(s):
// \dbus[21]~34_combout  = ( \timer|lim [21] & ( (\dbus[3]~9_combout  & ((!\dbus[5]~5_combout ) # (\timer|cnt [21]))) ) ) # ( !\timer|lim [21] & ( (\timer|cnt [21] & (\dbus[5]~5_combout  & \dbus[3]~9_combout )) ) )

	.dataa(gnd),
	.datab(!\timer|cnt [21]),
	.datac(!\dbus[5]~5_combout ),
	.datad(!\dbus[3]~9_combout ),
	.datae(gnd),
	.dataf(!\timer|lim [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[21]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[21]~34 .extended_lut = "off";
defparam \dbus[21]~34 .lut_mask = 64'h0003000300F300F3;
defparam \dbus[21]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N46
dffeas \wmemval_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2370_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[21] .is_wysiwyg = "true";
defparam \wmemval_M[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[21]~35_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017804444444444444444440011000000070000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[21]~35_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N30
cyclonev_lcell_comb \dbus[21]~33 (
// Equation(s):
// \dbus[21]~33_combout  = ( !\dbus~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dbus~1_combout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(gnd),
	.datae(!\dbus~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[21]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[21]~33 .extended_lut = "off";
defparam \dbus[21]~33 .lut_mask = 64'h0C0C00003F3F0000;
defparam \dbus[21]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N51
cyclonev_lcell_comb \dbus[21]~35 (
// Equation(s):
// \dbus[21]~35_combout  = ( \dbus[21]~33_combout  ) # ( !\dbus[21]~33_combout  & ( ((\wrmem_M~q  & wmemval_M[21])) # (\dbus[21]~34_combout ) ) )

	.dataa(!\dbus[21]~34_combout ),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(!wmemval_M[21]),
	.datae(gnd),
	.dataf(!\dbus[21]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[21]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[21]~35 .extended_lut = "off";
defparam \dbus[21]~35 .lut_mask = 64'h555F555FFFFFFFFF;
defparam \dbus[21]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N38
dffeas \HexOut[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[21]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[21] .is_wysiwyg = "true";
defparam \HexOut[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N30
cyclonev_lcell_comb \wregval_M[21]~22 (
// Equation(s):
// \wregval_M[21]~22_combout  = (!\wregval_M[25]~1_combout  & (((!\wregval_M[10]~6_combout ) # (!HexOut[21])))) # (\wregval_M[25]~1_combout  & (!\dbus[21]~35_combout  & ((!\wregval_M[10]~6_combout ) # (!HexOut[21]))))

	.dataa(!\wregval_M[25]~1_combout ),
	.datab(!\dbus[21]~35_combout ),
	.datac(!\wregval_M[10]~6_combout ),
	.datad(!HexOut[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[21]~22 .extended_lut = "off";
defparam \wregval_M[21]~22 .lut_mask = 64'hEEE0EEE0EEE0EEE0;
defparam \wregval_M[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N12
cyclonev_lcell_comb \wregval_M[21]~23 (
// Equation(s):
// \wregval_M[21]~23_combout  = ( \selpcplus_M~q  & ( \wregval_M[21]~22_combout  & ( (!\selaluout_M~q  & (!\selmemout_M~q  & ((pcplus_M[21])))) # (\selaluout_M~q  & (((aluout_M[21])))) ) ) ) # ( !\selpcplus_M~q  & ( \wregval_M[21]~22_combout  & ( 
// (aluout_M[21] & \selaluout_M~q ) ) ) ) # ( \selpcplus_M~q  & ( !\wregval_M[21]~22_combout  & ( (!\selaluout_M~q  & (((pcplus_M[21])) # (\selmemout_M~q ))) # (\selaluout_M~q  & (((aluout_M[21])))) ) ) ) # ( !\selpcplus_M~q  & ( !\wregval_M[21]~22_combout  
// & ( (!\selaluout_M~q  & (\selmemout_M~q )) # (\selaluout_M~q  & ((aluout_M[21]))) ) ) )

	.dataa(!\selmemout_M~q ),
	.datab(!aluout_M[21]),
	.datac(!\selaluout_M~q ),
	.datad(!pcplus_M[21]),
	.datae(!\selpcplus_M~q ),
	.dataf(!\wregval_M[21]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[21]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[21]~23 .extended_lut = "off";
defparam \wregval_M[21]~23 .lut_mask = 64'h535353F3030303A3;
defparam \wregval_M[21]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N32
dffeas \regs~181 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~181 .is_wysiwyg = "true";
defparam \regs~181 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N48
cyclonev_lcell_comb \regs~3408 (
// Equation(s):
// \regs~3408_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~21_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~53_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~85_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~117_q )))) ) )

	.dataa(!\regs~53_q ),
	.datab(!\regs~117_q ),
	.datac(!\regs~85_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~21_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3408 .extended_lut = "on";
defparam \regs~3408 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3408 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \regs~2337 (
// Equation(s):
// \regs~2337_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3408_combout ))))) # (\imem~126_combout  & (((!\regs~3408_combout  & ((\regs~149_q ))) # (\regs~3408_combout  & (\regs~181_q ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3408_combout ))))) # (\imem~126_combout  & (((!\regs~3408_combout  & (\regs~213_q )) # (\regs~3408_combout  & ((\regs~245_q )))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~181_q ),
	.datac(!\regs~213_q ),
	.datad(!\regs~245_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3408_combout ),
	.datag(!\regs~149_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2337 .extended_lut = "on";
defparam \regs~2337 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2337 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N0
cyclonev_lcell_comb \regs~3416 (
// Equation(s):
// \regs~3416_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1045_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1077_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1109_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1141_q )))) ) )

	.dataa(!\regs~1077_q ),
	.datab(!\regs~1141_q ),
	.datac(!\regs~1109_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1045_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3416 .extended_lut = "on";
defparam \regs~3416 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3416 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N12
cyclonev_lcell_comb \regs~2345 (
// Equation(s):
// \regs~2345_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3416_combout )))) # (\imem~126_combout  & ((!\regs~3416_combout  & ((\regs~1173_q ))) # (\regs~3416_combout  & (\regs~1205_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3416_combout )))) # (\imem~126_combout  & ((!\regs~3416_combout  & ((\regs~1237_q ))) # (\regs~3416_combout  & (\regs~1269_q ))))) ) )

	.dataa(!\regs~1205_q ),
	.datab(!\regs~1269_q ),
	.datac(!\regs~1237_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3416_combout ),
	.datag(!\regs~1173_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2345 .extended_lut = "on";
defparam \regs~2345 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2345 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \regs~3412 (
// Equation(s):
// \regs~3412_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~533_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~565_q ))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (\regs~597_q  
// & ((!\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout ) # (\regs~629_q ))))) ) )

	.dataa(!\regs~565_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~597_q ),
	.datad(!\regs~629_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~533_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3412 .extended_lut = "on";
defparam \regs~3412 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regs~3412 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N6
cyclonev_lcell_comb \regs~2341 (
// Equation(s):
// \regs~2341_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3412_combout )))) # (\imem~126_combout  & ((!\regs~3412_combout  & ((\regs~661_q ))) # (\regs~3412_combout  & (\regs~693_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3412_combout )))) # (\imem~126_combout  & ((!\regs~3412_combout  & ((\regs~725_q ))) # (\regs~3412_combout  & (\regs~757_q ))))) ) )

	.dataa(!\regs~693_q ),
	.datab(!\regs~757_q ),
	.datac(!\regs~725_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3412_combout ),
	.datag(!\regs~661_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2341 .extended_lut = "on";
defparam \regs~2341 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2341 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N18
cyclonev_lcell_comb \regs~3420 (
// Equation(s):
// \regs~3420_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1557_q ))) # (\imem~153_combout  & (\regs~1589_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1621_q ))) # (\imem~153_combout  & (\regs~1653_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1589_q ),
	.datab(!\regs~1653_q ),
	.datac(!\regs~1621_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1557_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3420 .extended_lut = "on";
defparam \regs~3420 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3420 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \regs~2349 (
// Equation(s):
// \regs~2349_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3420_combout )))) # (\imem~126_combout  & ((!\regs~3420_combout  & ((\regs~1685_q ))) # (\regs~3420_combout  & (\regs~1717_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3420_combout )))) # (\imem~126_combout  & ((!\regs~3420_combout  & ((\regs~1749_q ))) # (\regs~3420_combout  & (\regs~1781_q ))))) ) )

	.dataa(!\regs~1781_q ),
	.datab(!\regs~1717_q ),
	.datac(!\regs~1749_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3420_combout ),
	.datag(!\regs~1685_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2349 .extended_lut = "on";
defparam \regs~2349 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N18
cyclonev_lcell_comb \regs~2353 (
// Equation(s):
// \regs~2353_combout  = ( \imem~51_combout  & ( \regs~2349_combout  & ( (\imem~46_combout ) # (\regs~2345_combout ) ) ) ) # ( !\imem~51_combout  & ( \regs~2349_combout  & ( (!\imem~46_combout  & (\regs~2337_combout )) # (\imem~46_combout  & 
// ((\regs~2341_combout ))) ) ) ) # ( \imem~51_combout  & ( !\regs~2349_combout  & ( (\regs~2345_combout  & !\imem~46_combout ) ) ) ) # ( !\imem~51_combout  & ( !\regs~2349_combout  & ( (!\imem~46_combout  & (\regs~2337_combout )) # (\imem~46_combout  & 
// ((\regs~2341_combout ))) ) ) )

	.dataa(!\regs~2337_combout ),
	.datab(!\regs~2345_combout ),
	.datac(!\imem~46_combout ),
	.datad(!\regs~2341_combout ),
	.datae(!\imem~51_combout ),
	.dataf(!\regs~2349_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2353 .extended_lut = "off";
defparam \regs~2353 .lut_mask = 64'h505F3030505F3F3F;
defparam \regs~2353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N54
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( \regs~2319_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~46  ))
// \Add4~50  = CARRY(( \regs~2319_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~46  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2319_combout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N57
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( \regs~2353_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~50  ))
// \Add4~54  = CARRY(( \regs~2353_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~50  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2353_combout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N51
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( \Add0~45_sumout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add3~22  ))
// \Add3~46  = CARRY(( \Add0~45_sumout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add3~22  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N54
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( \Add0~49_sumout  ) + ( (!\PC[15]~DUPLICATE_q  & (!PC[14] & (!PC[13] & \imem~137_combout ))) ) + ( \Add3~46  ))
// \Add3~50  = CARRY(( \Add0~49_sumout  ) + ( (!\PC[15]~DUPLICATE_q  & (!PC[14] & (!PC[13] & \imem~137_combout ))) ) + ( \Add3~46  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N57
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( \Add0~53_sumout  ) + ( (!\PC[15]~DUPLICATE_q  & (!PC[14] & (!PC[13] & \imem~137_combout ))) ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( \Add0~53_sumout  ) + ( (!\PC[15]~DUPLICATE_q  & (!PC[14] & (!PC[13] & \imem~137_combout ))) ) + ( \Add3~50  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N6
cyclonev_lcell_comb \pcgood_B[21]~15 (
// Equation(s):
// \pcgood_B[21]~15_combout  = ( \Add3~53_sumout  & ( \Selector31~19_combout  & ( ((!\isjump_D~0_combout  & (\Add0~53_sumout )) # (\isjump_D~0_combout  & ((\Add4~53_sumout )))) # (\dobranch_A~0_combout ) ) ) ) # ( !\Add3~53_sumout  & ( \Selector31~19_combout 
//  & ( (!\dobranch_A~0_combout  & ((!\isjump_D~0_combout  & (\Add0~53_sumout )) # (\isjump_D~0_combout  & ((\Add4~53_sumout ))))) ) ) ) # ( \Add3~53_sumout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & (\Add0~53_sumout )) # (\isjump_D~0_combout 
//  & ((\Add4~53_sumout ))) ) ) ) # ( !\Add3~53_sumout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & (\Add0~53_sumout )) # (\isjump_D~0_combout  & ((\Add4~53_sumout ))) ) ) )

	.dataa(!\dobranch_A~0_combout ),
	.datab(!\Add0~53_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add4~53_sumout ),
	.datae(!\Add3~53_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[21]~15 .extended_lut = "off";
defparam \pcgood_B[21]~15 .lut_mask = 64'h303F303F202A757F;
defparam \pcgood_B[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N42
cyclonev_lcell_comb \PC~47 (
// Equation(s):
// \PC~47_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[21]~15_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[21]~15_combout ))) # (\Equal1~17_combout  & 
// (\Add0~53_sumout )))))) ) ) # ( \flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((PC[21])))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~53_sumout ),
	.datac(!PC[21]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[21]~15_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~47 .extended_lut = "on";
defparam \PC~47 .lut_mask = 64'h0505050505110505;
defparam \PC~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N43
dffeas \PC[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N0
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~137_combout ))) ) + ( \Add0~57_sumout  ) + ( \Add3~54  ))
// \Add3~58  = CARRY(( (!PC[13] & (!\PC[15]~DUPLICATE_q  & (!PC[14] & \imem~137_combout ))) ) + ( \Add0~57_sumout  ) + ( \Add3~54  ))

	.dataa(!PC[13]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[14]),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\Add0~57_sumout ),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000FF0000000080;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N0
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~2081_combout  ) + ( \Add4~54  ))
// \Add4~58  = CARRY(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~2081_combout  ) + ( \Add4~54  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\regs~2081_combout ),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N30
cyclonev_lcell_comb \pcgood_B[22]~16 (
// Equation(s):
// \pcgood_B[22]~16_combout  = ( \Add4~57_sumout  & ( \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (((\Add0~57_sumout )) # (\isjump_D~0_combout ))) # (\dobranch_A~0_combout  & (((\Add3~57_sumout )))) ) ) ) # ( !\Add4~57_sumout  & ( 
// \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (!\isjump_D~0_combout  & ((\Add0~57_sumout )))) # (\dobranch_A~0_combout  & (((\Add3~57_sumout )))) ) ) ) # ( \Add4~57_sumout  & ( !\Selector31~19_combout  & ( (\Add0~57_sumout ) # 
// (\isjump_D~0_combout ) ) ) ) # ( !\Add4~57_sumout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & \Add0~57_sumout ) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\Add3~57_sumout ),
	.datac(!\Add0~57_sumout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Add4~57_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[22]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[22]~16 .extended_lut = "off";
defparam \pcgood_B[22]~16 .lut_mask = 64'h0A0A5F5F0A335F33;
defparam \pcgood_B[22]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N42
cyclonev_lcell_comb \PC~35 (
// Equation(s):
// \PC~35_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~17_combout  & (((\pcgood_B[22]~16_combout )))) # (\Equal1~17_combout  & ((!\Equal1~6_combout  & ((\pcgood_B[22]~16_combout ))) # (\Equal1~6_combout  & 
// (\Add0~57_sumout )))))) ) ) # ( \flush_D~q  & ( (((PC[22] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\Add0~57_sumout ),
	.datab(!\Equal1~17_combout ),
	.datac(!PC[22]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~6_combout ),
	.datag(!\pcgood_B[22]~16_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~35 .extended_lut = "on";
defparam \PC~35 .lut_mask = 64'h000F000F001D000F;
defparam \PC~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N43
dffeas \PC[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N3
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~2251_combout  ) + ( \Add4~58  ))
// \Add4~62  = CARRY(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~2251_combout  ) + ( \Add4~58  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\regs~2251_combout ),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \pcgood_B[23]~17 (
// Equation(s):
// \pcgood_B[23]~17_combout  = ( \Selector31~19_combout  & ( \Add4~61_sumout  & ( (!\dobranch_A~0_combout  & (((\isjump_D~0_combout ) # (\Add0~61_sumout )))) # (\dobranch_A~0_combout  & (\Add3~61_sumout )) ) ) ) # ( !\Selector31~19_combout  & ( 
// \Add4~61_sumout  & ( (\isjump_D~0_combout ) # (\Add0~61_sumout ) ) ) ) # ( \Selector31~19_combout  & ( !\Add4~61_sumout  & ( (!\dobranch_A~0_combout  & (((\Add0~61_sumout  & !\isjump_D~0_combout )))) # (\dobranch_A~0_combout  & (\Add3~61_sumout )) ) ) ) # 
// ( !\Selector31~19_combout  & ( !\Add4~61_sumout  & ( (\Add0~61_sumout  & !\isjump_D~0_combout ) ) ) )

	.dataa(!\Add3~61_sumout ),
	.datab(!\Add0~61_sumout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\isjump_D~0_combout ),
	.datae(!\Selector31~19_combout ),
	.dataf(!\Add4~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[23]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[23]~17 .extended_lut = "off";
defparam \pcgood_B[23]~17 .lut_mask = 64'h3300350533FF35F5;
defparam \pcgood_B[23]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N18
cyclonev_lcell_comb \PC~39 (
// Equation(s):
// \PC~39_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[23]~17_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[23]~17_combout ))) # (\Equal1~17_combout  & 
// (\Add0~61_sumout )))))) ) ) # ( \flush_D~q  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[23]))) ) )

	.dataa(!\Add0~61_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[23]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[23]~17_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~39 .extended_lut = "on";
defparam \PC~39 .lut_mask = 64'h0303030303110303;
defparam \PC~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \PC[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N34
dffeas \pcplus_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[23] .is_wysiwyg = "true";
defparam \pcplus_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N15
cyclonev_lcell_comb \aluin2_A[23]~25 (
// Equation(s):
// \aluin2_A[23]~25_combout  = ( \aluin2_A[13]~0_combout  & ( \regs~2268_combout  ) ) # ( !\aluin2_A[13]~0_combout  & ( \regs~2268_combout  & ( !\WideOr2~1_combout  ) ) ) # ( \aluin2_A[13]~0_combout  & ( !\regs~2268_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideOr2~1_combout ),
	.datae(!\aluin2_A[13]~0_combout ),
	.dataf(!\regs~2268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[23]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[23]~25 .extended_lut = "off";
defparam \aluin2_A[23]~25 .lut_mask = 64'h0000FFFFFF00FFFF;
defparam \aluin2_A[23]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N36
cyclonev_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = ( \aluin2_A[23]~25_combout  & ( \Selector35~0_combout  & ( (!\Selector38~0_combout  & (!\regs~2251_combout  $ (\Selector37~0_combout ))) ) ) ) # ( !\aluin2_A[23]~25_combout  & ( \Selector35~0_combout  & ( (!\Selector38~0_combout  & 
// ((!\regs~2251_combout ) # (!\Selector37~0_combout ))) # (\Selector38~0_combout  & (!\regs~2251_combout  & !\Selector37~0_combout )) ) ) ) # ( \aluin2_A[23]~25_combout  & ( !\Selector35~0_combout  & ( !\Selector37~0_combout  $ (((!\Selector38~0_combout  & 
// !\regs~2251_combout ))) ) ) ) # ( !\aluin2_A[23]~25_combout  & ( !\Selector35~0_combout  & ( (\regs~2251_combout  & (!\Selector38~0_combout  $ (!\Selector37~0_combout ))) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\regs~2251_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(gnd),
	.datae(!\aluin2_A[23]~25_combout ),
	.dataf(!\Selector35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~1 .extended_lut = "off";
defparam \Selector8~1 .lut_mask = 64'h12127878E8E88282;
defparam \Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \Add1~45_sumout  & ( (\Selector30~0_combout  & ((!\Selector35~0_combout ) # (\Add2~45_sumout ))) ) ) # ( !\Add1~45_sumout  & ( (\Selector30~0_combout  & (\Add2~45_sumout  & \Selector35~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector30~0_combout ),
	.datac(!\Add2~45_sumout ),
	.datad(!\Selector35~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h0003000333033303;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N45
cyclonev_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = ( \Selector8~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector8~0_combout  & ( (\Selector36~1_combout  & (\Selector8~1_combout  & \Selector33~0_combout )) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(gnd),
	.datac(!\Selector8~1_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~2 .extended_lut = "off";
defparam \Selector8~2 .lut_mask = 64'h0005000500FF00FF;
defparam \Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N46
dffeas \aluout_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[23] .is_wysiwyg = "true";
defparam \aluout_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N14
dffeas \HexOut[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[23]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[23] .is_wysiwyg = "true";
defparam \HexOut[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N54
cyclonev_lcell_comb \wregval_M[23]~16 (
// Equation(s):
// \wregval_M[23]~16_combout  = ( \dbus[23]~26_combout  & ( (!\wregval_M[25]~1_combout  & ((!HexOut[23]) # (!\wregval_M[10]~6_combout ))) ) ) # ( !\dbus[23]~26_combout  & ( (!HexOut[23]) # (!\wregval_M[10]~6_combout ) ) )

	.dataa(gnd),
	.datab(!HexOut[23]),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!\wregval_M[10]~6_combout ),
	.datae(gnd),
	.dataf(!\dbus[23]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[23]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[23]~16 .extended_lut = "off";
defparam \wregval_M[23]~16 .lut_mask = 64'hFFCCFFCCF0C0F0C0;
defparam \wregval_M[23]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N15
cyclonev_lcell_comb \wregval_M[23]~17 (
// Equation(s):
// \wregval_M[23]~17_combout  = ( \wregval_M[23]~16_combout  & ( \selaluout_M~q  & ( aluout_M[23] ) ) ) # ( !\wregval_M[23]~16_combout  & ( \selaluout_M~q  & ( aluout_M[23] ) ) ) # ( \wregval_M[23]~16_combout  & ( !\selaluout_M~q  & ( (\selpcplus_M~q  & 
// (!\selmemout_M~q  & pcplus_M[23])) ) ) ) # ( !\wregval_M[23]~16_combout  & ( !\selaluout_M~q  & ( ((\selpcplus_M~q  & pcplus_M[23])) # (\selmemout_M~q ) ) ) )

	.dataa(!\selpcplus_M~q ),
	.datab(!\selmemout_M~q ),
	.datac(!pcplus_M[23]),
	.datad(!aluout_M[23]),
	.datae(!\wregval_M[23]~16_combout ),
	.dataf(!\selaluout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[23]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[23]~17 .extended_lut = "off";
defparam \wregval_M[23]~17 .lut_mask = 64'h3737040400FF00FF;
defparam \wregval_M[23]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N15
cyclonev_lcell_comb \regs~247feeder (
// Equation(s):
// \regs~247feeder_combout  = ( \wregval_M[23]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~247feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~247feeder .extended_lut = "off";
defparam \regs~247feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~247feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N16
dffeas \regs~247 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~247feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~247 .is_wysiwyg = "true";
defparam \regs~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N22
dffeas \regs~215DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~215DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~215DUPLICATE .is_wysiwyg = "true";
defparam \regs~215DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N56
dffeas \regs~55 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~55 .is_wysiwyg = "true";
defparam \regs~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N18
cyclonev_lcell_comb \regs~3312 (
// Equation(s):
// \regs~3312_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~23_q ))) # (\imem~153_combout  & (\regs~55_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~87_q ))) # (\imem~153_combout  & (\regs~119_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~55_q ),
	.datab(!\regs~119_q ),
	.datac(!\regs~87_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~23_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3312 .extended_lut = "on";
defparam \regs~3312 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N6
cyclonev_lcell_comb \regs~2235 (
// Equation(s):
// \regs~2235_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3312_combout )))) # (\imem~126_combout  & ((!\regs~3312_combout  & ((\regs~151_q ))) # (\regs~3312_combout  & (\regs~183_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3312_combout )))) # (\imem~126_combout  & ((!\regs~3312_combout  & ((\regs~215DUPLICATE_q ))) # (\regs~3312_combout  & (\regs~247_q ))))) ) )

	.dataa(!\regs~247_q ),
	.datab(!\regs~183_q ),
	.datac(!\regs~215DUPLICATE_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3312_combout ),
	.datag(!\regs~151_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2235 .extended_lut = "on";
defparam \regs~2235 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2235 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N53
dffeas \regs~1719 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1719feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1719 .is_wysiwyg = "true";
defparam \regs~1719 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N0
cyclonev_lcell_comb \regs~3324 (
// Equation(s):
// \regs~3324_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1559_q ))) # (\imem~153_combout  & (\regs~1591_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1623_q ))) # (\imem~153_combout  & (\regs~1655_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1655_q ),
	.datab(!\regs~1591_q ),
	.datac(!\regs~1623_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1559_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3324 .extended_lut = "on";
defparam \regs~3324 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N42
cyclonev_lcell_comb \regs~2247 (
// Equation(s):
// \regs~2247_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3324_combout )))) # (\imem~126_combout  & ((!\regs~3324_combout  & ((\regs~1687_q ))) # (\regs~3324_combout  & (\regs~1719_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3324_combout )))) # (\imem~126_combout  & ((!\regs~3324_combout  & ((\regs~1751_q ))) # (\regs~3324_combout  & (\regs~1783_q ))))) ) )

	.dataa(!\regs~1719_q ),
	.datab(!\regs~1783_q ),
	.datac(!\regs~1751_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3324_combout ),
	.datag(!\regs~1687_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2247 .extended_lut = "on";
defparam \regs~2247 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2247 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N26
dffeas \regs~1271 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1271 .is_wysiwyg = "true";
defparam \regs~1271 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N49
dffeas \regs~1143DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1143DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1143DUPLICATE .is_wysiwyg = "true";
defparam \regs~1143DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \regs~3320 (
// Equation(s):
// \regs~3320_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~1047_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1079_q ))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & 
// (\regs~1111_q  & ((!\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout ) # (\regs~1143DUPLICATE_q ))))) ) )

	.dataa(!\regs~1079_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~1111_q ),
	.datad(!\regs~1143DUPLICATE_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1047_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3320 .extended_lut = "on";
defparam \regs~3320 .lut_mask = 64'h1D1D0C3F33333333;
defparam \regs~3320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \regs~2243 (
// Equation(s):
// \regs~2243_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3320_combout )))) # (\imem~126_combout  & ((!\regs~3320_combout  & ((\regs~1175_q ))) # (\regs~3320_combout  & (\regs~1207_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3320_combout )))) # (\imem~126_combout  & ((!\regs~3320_combout  & ((\regs~1239_q ))) # (\regs~3320_combout  & (\regs~1271_q ))))) ) )

	.dataa(!\regs~1271_q ),
	.datab(!\regs~1207_q ),
	.datac(!\regs~1239_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3320_combout ),
	.datag(!\regs~1175_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2243 .extended_lut = "on";
defparam \regs~2243 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2243 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N4
dffeas \regs~599DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~599feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~599DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~599DUPLICATE .is_wysiwyg = "true";
defparam \regs~599DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N49
dffeas \regs~631DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~631feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~631DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~631DUPLICATE .is_wysiwyg = "true";
defparam \regs~631DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N28
dffeas \regs~535DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~535feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~535DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~535DUPLICATE .is_wysiwyg = "true";
defparam \regs~535DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N30
cyclonev_lcell_comb \regs~3316 (
// Equation(s):
// \regs~3316_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & (((!\imem~153_combout  & ((\regs~535DUPLICATE_q ))) # (\imem~153_combout  & (\regs~567_q ))))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & (((!\imem~153_combout  & (\regs~599DUPLICATE_q )) # (\imem~153_combout  & ((\regs~631DUPLICATE_q )))))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~567_q ),
	.datac(!\regs~599DUPLICATE_q ),
	.datad(!\regs~631DUPLICATE_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~535DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3316 .extended_lut = "on";
defparam \regs~3316 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N42
cyclonev_lcell_comb \regs~2239 (
// Equation(s):
// \regs~2239_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3316_combout ))))) # (\imem~126_combout  & (((!\regs~3316_combout  & (\regs~663_q )) # (\regs~3316_combout  & ((\regs~695_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3316_combout ))))) # (\imem~126_combout  & (((!\regs~3316_combout  & ((\regs~727_q ))) # (\regs~3316_combout  & (\regs~759_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~759_q ),
	.datac(!\regs~727_q ),
	.datad(!\regs~695_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3316_combout ),
	.datag(!\regs~663_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2239 .extended_lut = "on";
defparam \regs~2239 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N30
cyclonev_lcell_comb \regs~2251 (
// Equation(s):
// \regs~2251_combout  = ( \imem~51_combout  & ( \regs~2239_combout  & ( (!\imem~46_combout  & ((\regs~2243_combout ))) # (\imem~46_combout  & (\regs~2247_combout )) ) ) ) # ( !\imem~51_combout  & ( \regs~2239_combout  & ( (\imem~46_combout ) # 
// (\regs~2235_combout ) ) ) ) # ( \imem~51_combout  & ( !\regs~2239_combout  & ( (!\imem~46_combout  & ((\regs~2243_combout ))) # (\imem~46_combout  & (\regs~2247_combout )) ) ) ) # ( !\imem~51_combout  & ( !\regs~2239_combout  & ( (\regs~2235_combout  & 
// !\imem~46_combout ) ) ) )

	.dataa(!\regs~2235_combout ),
	.datab(!\regs~2247_combout ),
	.datac(!\imem~46_combout ),
	.datad(!\regs~2243_combout ),
	.datae(!\imem~51_combout ),
	.dataf(!\regs~2239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2251 .extended_lut = "off";
defparam \regs~2251 .lut_mask = 64'h505003F35F5F03F3;
defparam \regs~2251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N12
cyclonev_lcell_comb \pcgood_B[24]~18 (
// Equation(s):
// \pcgood_B[24]~18_combout  = ( \Add3~65_sumout  & ( \Selector31~19_combout  & ( ((!\isjump_D~0_combout  & (\Add0~65_sumout )) # (\isjump_D~0_combout  & ((\Add4~65_sumout )))) # (\dobranch_A~0_combout ) ) ) ) # ( !\Add3~65_sumout  & ( \Selector31~19_combout 
//  & ( (!\dobranch_A~0_combout  & ((!\isjump_D~0_combout  & (\Add0~65_sumout )) # (\isjump_D~0_combout  & ((\Add4~65_sumout ))))) ) ) ) # ( \Add3~65_sumout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & (\Add0~65_sumout )) # (\isjump_D~0_combout 
//  & ((\Add4~65_sumout ))) ) ) ) # ( !\Add3~65_sumout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & (\Add0~65_sumout )) # (\isjump_D~0_combout  & ((\Add4~65_sumout ))) ) ) )

	.dataa(!\Add0~65_sumout ),
	.datab(!\Add4~65_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Add3~65_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[24]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[24]~18 .extended_lut = "off";
defparam \pcgood_B[24]~18 .lut_mask = 64'h53535353530053FF;
defparam \pcgood_B[24]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N6
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[24]~18_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[24]~18_combout ))) # (\Equal1~17_combout  & 
// (\Add0~65_sumout )))))) ) ) # ( \flush_D~q  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[24]))) ) )

	.dataa(!\Add0~65_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[24]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[24]~18_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "on";
defparam \PC~27 .lut_mask = 64'h0303030303110303;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N7
dffeas \PC[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N37
dffeas \pcplus_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[24] .is_wysiwyg = "true";
defparam \pcplus_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \aluout_M[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[24]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N15
cyclonev_lcell_comb \wregval_M[24]~18 (
// Equation(s):
// \wregval_M[24]~18_combout  = ( \wregval_M[0]~9_combout  & ( (!\selaluout_M~q  & (pcplus_M[24])) # (\selaluout_M~q  & ((\aluout_M[24]~DUPLICATE_q ))) ) ) # ( !\wregval_M[0]~9_combout  & ( (\aluout_M[24]~DUPLICATE_q  & \selaluout_M~q ) ) )

	.dataa(gnd),
	.datab(!pcplus_M[24]),
	.datac(!\aluout_M[24]~DUPLICATE_q ),
	.datad(!\selaluout_M~q ),
	.datae(gnd),
	.dataf(!\wregval_M[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[24]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[24]~18 .extended_lut = "off";
defparam \wregval_M[24]~18 .lut_mask = 64'h000F000F330F330F;
defparam \wregval_M[24]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N27
cyclonev_lcell_comb \wregval_M[24]~19 (
// Equation(s):
// \wregval_M[24]~19_combout  = ( \dbus[24]~29_combout  & ( ((\wregval_M[25]~1_combout  & \wregval_M[27]~3_combout )) # (\wregval_M[24]~18_combout ) ) ) # ( !\dbus[24]~29_combout  & ( \wregval_M[24]~18_combout  ) )

	.dataa(!\wregval_M[25]~1_combout ),
	.datab(!\wregval_M[27]~3_combout ),
	.datac(!\wregval_M[24]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[24]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[24]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[24]~19 .extended_lut = "off";
defparam \wregval_M[24]~19 .lut_mask = 64'h0F0F0F0F1F1F1F1F;
defparam \wregval_M[24]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N43
dffeas \regs~1784 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1784 .is_wysiwyg = "true";
defparam \regs~1784 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \regs~3372 (
// Equation(s):
// \regs~3372_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1560_q ))) # (\imem~134_combout  & (\regs~1592_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1624_q ))) # (\imem~134_combout  & (\regs~1656_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1592_q ),
	.datab(!\regs~1656_q ),
	.datac(!\regs~1624_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1560_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3372 .extended_lut = "on";
defparam \regs~3372 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3372 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \regs~2298 (
// Equation(s):
// \regs~2298_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3372_combout )))) # (\imem~123_combout  & ((!\regs~3372_combout  & (\regs~1688_q )) # (\regs~3372_combout  & ((\regs~1720_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3372_combout ))))) # (\imem~123_combout  & (((!\regs~3372_combout  & ((\regs~1752_q ))) # (\regs~3372_combout  & (\regs~1784_q ))))) ) )

	.dataa(!\regs~1784_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1752_q ),
	.datad(!\regs~1720_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3372_combout ),
	.datag(!\regs~1688_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2298 .extended_lut = "on";
defparam \regs~2298 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2298 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N6
cyclonev_lcell_comb \regs~3360 (
// Equation(s):
// \regs~3360_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~24_q ))) # (\imem~134_combout  & (\regs~56_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~88_q ))) # (\imem~134_combout  & (\regs~120_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~120_q ),
	.datab(!\regs~56_q ),
	.datac(!\regs~88_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~24_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3360 .extended_lut = "on";
defparam \regs~3360 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3360 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N0
cyclonev_lcell_comb \regs~2286 (
// Equation(s):
// \regs~2286_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3360_combout )))) # (\imem~123_combout  & ((!\regs~3360_combout  & ((\regs~152_q ))) # (\regs~3360_combout  & (\regs~184_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3360_combout )))) # (\imem~123_combout  & ((!\regs~3360_combout  & ((\regs~216_q ))) # (\regs~3360_combout  & (\regs~248_q ))))) ) )

	.dataa(!\regs~184_q ),
	.datab(!\regs~248_q ),
	.datac(!\regs~216_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3360_combout ),
	.datag(!\regs~152_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2286 .extended_lut = "on";
defparam \regs~2286 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2286 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y4_N26
dffeas \regs~760 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~760 .is_wysiwyg = "true";
defparam \regs~760 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N57
cyclonev_lcell_comb \regs~3364 (
// Equation(s):
// \regs~3364_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~536_q ))) # (\imem~134_combout  & (\regs~568_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~600_q ))) # (\imem~134_combout  & (\regs~632_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~568_q ),
	.datab(!\regs~632_q ),
	.datac(!\regs~600_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~536_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3364 .extended_lut = "on";
defparam \regs~3364 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3364 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y4_N30
cyclonev_lcell_comb \regs~2290 (
// Equation(s):
// \regs~2290_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3364_combout )))) # (\imem~123_combout  & ((!\regs~3364_combout  & ((\regs~664_q ))) # (\regs~3364_combout  & (\regs~696_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3364_combout )))) # (\imem~123_combout  & ((!\regs~3364_combout  & ((\regs~728_q ))) # (\regs~3364_combout  & (\regs~760_q ))))) ) )

	.dataa(!\regs~760_q ),
	.datab(!\regs~696_q ),
	.datac(!\regs~728_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3364_combout ),
	.datag(!\regs~664_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2290 .extended_lut = "on";
defparam \regs~2290 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N30
cyclonev_lcell_comb \regs~3368 (
// Equation(s):
// \regs~3368_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1048_q ))) # (\imem~134_combout  & (\regs~1080_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~1112_q )) # (\imem~134_combout  & ((\regs~1144_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1080_q ),
	.datac(!\regs~1112_q ),
	.datad(!\regs~1144_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1048_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3368 .extended_lut = "on";
defparam \regs~3368 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3368 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \regs~2294 (
// Equation(s):
// \regs~2294_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3368_combout )))) # (\imem~123_combout  & ((!\regs~3368_combout  & (\regs~1176_q )) # (\regs~3368_combout  & ((\regs~1208_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3368_combout ))))) # (\imem~123_combout  & (((!\regs~3368_combout  & ((\regs~1240_q ))) # (\regs~3368_combout  & (\regs~1272_q ))))) ) )

	.dataa(!\regs~1272_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1240_q ),
	.datad(!\regs~1208_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3368_combout ),
	.datag(!\regs~1176_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2294 .extended_lut = "on";
defparam \regs~2294 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \regs~2302 (
// Equation(s):
// \regs~2302_combout  = ( \regs~2290_combout  & ( \regs~2294_combout  & ( (!\imem~12_combout  & (((\imem~6_combout ) # (\regs~2286_combout )))) # (\imem~12_combout  & (((!\imem~6_combout )) # (\regs~2298_combout ))) ) ) ) # ( !\regs~2290_combout  & ( 
// \regs~2294_combout  & ( (!\imem~12_combout  & (((\regs~2286_combout  & !\imem~6_combout )))) # (\imem~12_combout  & (((!\imem~6_combout )) # (\regs~2298_combout ))) ) ) ) # ( \regs~2290_combout  & ( !\regs~2294_combout  & ( (!\imem~12_combout  & 
// (((\imem~6_combout ) # (\regs~2286_combout )))) # (\imem~12_combout  & (\regs~2298_combout  & ((\imem~6_combout )))) ) ) ) # ( !\regs~2290_combout  & ( !\regs~2294_combout  & ( (!\imem~12_combout  & (((\regs~2286_combout  & !\imem~6_combout )))) # 
// (\imem~12_combout  & (\regs~2298_combout  & ((\imem~6_combout )))) ) ) )

	.dataa(!\regs~2298_combout ),
	.datab(!\regs~2286_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2290_combout ),
	.dataf(!\regs~2294_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2302 .extended_lut = "off";
defparam \regs~2302 .lut_mask = 64'h300530F53F053FF5;
defparam \regs~2302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N57
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \Selector30~0_combout  & ( \Add2~73_sumout  & ( (\Selector35~0_combout ) # (\Add1~73_sumout ) ) ) ) # ( \Selector30~0_combout  & ( !\Add2~73_sumout  & ( (\Add1~73_sumout  & !\Selector35~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Add1~73_sumout ),
	.datac(!\Selector35~0_combout ),
	.datad(gnd),
	.datae(!\Selector30~0_combout ),
	.dataf(!\Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h0000303000003F3F;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \aluin2_A[24]~26 (
// Equation(s):
// \aluin2_A[24]~26_combout  = ( \aluin2_A[13]~0_combout  & ( \regs~2302_combout  ) ) # ( !\aluin2_A[13]~0_combout  & ( \regs~2302_combout  & ( !\WideOr2~1_combout  ) ) ) # ( \aluin2_A[13]~0_combout  & ( !\regs~2302_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(gnd),
	.datae(!\aluin2_A[13]~0_combout ),
	.dataf(!\regs~2302_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[24]~26 .extended_lut = "off";
defparam \aluin2_A[24]~26 .lut_mask = 64'h0000FFFFF0F0FFFF;
defparam \aluin2_A[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N57
cyclonev_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = ( \aluin2_A[24]~26_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (!\Selector37~0_combout  $ (\regs~2285_combout )))) # (\Selector38~0_combout  & (!\Selector35~0_combout  & (!\Selector37~0_combout ))) ) ) # ( 
// !\aluin2_A[24]~26_combout  & ( (!\Selector38~0_combout  & (!\Selector35~0_combout  $ (((!\Selector37~0_combout ) # (!\regs~2285_combout ))))) # (\Selector38~0_combout  & (!\Selector37~0_combout  & (!\Selector35~0_combout  $ (!\regs~2285_combout )))) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\Selector38~0_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(!\regs~2285_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[24]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~1 .extended_lut = "off";
defparam \Selector7~1 .lut_mask = 64'h5468546868A468A4;
defparam \Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N27
cyclonev_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = ( \Selector36~1_combout  & ( (\Selector33~0_combout  & ((\Selector7~1_combout ) # (\Selector7~0_combout ))) ) ) # ( !\Selector36~1_combout  & ( (\Selector7~0_combout  & \Selector33~0_combout ) ) )

	.dataa(!\Selector7~0_combout ),
	.datab(gnd),
	.datac(!\Selector7~1_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\Selector36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~2 .extended_lut = "off";
defparam \Selector7~2 .lut_mask = 64'h00550055005F005F;
defparam \Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N28
dffeas \aluout_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[24] .is_wysiwyg = "true";
defparam \aluout_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N39
cyclonev_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = ( aluout_M[12] & ( (aluout_M[13] & (aluout_M[24] & aluout_M[25])) ) )

	.dataa(!aluout_M[13]),
	.datab(gnd),
	.datac(!aluout_M[24]),
	.datad(!aluout_M[25]),
	.datae(gnd),
	.dataf(!aluout_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~3 .extended_lut = "off";
defparam \Equal2~3 .lut_mask = 64'h0000000000050005;
defparam \Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N33
cyclonev_lcell_comb \keys|Equal0~1 (
// Equation(s):
// \keys|Equal0~1_combout  = ( !\aluout_M[8]~DUPLICATE_q  & ( !aluout_M[2] & ( (aluout_M[7] & (!aluout_M[3] & (!aluout_M[5] & !\aluout_M[4]~DUPLICATE_q ))) ) ) )

	.dataa(!aluout_M[7]),
	.datab(!aluout_M[3]),
	.datac(!aluout_M[5]),
	.datad(!\aluout_M[4]~DUPLICATE_q ),
	.datae(!\aluout_M[8]~DUPLICATE_q ),
	.dataf(!aluout_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal0~1 .extended_lut = "off";
defparam \keys|Equal0~1 .lut_mask = 64'h4000000000000000;
defparam \keys|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N12
cyclonev_lcell_comb \keys|Equal0~2 (
// Equation(s):
// \keys|Equal0~2_combout  = ( \keys|Equal0~1_combout  & ( \Equal2~4_combout  & ( (!\Equal2~3_combout ) # ((!\Equal2~2_combout ) # ((!\Equal2~1_combout ) # (!\Equal2~0_combout ))) ) ) ) # ( !\keys|Equal0~1_combout  & ( \Equal2~4_combout  ) ) # ( 
// \keys|Equal0~1_combout  & ( !\Equal2~4_combout  ) ) # ( !\keys|Equal0~1_combout  & ( !\Equal2~4_combout  ) )

	.dataa(!\Equal2~3_combout ),
	.datab(!\Equal2~2_combout ),
	.datac(!\Equal2~1_combout ),
	.datad(!\Equal2~0_combout ),
	.datae(!\keys|Equal0~1_combout ),
	.dataf(!\Equal2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal0~2 .extended_lut = "off";
defparam \keys|Equal0~2 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \keys|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N0
cyclonev_lcell_comb \switches|Add0~125 (
// Equation(s):
// \switches|Add0~125_sumout  = SUM(( \switches|bounceTimer [0] ) + ( VCC ) + ( !VCC ))
// \switches|Add0~126  = CARRY(( \switches|bounceTimer [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~125_sumout ),
	.cout(\switches|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~125 .extended_lut = "off";
defparam \switches|Add0~125 .lut_mask = 64'h0000000000000F0F;
defparam \switches|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N42
cyclonev_lcell_comb \switches|Equal2~1 (
// Equation(s):
// \switches|Equal2~1_combout  = ( \SW[6]~input_o  ) # ( !\SW[6]~input_o  & ( ((\SW[8]~input_o ) # (\SW[9]~input_o )) # (\SW[7]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[9]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal2~1 .extended_lut = "off";
defparam \switches|Equal2~1 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \switches|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N54
cyclonev_lcell_comb \switches|Equal2~0 (
// Equation(s):
// \switches|Equal2~0_combout  = ( \SW[2]~input_o  & ( \SW[4]~input_o  ) ) # ( !\SW[2]~input_o  & ( \SW[4]~input_o  ) ) # ( \SW[2]~input_o  & ( !\SW[4]~input_o  ) ) # ( !\SW[2]~input_o  & ( !\SW[4]~input_o  & ( (((\SW[5]~input_o ) # (\SW[1]~input_o )) # 
// (\SW[3]~input_o )) # (\SW[0]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(!\SW[2]~input_o ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal2~0 .extended_lut = "off";
defparam \switches|Equal2~0 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \switches|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N18
cyclonev_lcell_comb \switches|bouncing~0 (
// Equation(s):
// \switches|bouncing~0_combout  = ( \switches|bouncing~q  & ( \switches|prev[9]~0_combout  & ( (!\switches|sdata[0]~0_combout ) # (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !\switches|bouncing~q  & ( \switches|prev[9]~0_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\switches|Equal2~0_combout ) # (\switches|Equal2~1_combout )) # (\switches|sdata[0]~0_combout ))) ) ) ) # ( \switches|bouncing~q  & ( !\switches|prev[9]~0_combout  ) )

	.dataa(!\switches|sdata[0]~0_combout ),
	.datab(!\switches|Equal2~1_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\switches|Equal2~0_combout ),
	.datae(!\switches|bouncing~q ),
	.dataf(!\switches|prev[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bouncing~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bouncing~0 .extended_lut = "off";
defparam \switches|bouncing~0 .lut_mask = 64'h0000FFFF070FFAFA;
defparam \switches|bouncing~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N20
dffeas \switches|bouncing (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|bouncing~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bouncing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bouncing .is_wysiwyg = "true";
defparam \switches|bouncing .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N48
cyclonev_lcell_comb \switches|bounceTimer[31]~0 (
// Equation(s):
// \switches|bounceTimer[31]~0_combout  = ( \switches|Equal2~0_combout  & ( \keys|Equal1~1_combout  & ( (\keys|Equal0~2_combout ) # (\wrmem_M~q ) ) ) ) # ( !\switches|Equal2~0_combout  & ( \keys|Equal1~1_combout  & ( (!\wrmem_M~q  & (\keys|Equal0~2_combout  
// & ((\switches|Equal2~1_combout ) # (\switches|bouncing~q )))) # (\wrmem_M~q  & (((\switches|Equal2~1_combout ) # (\switches|bouncing~q )))) ) ) ) # ( \switches|Equal2~0_combout  & ( !\keys|Equal1~1_combout  & ( (!\wrmem_M~q  & \keys|Equal0~2_combout ) ) ) 
// ) # ( !\switches|Equal2~0_combout  & ( !\keys|Equal1~1_combout  & ( (!\wrmem_M~q  & (\keys|Equal0~2_combout  & ((\switches|Equal2~1_combout ) # (\switches|bouncing~q )))) ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\keys|Equal0~2_combout ),
	.datac(!\switches|bouncing~q ),
	.datad(!\switches|Equal2~1_combout ),
	.datae(!\switches|Equal2~0_combout ),
	.dataf(!\keys|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~0 .extended_lut = "off";
defparam \switches|bounceTimer[31]~0 .lut_mask = 64'h0222222207777777;
defparam \switches|bounceTimer[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N2
dffeas \switches|bounceTimer[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[0] .is_wysiwyg = "true";
defparam \switches|bounceTimer[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N3
cyclonev_lcell_comb \switches|Add0~121 (
// Equation(s):
// \switches|Add0~121_sumout  = SUM(( \switches|bounceTimer [1] ) + ( GND ) + ( \switches|Add0~126  ))
// \switches|Add0~122  = CARRY(( \switches|bounceTimer [1] ) + ( GND ) + ( \switches|Add0~126  ))

	.dataa(!\switches|bounceTimer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~121_sumout ),
	.cout(\switches|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~121 .extended_lut = "off";
defparam \switches|Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \switches|bounceTimer[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[1] .is_wysiwyg = "true";
defparam \switches|bounceTimer[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N6
cyclonev_lcell_comb \switches|Add0~117 (
// Equation(s):
// \switches|Add0~117_sumout  = SUM(( \switches|bounceTimer [2] ) + ( GND ) + ( \switches|Add0~122  ))
// \switches|Add0~118  = CARRY(( \switches|bounceTimer [2] ) + ( GND ) + ( \switches|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~117_sumout ),
	.cout(\switches|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~117 .extended_lut = "off";
defparam \switches|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N7
dffeas \switches|bounceTimer[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[2] .is_wysiwyg = "true";
defparam \switches|bounceTimer[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N9
cyclonev_lcell_comb \switches|Add0~113 (
// Equation(s):
// \switches|Add0~113_sumout  = SUM(( \switches|bounceTimer [3] ) + ( GND ) + ( \switches|Add0~118  ))
// \switches|Add0~114  = CARRY(( \switches|bounceTimer [3] ) + ( GND ) + ( \switches|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~113_sumout ),
	.cout(\switches|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~113 .extended_lut = "off";
defparam \switches|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \switches|bounceTimer[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[3] .is_wysiwyg = "true";
defparam \switches|bounceTimer[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N12
cyclonev_lcell_comb \switches|Add0~109 (
// Equation(s):
// \switches|Add0~109_sumout  = SUM(( \switches|bounceTimer [4] ) + ( GND ) + ( \switches|Add0~114  ))
// \switches|Add0~110  = CARRY(( \switches|bounceTimer [4] ) + ( GND ) + ( \switches|Add0~114  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~109_sumout ),
	.cout(\switches|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~109 .extended_lut = "off";
defparam \switches|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N14
dffeas \switches|bounceTimer[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[4] .is_wysiwyg = "true";
defparam \switches|bounceTimer[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N15
cyclonev_lcell_comb \switches|Add0~105 (
// Equation(s):
// \switches|Add0~105_sumout  = SUM(( \switches|bounceTimer [5] ) + ( GND ) + ( \switches|Add0~110  ))
// \switches|Add0~106  = CARRY(( \switches|bounceTimer [5] ) + ( GND ) + ( \switches|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~105_sumout ),
	.cout(\switches|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~105 .extended_lut = "off";
defparam \switches|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \switches|bounceTimer[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[5] .is_wysiwyg = "true";
defparam \switches|bounceTimer[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N18
cyclonev_lcell_comb \switches|Add0~53 (
// Equation(s):
// \switches|Add0~53_sumout  = SUM(( \switches|bounceTimer [6] ) + ( GND ) + ( \switches|Add0~106  ))
// \switches|Add0~54  = CARRY(( \switches|bounceTimer [6] ) + ( GND ) + ( \switches|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~53_sumout ),
	.cout(\switches|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~53 .extended_lut = "off";
defparam \switches|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N20
dffeas \switches|bounceTimer[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[6] .is_wysiwyg = "true";
defparam \switches|bounceTimer[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N21
cyclonev_lcell_comb \switches|Add0~49 (
// Equation(s):
// \switches|Add0~49_sumout  = SUM(( \switches|bounceTimer[7]~DUPLICATE_q  ) + ( GND ) + ( \switches|Add0~54  ))
// \switches|Add0~50  = CARRY(( \switches|bounceTimer[7]~DUPLICATE_q  ) + ( GND ) + ( \switches|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~49_sumout ),
	.cout(\switches|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~49 .extended_lut = "off";
defparam \switches|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N22
dffeas \switches|bounceTimer[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[7]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N24
cyclonev_lcell_comb \switches|Add0~45 (
// Equation(s):
// \switches|Add0~45_sumout  = SUM(( \switches|bounceTimer [8] ) + ( GND ) + ( \switches|Add0~50  ))
// \switches|Add0~46  = CARRY(( \switches|bounceTimer [8] ) + ( GND ) + ( \switches|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~45_sumout ),
	.cout(\switches|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~45 .extended_lut = "off";
defparam \switches|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N26
dffeas \switches|bounceTimer[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[8] .is_wysiwyg = "true";
defparam \switches|bounceTimer[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N27
cyclonev_lcell_comb \switches|Add0~41 (
// Equation(s):
// \switches|Add0~41_sumout  = SUM(( \switches|bounceTimer [9] ) + ( GND ) + ( \switches|Add0~46  ))
// \switches|Add0~42  = CARRY(( \switches|bounceTimer [9] ) + ( GND ) + ( \switches|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~41_sumout ),
	.cout(\switches|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~41 .extended_lut = "off";
defparam \switches|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N28
dffeas \switches|bounceTimer[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[9] .is_wysiwyg = "true";
defparam \switches|bounceTimer[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N30
cyclonev_lcell_comb \switches|Add0~37 (
// Equation(s):
// \switches|Add0~37_sumout  = SUM(( \switches|bounceTimer [10] ) + ( GND ) + ( \switches|Add0~42  ))
// \switches|Add0~38  = CARRY(( \switches|bounceTimer [10] ) + ( GND ) + ( \switches|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~37_sumout ),
	.cout(\switches|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~37 .extended_lut = "off";
defparam \switches|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N31
dffeas \switches|bounceTimer[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[10] .is_wysiwyg = "true";
defparam \switches|bounceTimer[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N33
cyclonev_lcell_comb \switches|Add0~33 (
// Equation(s):
// \switches|Add0~33_sumout  = SUM(( \switches|bounceTimer [11] ) + ( GND ) + ( \switches|Add0~38  ))
// \switches|Add0~34  = CARRY(( \switches|bounceTimer [11] ) + ( GND ) + ( \switches|Add0~38  ))

	.dataa(!\switches|bounceTimer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~33_sumout ),
	.cout(\switches|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~33 .extended_lut = "off";
defparam \switches|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N35
dffeas \switches|bounceTimer[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[11] .is_wysiwyg = "true";
defparam \switches|bounceTimer[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N36
cyclonev_lcell_comb \switches|Add0~29 (
// Equation(s):
// \switches|Add0~29_sumout  = SUM(( \switches|bounceTimer [12] ) + ( GND ) + ( \switches|Add0~34  ))
// \switches|Add0~30  = CARRY(( \switches|bounceTimer [12] ) + ( GND ) + ( \switches|Add0~34  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~29_sumout ),
	.cout(\switches|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~29 .extended_lut = "off";
defparam \switches|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N37
dffeas \switches|bounceTimer[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[12] .is_wysiwyg = "true";
defparam \switches|bounceTimer[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N39
cyclonev_lcell_comb \switches|Add0~25 (
// Equation(s):
// \switches|Add0~25_sumout  = SUM(( \switches|bounceTimer [13] ) + ( GND ) + ( \switches|Add0~30  ))
// \switches|Add0~26  = CARRY(( \switches|bounceTimer [13] ) + ( GND ) + ( \switches|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~25_sumout ),
	.cout(\switches|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~25 .extended_lut = "off";
defparam \switches|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N41
dffeas \switches|bounceTimer[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[13] .is_wysiwyg = "true";
defparam \switches|bounceTimer[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N42
cyclonev_lcell_comb \switches|Add0~21 (
// Equation(s):
// \switches|Add0~21_sumout  = SUM(( \switches|bounceTimer [14] ) + ( GND ) + ( \switches|Add0~26  ))
// \switches|Add0~22  = CARRY(( \switches|bounceTimer [14] ) + ( GND ) + ( \switches|Add0~26  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~21_sumout ),
	.cout(\switches|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~21 .extended_lut = "off";
defparam \switches|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N43
dffeas \switches|bounceTimer[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[14] .is_wysiwyg = "true";
defparam \switches|bounceTimer[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N45
cyclonev_lcell_comb \switches|Add0~17 (
// Equation(s):
// \switches|Add0~17_sumout  = SUM(( \switches|bounceTimer [15] ) + ( GND ) + ( \switches|Add0~22  ))
// \switches|Add0~18  = CARRY(( \switches|bounceTimer [15] ) + ( GND ) + ( \switches|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~17_sumout ),
	.cout(\switches|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~17 .extended_lut = "off";
defparam \switches|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N47
dffeas \switches|bounceTimer[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[15] .is_wysiwyg = "true";
defparam \switches|bounceTimer[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N48
cyclonev_lcell_comb \switches|Add0~13 (
// Equation(s):
// \switches|Add0~13_sumout  = SUM(( \switches|bounceTimer [16] ) + ( GND ) + ( \switches|Add0~18  ))
// \switches|Add0~14  = CARRY(( \switches|bounceTimer [16] ) + ( GND ) + ( \switches|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~13_sumout ),
	.cout(\switches|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~13 .extended_lut = "off";
defparam \switches|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N50
dffeas \switches|bounceTimer[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[16] .is_wysiwyg = "true";
defparam \switches|bounceTimer[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N51
cyclonev_lcell_comb \switches|Add0~9 (
// Equation(s):
// \switches|Add0~9_sumout  = SUM(( \switches|bounceTimer [17] ) + ( GND ) + ( \switches|Add0~14  ))
// \switches|Add0~10  = CARRY(( \switches|bounceTimer [17] ) + ( GND ) + ( \switches|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~9_sumout ),
	.cout(\switches|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~9 .extended_lut = "off";
defparam \switches|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N52
dffeas \switches|bounceTimer[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[17] .is_wysiwyg = "true";
defparam \switches|bounceTimer[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N54
cyclonev_lcell_comb \switches|Add0~5 (
// Equation(s):
// \switches|Add0~5_sumout  = SUM(( \switches|bounceTimer [18] ) + ( GND ) + ( \switches|Add0~10  ))
// \switches|Add0~6  = CARRY(( \switches|bounceTimer [18] ) + ( GND ) + ( \switches|Add0~10  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~5_sumout ),
	.cout(\switches|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~5 .extended_lut = "off";
defparam \switches|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N55
dffeas \switches|bounceTimer[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[18] .is_wysiwyg = "true";
defparam \switches|bounceTimer[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N49
dffeas \switches|bounceTimer[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[16]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N46
dffeas \switches|bounceTimer[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[15]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N33
cyclonev_lcell_comb \switches|LessThan0~0 (
// Equation(s):
// \switches|LessThan0~0_combout  = ( \switches|bounceTimer [14] & ( \switches|bounceTimer[15]~DUPLICATE_q  & ( (!\switches|bounceTimer [18] & (!\switches|bounceTimer [17] & !\switches|bounceTimer[16]~DUPLICATE_q )) ) ) ) # ( !\switches|bounceTimer [14] & ( 
// \switches|bounceTimer[15]~DUPLICATE_q  & ( (!\switches|bounceTimer [18] & (!\switches|bounceTimer [17] & !\switches|bounceTimer[16]~DUPLICATE_q )) ) ) ) # ( \switches|bounceTimer [14] & ( !\switches|bounceTimer[15]~DUPLICATE_q  & ( (!\switches|bounceTimer 
// [18] & (!\switches|bounceTimer [17] & !\switches|bounceTimer[16]~DUPLICATE_q )) ) ) ) # ( !\switches|bounceTimer [14] & ( !\switches|bounceTimer[15]~DUPLICATE_q  & ( (!\switches|bounceTimer [18] & !\switches|bounceTimer [17]) ) ) )

	.dataa(!\switches|bounceTimer [18]),
	.datab(!\switches|bounceTimer [17]),
	.datac(!\switches|bounceTimer[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\switches|bounceTimer [14]),
	.dataf(!\switches|bounceTimer[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~0 .extended_lut = "off";
defparam \switches|LessThan0~0 .lut_mask = 64'h8888808080808080;
defparam \switches|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N57
cyclonev_lcell_comb \switches|Add0~1 (
// Equation(s):
// \switches|Add0~1_sumout  = SUM(( \switches|bounceTimer [19] ) + ( GND ) + ( \switches|Add0~6  ))
// \switches|Add0~2  = CARRY(( \switches|bounceTimer [19] ) + ( GND ) + ( \switches|Add0~6  ))

	.dataa(!\switches|bounceTimer [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~1_sumout ),
	.cout(\switches|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~1 .extended_lut = "off";
defparam \switches|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N58
dffeas \switches|bounceTimer[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[19] .is_wysiwyg = "true";
defparam \switches|bounceTimer[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N0
cyclonev_lcell_comb \switches|Add0~101 (
// Equation(s):
// \switches|Add0~101_sumout  = SUM(( \switches|bounceTimer [20] ) + ( GND ) + ( \switches|Add0~2  ))
// \switches|Add0~102  = CARRY(( \switches|bounceTimer [20] ) + ( GND ) + ( \switches|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~101_sumout ),
	.cout(\switches|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~101 .extended_lut = "off";
defparam \switches|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N2
dffeas \switches|bounceTimer[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[20] .is_wysiwyg = "true";
defparam \switches|bounceTimer[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N3
cyclonev_lcell_comb \switches|Add0~97 (
// Equation(s):
// \switches|Add0~97_sumout  = SUM(( \switches|bounceTimer [21] ) + ( GND ) + ( \switches|Add0~102  ))
// \switches|Add0~98  = CARRY(( \switches|bounceTimer [21] ) + ( GND ) + ( \switches|Add0~102  ))

	.dataa(!\switches|bounceTimer [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~97_sumout ),
	.cout(\switches|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~97 .extended_lut = "off";
defparam \switches|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \switches|bounceTimer[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[21] .is_wysiwyg = "true";
defparam \switches|bounceTimer[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N6
cyclonev_lcell_comb \switches|Add0~93 (
// Equation(s):
// \switches|Add0~93_sumout  = SUM(( \switches|bounceTimer [22] ) + ( GND ) + ( \switches|Add0~98  ))
// \switches|Add0~94  = CARRY(( \switches|bounceTimer [22] ) + ( GND ) + ( \switches|Add0~98  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~93_sumout ),
	.cout(\switches|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~93 .extended_lut = "off";
defparam \switches|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N8
dffeas \switches|bounceTimer[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[22] .is_wysiwyg = "true";
defparam \switches|bounceTimer[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N9
cyclonev_lcell_comb \switches|Add0~89 (
// Equation(s):
// \switches|Add0~89_sumout  = SUM(( \switches|bounceTimer [23] ) + ( GND ) + ( \switches|Add0~94  ))
// \switches|Add0~90  = CARRY(( \switches|bounceTimer [23] ) + ( GND ) + ( \switches|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~89_sumout ),
	.cout(\switches|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~89 .extended_lut = "off";
defparam \switches|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N11
dffeas \switches|bounceTimer[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[23] .is_wysiwyg = "true";
defparam \switches|bounceTimer[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N12
cyclonev_lcell_comb \switches|Add0~69 (
// Equation(s):
// \switches|Add0~69_sumout  = SUM(( \switches|bounceTimer [24] ) + ( GND ) + ( \switches|Add0~90  ))
// \switches|Add0~70  = CARRY(( \switches|bounceTimer [24] ) + ( GND ) + ( \switches|Add0~90  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~69_sumout ),
	.cout(\switches|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~69 .extended_lut = "off";
defparam \switches|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N14
dffeas \switches|bounceTimer[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [24]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[24] .is_wysiwyg = "true";
defparam \switches|bounceTimer[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N15
cyclonev_lcell_comb \switches|Add0~65 (
// Equation(s):
// \switches|Add0~65_sumout  = SUM(( \switches|bounceTimer [25] ) + ( GND ) + ( \switches|Add0~70  ))
// \switches|Add0~66  = CARRY(( \switches|bounceTimer [25] ) + ( GND ) + ( \switches|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~65_sumout ),
	.cout(\switches|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~65 .extended_lut = "off";
defparam \switches|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \switches|bounceTimer[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [25]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[25] .is_wysiwyg = "true";
defparam \switches|bounceTimer[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N18
cyclonev_lcell_comb \switches|Add0~85 (
// Equation(s):
// \switches|Add0~85_sumout  = SUM(( \switches|bounceTimer [26] ) + ( GND ) + ( \switches|Add0~66  ))
// \switches|Add0~86  = CARRY(( \switches|bounceTimer [26] ) + ( GND ) + ( \switches|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~85_sumout ),
	.cout(\switches|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~85 .extended_lut = "off";
defparam \switches|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N20
dffeas \switches|bounceTimer[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [26]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[26] .is_wysiwyg = "true";
defparam \switches|bounceTimer[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N21
cyclonev_lcell_comb \switches|Add0~81 (
// Equation(s):
// \switches|Add0~81_sumout  = SUM(( \switches|bounceTimer [27] ) + ( GND ) + ( \switches|Add0~86  ))
// \switches|Add0~82  = CARRY(( \switches|bounceTimer [27] ) + ( GND ) + ( \switches|Add0~86  ))

	.dataa(!\switches|bounceTimer [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~81_sumout ),
	.cout(\switches|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~81 .extended_lut = "off";
defparam \switches|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \switches|bounceTimer[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [27]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[27] .is_wysiwyg = "true";
defparam \switches|bounceTimer[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N24
cyclonev_lcell_comb \switches|Add0~61 (
// Equation(s):
// \switches|Add0~61_sumout  = SUM(( \switches|bounceTimer [28] ) + ( GND ) + ( \switches|Add0~82  ))
// \switches|Add0~62  = CARRY(( \switches|bounceTimer [28] ) + ( GND ) + ( \switches|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~61_sumout ),
	.cout(\switches|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~61 .extended_lut = "off";
defparam \switches|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N26
dffeas \switches|bounceTimer[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [28]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[28] .is_wysiwyg = "true";
defparam \switches|bounceTimer[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N27
cyclonev_lcell_comb \switches|Add0~57 (
// Equation(s):
// \switches|Add0~57_sumout  = SUM(( \switches|bounceTimer [29] ) + ( GND ) + ( \switches|Add0~62  ))
// \switches|Add0~58  = CARRY(( \switches|bounceTimer [29] ) + ( GND ) + ( \switches|Add0~62  ))

	.dataa(!\switches|bounceTimer [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~57_sumout ),
	.cout(\switches|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~57 .extended_lut = "off";
defparam \switches|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \switches|bounceTimer[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [29]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[29] .is_wysiwyg = "true";
defparam \switches|bounceTimer[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N30
cyclonev_lcell_comb \switches|Add0~77 (
// Equation(s):
// \switches|Add0~77_sumout  = SUM(( \switches|bounceTimer [30] ) + ( GND ) + ( \switches|Add0~58  ))
// \switches|Add0~78  = CARRY(( \switches|bounceTimer [30] ) + ( GND ) + ( \switches|Add0~58  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~77_sumout ),
	.cout(\switches|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~77 .extended_lut = "off";
defparam \switches|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N32
dffeas \switches|bounceTimer[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [30]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[30] .is_wysiwyg = "true";
defparam \switches|bounceTimer[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N33
cyclonev_lcell_comb \switches|Add0~73 (
// Equation(s):
// \switches|Add0~73_sumout  = SUM(( \switches|bounceTimer [31] ) + ( GND ) + ( \switches|Add0~78  ))

	.dataa(!\switches|bounceTimer [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~73 .extended_lut = "off";
defparam \switches|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N35
dffeas \switches|bounceTimer[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [31]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[31] .is_wysiwyg = "true";
defparam \switches|bounceTimer[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N39
cyclonev_lcell_comb \switches|LessThan0~3 (
// Equation(s):
// \switches|LessThan0~3_combout  = ( \switches|bounceTimer [26] ) # ( !\switches|bounceTimer [26] & ( ((\switches|bounceTimer [27]) # (\switches|bounceTimer [30])) # (\switches|bounceTimer [31]) ) )

	.dataa(!\switches|bounceTimer [31]),
	.datab(gnd),
	.datac(!\switches|bounceTimer [30]),
	.datad(!\switches|bounceTimer [27]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~3 .extended_lut = "off";
defparam \switches|LessThan0~3 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \switches|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N36
cyclonev_lcell_comb \switches|LessThan0~4 (
// Equation(s):
// \switches|LessThan0~4_combout  = ( \switches|bounceTimer [22] ) # ( !\switches|bounceTimer [22] & ( ((\switches|bounceTimer [21]) # (\switches|bounceTimer [20])) # (\switches|bounceTimer [23]) ) )

	.dataa(gnd),
	.datab(!\switches|bounceTimer [23]),
	.datac(!\switches|bounceTimer [20]),
	.datad(!\switches|bounceTimer [21]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~4 .extended_lut = "off";
defparam \switches|LessThan0~4 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \switches|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N42
cyclonev_lcell_comb \switches|LessThan0~5 (
// Equation(s):
// \switches|LessThan0~5_combout  = ( \switches|LessThan0~4_combout  & ( \switches|bounceTimer [25] ) ) # ( !\switches|LessThan0~4_combout  & ( \switches|bounceTimer [25] ) ) # ( \switches|LessThan0~4_combout  & ( !\switches|bounceTimer [25] ) ) # ( 
// !\switches|LessThan0~4_combout  & ( !\switches|bounceTimer [25] & ( (((\switches|bounceTimer [24]) # (\switches|bounceTimer [29])) # (\switches|LessThan0~3_combout )) # (\switches|bounceTimer [28]) ) ) )

	.dataa(!\switches|bounceTimer [28]),
	.datab(!\switches|LessThan0~3_combout ),
	.datac(!\switches|bounceTimer [29]),
	.datad(!\switches|bounceTimer [24]),
	.datae(!\switches|LessThan0~4_combout ),
	.dataf(!\switches|bounceTimer [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~5 .extended_lut = "off";
defparam \switches|LessThan0~5 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \switches|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N40
dffeas \switches|bounceTimer[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[13]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \switches|bounceTimer[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[6]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \switches|bounceTimer[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[7] .is_wysiwyg = "true";
defparam \switches|bounceTimer[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N25
dffeas \switches|bounceTimer[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[8]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N6
cyclonev_lcell_comb \switches|LessThan0~1 (
// Equation(s):
// \switches|LessThan0~1_combout  = ( \switches|bounceTimer[8]~DUPLICATE_q  & ( \switches|bounceTimer [10] & ( (\switches|bounceTimer [9] & (\switches|bounceTimer[6]~DUPLICATE_q  & \switches|bounceTimer [7])) ) ) )

	.dataa(!\switches|bounceTimer [9]),
	.datab(!\switches|bounceTimer[6]~DUPLICATE_q ),
	.datac(!\switches|bounceTimer [7]),
	.datad(gnd),
	.datae(!\switches|bounceTimer[8]~DUPLICATE_q ),
	.dataf(!\switches|bounceTimer [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~1 .extended_lut = "off";
defparam \switches|LessThan0~1 .lut_mask = 64'h0000000000000101;
defparam \switches|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N42
cyclonev_lcell_comb \switches|LessThan0~2 (
// Equation(s):
// \switches|LessThan0~2_combout  = ( \switches|bounceTimer [12] & ( \switches|LessThan0~1_combout  & ( (\switches|bounceTimer[16]~DUPLICATE_q  & \switches|bounceTimer[13]~DUPLICATE_q ) ) ) ) # ( !\switches|bounceTimer [12] & ( \switches|LessThan0~1_combout  
// & ( (\switches|bounceTimer[16]~DUPLICATE_q  & \switches|bounceTimer[13]~DUPLICATE_q ) ) ) ) # ( \switches|bounceTimer [12] & ( !\switches|LessThan0~1_combout  & ( (\switches|bounceTimer[16]~DUPLICATE_q  & \switches|bounceTimer[13]~DUPLICATE_q ) ) ) ) # ( 
// !\switches|bounceTimer [12] & ( !\switches|LessThan0~1_combout  & ( (\switches|bounceTimer[16]~DUPLICATE_q  & (\switches|bounceTimer [11] & \switches|bounceTimer[13]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\switches|bounceTimer[16]~DUPLICATE_q ),
	.datac(!\switches|bounceTimer [11]),
	.datad(!\switches|bounceTimer[13]~DUPLICATE_q ),
	.datae(!\switches|bounceTimer [12]),
	.dataf(!\switches|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~2 .extended_lut = "off";
defparam \switches|LessThan0~2 .lut_mask = 64'h0003003300330033;
defparam \switches|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N48
cyclonev_lcell_comb \switches|sdata[0]~0 (
// Equation(s):
// \switches|sdata[0]~0_combout  = ( \switches|bouncing~q  & ( ((\switches|bounceTimer [19] & ((!\switches|LessThan0~0_combout ) # (\switches|LessThan0~2_combout )))) # (\switches|LessThan0~5_combout ) ) )

	.dataa(!\switches|LessThan0~0_combout ),
	.datab(!\switches|LessThan0~5_combout ),
	.datac(!\switches|LessThan0~2_combout ),
	.datad(!\switches|bounceTimer [19]),
	.datae(gnd),
	.dataf(!\switches|bouncing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|sdata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|sdata[0]~0 .extended_lut = "off";
defparam \switches|sdata[0]~0 .lut_mask = 64'h0000000033BF33BF;
defparam \switches|sdata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N54
cyclonev_lcell_comb \switches|sdata[0]~1 (
// Equation(s):
// \switches|sdata[0]~1_combout  = ( \keys|Equal1~1_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\switches|sdata[0]~0_combout  & ((\keys|Equal0~2_combout ) # (\wrmem_M~q )))) ) ) # ( !\keys|Equal1~1_combout  & ( (!\wrmem_M~q  & 
// (\keys|Equal0~2_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \switches|sdata[0]~0_combout ))) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\keys|Equal0~2_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\switches|sdata[0]~0_combout ),
	.datae(gnd),
	.dataf(!\keys|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|sdata[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|sdata[0]~1 .extended_lut = "off";
defparam \switches|sdata[0]~1 .lut_mask = 64'h0002000200070007;
defparam \switches|sdata[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N31
dffeas \switches|sdata[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[0] .is_wysiwyg = "true";
defparam \switches|sdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N10
dffeas \switches|ready~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|ready~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|ready~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|ready~DUPLICATE .is_wysiwyg = "true";
defparam \switches|ready~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N33
cyclonev_lcell_comb \dbus[0]~0 (
// Equation(s):
// \dbus[0]~0_combout  = ( \keys|DBUS[31]~0_combout  & ( \keys|rdKctrl~combout  & ( (!\KEY[0]~input_o ) # (\switches|sdata [0]) ) ) ) # ( \keys|DBUS[31]~0_combout  & ( !\keys|rdKctrl~combout  & ( (\keys|ready~q ) # (\switches|ready~DUPLICATE_q ) ) ) )

	.dataa(!\switches|sdata [0]),
	.datab(!\switches|ready~DUPLICATE_q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\keys|ready~q ),
	.datae(!\keys|DBUS[31]~0_combout ),
	.dataf(!\keys|rdKctrl~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~0 .extended_lut = "off";
defparam \dbus[0]~0 .lut_mask = 64'h000033FF0000F5F5;
defparam \dbus[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N36
cyclonev_lcell_comb \dbus[0]~106 (
// Equation(s):
// \dbus[0]~106_combout  = ( \dbus[0]~0_combout  & ( \dbus[3]~4_combout  ) ) # ( !\dbus[0]~0_combout  & ( \dbus[3]~4_combout  & ( (((\wrmem_M~q  & wmemval_M[0])) # (\dbus[0]~6_combout )) # (\dbus[0]~2_combout ) ) ) ) # ( \dbus[0]~0_combout  & ( 
// !\dbus[3]~4_combout  ) ) # ( !\dbus[0]~0_combout  & ( !\dbus[3]~4_combout  & ( ((\wrmem_M~q  & wmemval_M[0])) # (\dbus[0]~2_combout ) ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!wmemval_M[0]),
	.datac(!\dbus[0]~2_combout ),
	.datad(!\dbus[0]~6_combout ),
	.datae(!\dbus[0]~0_combout ),
	.dataf(!\dbus[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~106 .extended_lut = "off";
defparam \dbus[0]~106 .lut_mask = 64'h1F1FFFFF1FFFFFFF;
defparam \dbus[0]~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y13_N38
dffeas \timer|lim[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[0]~106_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\timer|lim[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|lim [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|lim[0] .is_wysiwyg = "true";
defparam \timer|lim[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \timer|ready~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\timer|ready~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|ready~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|ready~DUPLICATE .is_wysiwyg = "true";
defparam \timer|ready~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N42
cyclonev_lcell_comb \dbus[0]~6 (
// Equation(s):
// \dbus[0]~6_combout  = ( \timer|cnt [0] & ( !\wrmem_M~q  & ( (!\timer|wrCtl~1_combout  & (((\dbus[5]~5_combout )) # (\timer|lim [0]))) # (\timer|wrCtl~1_combout  & (((\timer|ready~DUPLICATE_q )))) ) ) ) # ( !\timer|cnt [0] & ( !\wrmem_M~q  & ( 
// (!\timer|wrCtl~1_combout  & (\timer|lim [0] & (!\dbus[5]~5_combout ))) # (\timer|wrCtl~1_combout  & (((\timer|ready~DUPLICATE_q )))) ) ) )

	.dataa(!\timer|lim [0]),
	.datab(!\dbus[5]~5_combout ),
	.datac(!\timer|wrCtl~1_combout ),
	.datad(!\timer|ready~DUPLICATE_q ),
	.datae(!\timer|cnt [0]),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~6 .extended_lut = "off";
defparam \dbus[0]~6 .lut_mask = 64'h404F707F00000000;
defparam \dbus[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N18
cyclonev_lcell_comb \dbus[0]~7 (
// Equation(s):
// \dbus[0]~7_combout  = ( \dbus[3]~4_combout  & ( (((\wrmem_M~q  & wmemval_M[0])) # (\dbus[0]~2_combout )) # (\dbus[0]~6_combout ) ) ) # ( !\dbus[3]~4_combout  & ( ((\wrmem_M~q  & wmemval_M[0])) # (\dbus[0]~2_combout ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\dbus[0]~6_combout ),
	.datac(!\dbus[0]~2_combout ),
	.datad(!wmemval_M[0]),
	.datae(gnd),
	.dataf(!\dbus[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~7 .extended_lut = "off";
defparam \dbus[0]~7 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \dbus[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N36
cyclonev_lcell_comb \always6~0 (
// Equation(s):
// \always6~0_combout  = ( !\aluout_M[8]~DUPLICATE_q  & ( !aluout_M[3] & ( (!\aluout_M[4]~DUPLICATE_q  & (aluout_M[5] & (!aluout_M[2] & !aluout_M[7]))) ) ) )

	.dataa(!\aluout_M[4]~DUPLICATE_q ),
	.datab(!aluout_M[5]),
	.datac(!aluout_M[2]),
	.datad(!aluout_M[7]),
	.datae(!\aluout_M[8]~DUPLICATE_q ),
	.dataf(!aluout_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~0 .extended_lut = "off";
defparam \always6~0 .lut_mask = 64'h2000000000000000;
defparam \always6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N45
cyclonev_lcell_comb \always6~1 (
// Equation(s):
// \always6~1_combout  = ( \always6~0_combout  & ( (\Equal2~5_combout  & \wrmem_M~q ) ) )

	.dataa(gnd),
	.datab(!\Equal2~5_combout ),
	.datac(gnd),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!\always6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~1 .extended_lut = "off";
defparam \always6~1 .lut_mask = 64'h0000000000330033;
defparam \always6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \led[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[0]),
	.prn(vcc));
// synopsys translate_off
defparam \led[0] .is_wysiwyg = "true";
defparam \led[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N35
dffeas \HexOut[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[0]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[0] .is_wysiwyg = "true";
defparam \HexOut[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N30
cyclonev_lcell_comb \wregval_M[0]~2 (
// Equation(s):
// \wregval_M[0]~2_combout  = ( led[0] & ( HexOut[0] & ( (\Equal2~5_combout  & (!\memout_M[0]~0_combout  & ((\always6~0_combout ) # (\wregval_M[0]~0_combout )))) ) ) ) # ( !led[0] & ( HexOut[0] & ( (\wregval_M[0]~0_combout  & (\Equal2~5_combout  & 
// !\memout_M[0]~0_combout )) ) ) ) # ( led[0] & ( !HexOut[0] & ( (\Equal2~5_combout  & (\always6~0_combout  & !\memout_M[0]~0_combout )) ) ) )

	.dataa(!\wregval_M[0]~0_combout ),
	.datab(!\Equal2~5_combout ),
	.datac(!\always6~0_combout ),
	.datad(!\memout_M[0]~0_combout ),
	.datae(!led[0]),
	.dataf(!HexOut[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~2 .extended_lut = "off";
defparam \wregval_M[0]~2 .lut_mask = 64'h0000030011001300;
defparam \wregval_M[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N57
cyclonev_lcell_comb \wregval_M[0]~5 (
// Equation(s):
// \wregval_M[0]~5_combout  = ( \dbus[0]~0_combout  & ( \wregval_M[0]~2_combout  & ( \wregval_M[0]~4_combout  ) ) ) # ( !\dbus[0]~0_combout  & ( \wregval_M[0]~2_combout  & ( \wregval_M[0]~4_combout  ) ) ) # ( \dbus[0]~0_combout  & ( !\wregval_M[0]~2_combout  
// & ( (\wregval_M[0]~4_combout  & ((!\wregval_M[27]~3_combout ) # (\wregval_M[25]~1_combout ))) ) ) ) # ( !\dbus[0]~0_combout  & ( !\wregval_M[0]~2_combout  & ( (\wregval_M[0]~4_combout  & ((!\wregval_M[27]~3_combout ) # ((\wregval_M[25]~1_combout  & 
// \dbus[0]~7_combout )))) ) ) )

	.dataa(!\wregval_M[0]~4_combout ),
	.datab(!\wregval_M[25]~1_combout ),
	.datac(!\wregval_M[27]~3_combout ),
	.datad(!\dbus[0]~7_combout ),
	.datae(!\dbus[0]~0_combout ),
	.dataf(!\wregval_M[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~5 .extended_lut = "off";
defparam \wregval_M[0]~5 .lut_mask = 64'h5051515155555555;
defparam \wregval_M[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N22
dffeas \regs~160 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~160 .is_wysiwyg = "true";
defparam \regs~160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \regs~3136 (
// Equation(s):
// \regs~3136_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~0_q ))) # (\imem~134_combout  & (\regs~32_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( ((!\imem~123_combout 
//  & ((!\imem~134_combout  & ((\regs~64_q ))) # (\imem~134_combout  & (\regs~96_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~96_q ),
	.datab(!\regs~32_q ),
	.datac(!\regs~64_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3136 .extended_lut = "on";
defparam \regs~3136 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \regs~2048 (
// Equation(s):
// \regs~2048_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3136_combout ))))) # (\imem~123_combout  & (((!\regs~3136_combout  & ((\regs~128_q ))) # (\regs~3136_combout  & (\regs~160_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3136_combout ))))) # (\imem~123_combout  & (((!\regs~3136_combout  & (\regs~192_q )) # (\regs~3136_combout  & ((\regs~224_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~160_q ),
	.datac(!\regs~192_q ),
	.datad(!\regs~224_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3136_combout ),
	.datag(!\regs~128_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2048 .extended_lut = "on";
defparam \regs~2048 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2048 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N32
dffeas \regs~672 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~672 .is_wysiwyg = "true";
defparam \regs~672 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \regs~3140 (
// Equation(s):
// \regs~3140_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~512_q ))) # (\imem~134_combout  & (\regs~544_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~576_q ))) # (\imem~134_combout  & (\regs~608_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~608_q ),
	.datab(!\regs~544_q ),
	.datac(!\regs~576_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~512_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3140 .extended_lut = "on";
defparam \regs~3140 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \regs~2052 (
// Equation(s):
// \regs~2052_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3140_combout ))))) # (\imem~123_combout  & (((!\regs~3140_combout  & ((\regs~640_q ))) # (\regs~3140_combout  & (\regs~672_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3140_combout ))))) # (\imem~123_combout  & (((!\regs~3140_combout  & (\regs~704_q )) # (\regs~3140_combout  & ((\regs~736_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~672_q ),
	.datac(!\regs~704_q ),
	.datad(!\regs~736_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3140_combout ),
	.datag(!\regs~640_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2052_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2052 .extended_lut = "on";
defparam \regs~2052 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2052 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N56
dffeas \regs~1728 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1728feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1728 .is_wysiwyg = "true";
defparam \regs~1728 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \regs~3148 (
// Equation(s):
// \regs~3148_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1536_q ))) # (\imem~134_combout  & (\regs~1568_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~1600_q )) # (\imem~134_combout  & ((\regs~1632_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1568_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1600_q ),
	.datad(!\regs~1632_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1536_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3148 .extended_lut = "on";
defparam \regs~3148 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~3148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \regs~2060 (
// Equation(s):
// \regs~2060_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3148_combout )))) # (\imem~123_combout  & ((!\regs~3148_combout  & ((\regs~1664_q ))) # (\regs~3148_combout  & (\regs~1696_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3148_combout )))) # (\imem~123_combout  & ((!\regs~3148_combout  & ((\regs~1728_q ))) # (\regs~3148_combout  & (\regs~1760_q ))))) ) )

	.dataa(!\regs~1760_q ),
	.datab(!\regs~1696_q ),
	.datac(!\regs~1728_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3148_combout ),
	.datag(!\regs~1664_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2060 .extended_lut = "on";
defparam \regs~2060 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2060 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N5
dffeas \regs~1184DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1184DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1184DUPLICATE .is_wysiwyg = "true";
defparam \regs~1184DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N48
cyclonev_lcell_comb \regs~3144 (
// Equation(s):
// \regs~3144_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1024_q ))) # (\imem~134_combout  & (\regs~1056_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1088_q ))) # (\imem~134_combout  & (\regs~1120_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1056_q ),
	.datab(!\regs~1120_q ),
	.datac(!\regs~1088_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1024_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3144 .extended_lut = "on";
defparam \regs~3144 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \regs~2056 (
// Equation(s):
// \regs~2056_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3144_combout )))) # (\imem~123_combout  & ((!\regs~3144_combout  & ((\regs~1152_q ))) # (\regs~3144_combout  & (\regs~1184DUPLICATE_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3144_combout )))) # (\imem~123_combout  & ((!\regs~3144_combout  & ((\regs~1216_q ))) # (\regs~3144_combout  & (\regs~1248_q ))))) ) )

	.dataa(!\regs~1184DUPLICATE_q ),
	.datab(!\regs~1248_q ),
	.datac(!\regs~1216_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3144_combout ),
	.datag(!\regs~1152_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2056 .extended_lut = "on";
defparam \regs~2056 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2056 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N57
cyclonev_lcell_comb \regs~2064 (
// Equation(s):
// \regs~2064_combout  = ( \regs~2060_combout  & ( \regs~2056_combout  & ( ((!\imem~6_combout  & (\regs~2048_combout )) # (\imem~6_combout  & ((\regs~2052_combout )))) # (\imem~12_combout ) ) ) ) # ( !\regs~2060_combout  & ( \regs~2056_combout  & ( 
// (!\imem~12_combout  & ((!\imem~6_combout  & (\regs~2048_combout )) # (\imem~6_combout  & ((\regs~2052_combout ))))) # (\imem~12_combout  & (((!\imem~6_combout )))) ) ) ) # ( \regs~2060_combout  & ( !\regs~2056_combout  & ( (!\imem~12_combout  & 
// ((!\imem~6_combout  & (\regs~2048_combout )) # (\imem~6_combout  & ((\regs~2052_combout ))))) # (\imem~12_combout  & (((\imem~6_combout )))) ) ) ) # ( !\regs~2060_combout  & ( !\regs~2056_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout  & 
// (\regs~2048_combout )) # (\imem~6_combout  & ((\regs~2052_combout ))))) ) ) )

	.dataa(!\regs~2048_combout ),
	.datab(!\imem~12_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\regs~2052_combout ),
	.datae(!\regs~2060_combout ),
	.dataf(!\regs~2056_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2064 .extended_lut = "off";
defparam \regs~2064 .lut_mask = 64'h404C434F707C737F;
defparam \regs~2064 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N9
cyclonev_lcell_comb \imem~127 (
// Equation(s):
// \imem~127_combout  = ( \imem~73_combout  ) # ( !\imem~73_combout  & ( ((!\imem~52_combout ) # (\PC[14]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q ) ) )

	.dataa(!\PC[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~52_combout ),
	.datad(!\PC[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~127 .extended_lut = "off";
defparam \imem~127 .lut_mask = 64'hF5FFF5FFFFFFFFFF;
defparam \imem~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \regs~2540_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2064_combout )))) # (\WideOr2~1_combout  & (((\imem~127_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( !VCC ))
// \Add1~2  = CARRY(( \regs~2540_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2064_combout )))) # (\WideOr2~1_combout  & (((\imem~127_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( !VCC ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2064_combout ),
	.datad(!\regs~2540_combout ),
	.datae(gnd),
	.dataf(!\imem~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000E4A0000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \regs~2523_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2557_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~77_combout )))) ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( \regs~2523_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2557_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~77_combout )))) ) + ( \Add1~2  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2557_combout ),
	.datad(!\regs~2523_combout ),
	.datae(gnd),
	.dataf(!\imem~77_combout ),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F5B1000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N18
cyclonev_lcell_comb \Add2~130 (
// Equation(s):
// \Add2~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~130_cout ),
	.shareout());
// synopsys translate_off
defparam \Add2~130 .extended_lut = "off";
defparam \Add2~130 .lut_mask = 64'h000000000000FFFF;
defparam \Add2~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N21
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \regs~2540_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2064_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~127_combout )))) ) + ( \Add2~130_cout  ))
// \Add2~2  = CARRY(( \regs~2540_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2064_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~127_combout )))) ) + ( \Add2~130_cout  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2064_combout ),
	.datad(!\regs~2540_combout ),
	.datae(gnd),
	.dataf(!\imem~127_combout ),
	.datag(gnd),
	.cin(\Add2~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h00001D3F000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N24
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2557_combout )))) # (\WideOr2~1_combout  & (((!\imem~77_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2523_combout  ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2557_combout )))) # (\WideOr2~1_combout  & (((!\imem~77_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2523_combout  ) + ( \Add2~2  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2557_combout ),
	.datad(!\imem~77_combout ),
	.datae(gnd),
	.dataf(!\regs~2523_combout ),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FF000000F3D1;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N0
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \Add1~5_sumout  & ( \Add2~5_sumout  & ( \Selector30~0_combout  ) ) ) # ( !\Add1~5_sumout  & ( \Add2~5_sumout  & ( (\Selector35~0_combout  & \Selector30~0_combout ) ) ) ) # ( \Add1~5_sumout  & ( !\Add2~5_sumout  & ( 
// (!\Selector35~0_combout  & \Selector30~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(gnd),
	.datae(!\Add1~5_sumout ),
	.dataf(!\Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h00000C0C03030F0F;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N0
cyclonev_lcell_comb \Selector30~3 (
// Equation(s):
// \Selector30~3_combout  = ( \Selector30~2_combout  & ( \Selector30~1_combout  & ( \Selector33~0_combout  ) ) ) # ( !\Selector30~2_combout  & ( \Selector30~1_combout  & ( \Selector33~0_combout  ) ) ) # ( \Selector30~2_combout  & ( !\Selector30~1_combout  & 
// ( (\Selector36~1_combout  & \Selector33~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(gnd),
	.datae(!\Selector30~2_combout ),
	.dataf(!\Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~3 .extended_lut = "off";
defparam \Selector30~3 .lut_mask = 64'h000003030F0F0F0F;
defparam \Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \aluout_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector30~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[1] .is_wysiwyg = "true";
defparam \aluout_M[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N27
cyclonev_lcell_comb \wregval_M[1]~36 (
// Equation(s):
// \wregval_M[1]~36_combout  = ( aluout_M[1] & ( (((\selpcplus_M~q  & pcplus_M[1])) # (\selmemout_M~q )) # (\selaluout_M~q ) ) ) # ( !aluout_M[1] & ( (!\selaluout_M~q  & (((\selpcplus_M~q  & pcplus_M[1])) # (\selmemout_M~q ))) ) )

	.dataa(!\selaluout_M~q ),
	.datab(!\selpcplus_M~q ),
	.datac(!\selmemout_M~q ),
	.datad(!pcplus_M[1]),
	.datae(gnd),
	.dataf(!aluout_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~36 .extended_lut = "off";
defparam \wregval_M[1]~36 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \wregval_M[1]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N33
cyclonev_lcell_comb \HexOut[1]~0 (
// Equation(s):
// \HexOut[1]~0_combout  = ( !wmemval_M[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[1]~0 .extended_lut = "off";
defparam \HexOut[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N34
dffeas \HexOut[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[1]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[1]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[1] .is_wysiwyg = "true";
defparam \HexOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N32
dffeas \led[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[1]),
	.prn(vcc));
// synopsys translate_off
defparam \led[1] .is_wysiwyg = "true";
defparam \led[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N30
cyclonev_lcell_comb \wregval_M[1]~35 (
// Equation(s):
// \wregval_M[1]~35_combout  = ( led[1] & ( !\memout_M[0]~0_combout  & ( (\Equal2~5_combout  & (((!HexOut[1] & \wregval_M[0]~0_combout )) # (\always6~0_combout ))) ) ) ) # ( !led[1] & ( !\memout_M[0]~0_combout  & ( (!HexOut[1] & (\wregval_M[0]~0_combout  & 
// \Equal2~5_combout )) ) ) )

	.dataa(!\always6~0_combout ),
	.datab(!HexOut[1]),
	.datac(!\wregval_M[0]~0_combout ),
	.datad(!\Equal2~5_combout ),
	.datae(!led[1]),
	.dataf(!\memout_M[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~35 .extended_lut = "off";
defparam \wregval_M[1]~35 .lut_mask = 64'h000C005D00000000;
defparam \wregval_M[1]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N36
cyclonev_lcell_comb \wregval_M[1]~37 (
// Equation(s):
// \wregval_M[1]~37_combout  = ((pcplus_M[1] & \wregval_M[0]~9_combout )) # (\selaluout_M~q )

	.dataa(gnd),
	.datab(!\selaluout_M~q ),
	.datac(!pcplus_M[1]),
	.datad(!\wregval_M[0]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~37 .extended_lut = "off";
defparam \wregval_M[1]~37 .lut_mask = 64'h333F333F333F333F;
defparam \wregval_M[1]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N51
cyclonev_lcell_comb \wregval_M[1]~38 (
// Equation(s):
// \wregval_M[1]~38_combout  = ( \wregval_M[1]~37_combout  & ( \dbus[1]~50_combout  & ( \wregval_M[1]~36_combout  ) ) ) # ( !\wregval_M[1]~37_combout  & ( \dbus[1]~50_combout  & ( (\wregval_M[1]~36_combout  & ((\wregval_M[25]~1_combout ) # 
// (\wregval_M[1]~35_combout ))) ) ) ) # ( \wregval_M[1]~37_combout  & ( !\dbus[1]~50_combout  & ( \wregval_M[1]~36_combout  ) ) ) # ( !\wregval_M[1]~37_combout  & ( !\dbus[1]~50_combout  & ( (\wregval_M[1]~36_combout  & (((\dbus[1]~54_combout  & 
// \wregval_M[25]~1_combout )) # (\wregval_M[1]~35_combout ))) ) ) )

	.dataa(!\wregval_M[1]~36_combout ),
	.datab(!\dbus[1]~54_combout ),
	.datac(!\wregval_M[1]~35_combout ),
	.datad(!\wregval_M[25]~1_combout ),
	.datae(!\wregval_M[1]~37_combout ),
	.dataf(!\dbus[1]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~38 .extended_lut = "off";
defparam \wregval_M[1]~38 .lut_mask = 64'h0515555505555555;
defparam \wregval_M[1]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N44
dffeas \regs~225 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~225 .is_wysiwyg = "true";
defparam \regs~225 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \regs~3600 (
// Equation(s):
// \regs~3600_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1_q ))) # (\imem~134_combout  & (\regs~33_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( ((!\imem~123_combout 
//  & ((!\imem~134_combout  & ((\regs~65_q ))) # (\imem~134_combout  & (\regs~97_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~97_q ),
	.datab(!\regs~33_q ),
	.datac(!\regs~65_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3600 .extended_lut = "on";
defparam \regs~3600 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3600 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \regs~2541 (
// Equation(s):
// \regs~2541_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3600_combout ))))) # (\imem~123_combout  & (((!\regs~3600_combout  & (\regs~129_q )) # (\regs~3600_combout  & ((\regs~161_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3600_combout ))))) # (\imem~123_combout  & ((!\regs~3600_combout  & (((\regs~193_q )))) # (\regs~3600_combout  & (\regs~225_q )))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~225_q ),
	.datac(!\regs~193_q ),
	.datad(!\regs~3600_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~161_q ),
	.datag(!\regs~129_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2541 .extended_lut = "on";
defparam \regs~2541 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \regs~2541 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N40
dffeas \regs~673DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~673DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~673DUPLICATE .is_wysiwyg = "true";
defparam \regs~673DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N56
dffeas \regs~609 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~609 .is_wysiwyg = "true";
defparam \regs~609 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \regs~3604 (
// Equation(s):
// \regs~3604_combout  = ( !\imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~513_q  & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~545_q )))) ) ) # ( \imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~577_q  & 
// !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~609_q )))) ) )

	.dataa(!\regs~609_q ),
	.datab(!\regs~545_q ),
	.datac(!\regs~577_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~513_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3604 .extended_lut = "on";
defparam \regs~3604 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3604 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \regs~2545 (
// Equation(s):
// \regs~2545_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3604_combout )))) # (\imem~123_combout  & ((!\regs~3604_combout  & ((\regs~641_q ))) # (\regs~3604_combout  & (\regs~673DUPLICATE_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3604_combout )))) # (\imem~123_combout  & ((!\regs~3604_combout  & ((\regs~705_q ))) # (\regs~3604_combout  & (\regs~737_q ))))) ) )

	.dataa(!\regs~673DUPLICATE_q ),
	.datab(!\regs~737_q ),
	.datac(!\regs~705_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3604_combout ),
	.datag(!\regs~641_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2545 .extended_lut = "on";
defparam \regs~2545 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2545 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N59
dffeas \regs~1089DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1089feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1089DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1089DUPLICATE .is_wysiwyg = "true";
defparam \regs~1089DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N42
cyclonev_lcell_comb \regs~3608 (
// Equation(s):
// \regs~3608_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1025_q ))) # (\imem~134_combout  & (\regs~1057_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1089DUPLICATE_q ))) # (\imem~134_combout  & (\regs~1121_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1057_q ),
	.datab(!\regs~1121_q ),
	.datac(!\regs~1089DUPLICATE_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1025_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3608 .extended_lut = "on";
defparam \regs~3608 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3608 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N18
cyclonev_lcell_comb \regs~2549 (
// Equation(s):
// \regs~2549_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3608_combout )))) # (\imem~123_combout  & ((!\regs~3608_combout  & ((\regs~1153_q ))) # (\regs~3608_combout  & (\regs~1185_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3608_combout )))) # (\imem~123_combout  & ((!\regs~3608_combout  & ((\regs~1217_q ))) # (\regs~3608_combout  & (\regs~1249_q ))))) ) )

	.dataa(!\regs~1249_q ),
	.datab(!\regs~1185_q ),
	.datac(!\regs~1217_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3608_combout ),
	.datag(!\regs~1153_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2549 .extended_lut = "on";
defparam \regs~2549 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2549 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N6
cyclonev_lcell_comb \regs~3612 (
// Equation(s):
// \regs~3612_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1537_q ))) # (\imem~134_combout  & (\regs~1569_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1601_q ))) # (\imem~134_combout  & (\regs~1633_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1569_q ),
	.datab(!\regs~1633_q ),
	.datac(!\regs~1601_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1537_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3612 .extended_lut = "on";
defparam \regs~3612 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3612 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N45
cyclonev_lcell_comb \regs~2553 (
// Equation(s):
// \regs~2553_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3612_combout )))) # (\imem~123_combout  & ((!\regs~3612_combout  & ((\regs~1665_q ))) # (\regs~3612_combout  & (\regs~1697_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3612_combout )))) # (\imem~123_combout  & ((!\regs~3612_combout  & ((\regs~1729_q ))) # (\regs~3612_combout  & (\regs~1761_q ))))) ) )

	.dataa(!\regs~1697_q ),
	.datab(!\regs~1761_q ),
	.datac(!\regs~1729_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3612_combout ),
	.datag(!\regs~1665_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2553 .extended_lut = "on";
defparam \regs~2553 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2553 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N39
cyclonev_lcell_comb \regs~2557 (
// Equation(s):
// \regs~2557_combout  = ( \regs~2549_combout  & ( \regs~2553_combout  & ( ((!\imem~6_combout  & (\regs~2541_combout )) # (\imem~6_combout  & ((\regs~2545_combout )))) # (\imem~12_combout ) ) ) ) # ( !\regs~2549_combout  & ( \regs~2553_combout  & ( 
// (!\imem~12_combout  & ((!\imem~6_combout  & (\regs~2541_combout )) # (\imem~6_combout  & ((\regs~2545_combout ))))) # (\imem~12_combout  & (((\imem~6_combout )))) ) ) ) # ( \regs~2549_combout  & ( !\regs~2553_combout  & ( (!\imem~12_combout  & 
// ((!\imem~6_combout  & (\regs~2541_combout )) # (\imem~6_combout  & ((\regs~2545_combout ))))) # (\imem~12_combout  & (((!\imem~6_combout )))) ) ) ) # ( !\regs~2549_combout  & ( !\regs~2553_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout  & 
// (\regs~2541_combout )) # (\imem~6_combout  & ((\regs~2545_combout ))))) ) ) )

	.dataa(!\regs~2541_combout ),
	.datab(!\imem~12_combout ),
	.datac(!\regs~2545_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2549_combout ),
	.dataf(!\regs~2553_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2557 .extended_lut = "off";
defparam \regs~2557 .lut_mask = 64'h440C770C443F773F;
defparam \regs~2557 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( \regs~2472_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2489_combout )))) # (\WideOr2~1_combout  & (((\imem~128_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~6  ))
// \Add1~110  = CARRY(( \regs~2472_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2489_combout )))) # (\WideOr2~1_combout  & (((\imem~128_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~6  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2489_combout ),
	.datad(!\regs~2472_combout ),
	.datae(gnd),
	.dataf(!\imem~128_combout ),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000E4A0000000FF;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( \regs~2455_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2506_combout )))) # (\WideOr2~1_combout  & (((\imem~69_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~110  ))
// \Add1~122  = CARRY(( \regs~2455_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2506_combout )))) # (\WideOr2~1_combout  & (((\imem~69_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~110  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2506_combout ),
	.datad(!\regs~2455_combout ),
	.datae(gnd),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000E4A0000000FF;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( \regs~2659_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2642_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~93_combout )))) ) + ( \Add1~122  ))
// \Add1~118  = CARRY(( \regs~2659_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2642_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~93_combout )))) ) + ( \Add1~122  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2642_combout ),
	.datad(!\regs~2659_combout ),
	.datae(gnd),
	.dataf(!\imem~93_combout ),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000F5B1000000FF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( \regs~2693_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2676_combout )))) # (\WideOr2~1_combout  & (((\imem~98_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~118  ))
// \Add1~126  = CARRY(( \regs~2693_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2676_combout )))) # (\WideOr2~1_combout  & (((\imem~98_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~118  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2676_combout ),
	.datad(!\regs~2693_combout ),
	.datae(gnd),
	.dataf(!\imem~98_combout ),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000E4A0000000FF;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N51
cyclonev_lcell_comb \aluin2_A[5]~17 (
// Equation(s):
// \aluin2_A[5]~17_combout  = ( \regs~2676_combout  & ( \WideOr2~1_combout  & ( (\imem~98_combout ) # (\PC[15]~DUPLICATE_q ) ) ) ) # ( !\regs~2676_combout  & ( \WideOr2~1_combout  & ( (\imem~98_combout ) # (\PC[15]~DUPLICATE_q ) ) ) ) # ( \regs~2676_combout  
// & ( !\WideOr2~1_combout  ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~98_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~2676_combout ),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[5]~17 .extended_lut = "off";
defparam \aluin2_A[5]~17 .lut_mask = 64'h0000FFFF77777777;
defparam \aluin2_A[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N42
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( \aluin2_A[5]~17_combout  & ( \regs~2693_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout )) # (\Selector37~0_combout  & (\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// !\aluin2_A[5]~17_combout  & ( \regs~2693_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout  $ (!\Selector38~0_combout ))) # (\Selector37~0_combout  & (!\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// \aluin2_A[5]~17_combout  & ( !\regs~2693_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout  $ (!\Selector38~0_combout ))) # (\Selector37~0_combout  & (!\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// !\aluin2_A[5]~17_combout  & ( !\regs~2693_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector37~0_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector37~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(!\aluin2_A[5]~17_combout ),
	.dataf(!\regs~2693_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h0504144014404140;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N27
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2489_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~128_combout )))) ) + ( \regs~2472_combout  ) + ( \Add2~6  ))
// \Add2~110  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2489_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~128_combout )))) ) + ( \regs~2472_combout  ) + ( \Add2~6  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2489_combout ),
	.datad(!\imem~128_combout ),
	.datae(gnd),
	.dataf(!\regs~2472_combout ),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000FF000000E2C0;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N30
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( \regs~2455_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2506_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~69_combout )))) ) + ( \Add2~110  ))
// \Add2~122  = CARRY(( \regs~2455_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2506_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~69_combout )))) ) + ( \Add2~110  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2506_combout ),
	.datad(!\regs~2455_combout ),
	.datae(gnd),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h00001D3F000000FF;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N33
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2642_combout )))) # (\WideOr2~1_combout  & (((!\imem~93_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2659_combout  ) + ( \Add2~122  ))
// \Add2~118  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2642_combout )))) # (\WideOr2~1_combout  & (((!\imem~93_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2659_combout  ) + ( \Add2~122  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2642_combout ),
	.datad(!\imem~93_combout ),
	.datae(gnd),
	.dataf(!\regs~2659_combout ),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000FF000000F3D1;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N36
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2676_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~98_combout )))) ) + ( \regs~2693_combout  ) + ( \Add2~118  ))
// \Add2~126  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2676_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~98_combout )))) ) + ( \regs~2693_combout  ) + ( \Add2~118  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2676_combout ),
	.datad(!\imem~98_combout ),
	.datae(gnd),
	.dataf(!\regs~2693_combout ),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000FF000000E2C0;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N3
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( \Selector33~0_combout  & ( \Add2~125_sumout  & ( ((\Selector30~0_combout  & ((\Selector35~0_combout ) # (\Add1~125_sumout )))) # (\Selector26~0_combout ) ) ) ) # ( \Selector33~0_combout  & ( !\Add2~125_sumout  & ( 
// ((\Add1~125_sumout  & (\Selector30~0_combout  & !\Selector35~0_combout ))) # (\Selector26~0_combout ) ) ) )

	.dataa(!\Add1~125_sumout ),
	.datab(!\Selector26~0_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\Selector33~0_combout ),
	.dataf(!\Add2~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'h000037330000373F;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N1
dffeas \aluout_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector26~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[5] .is_wysiwyg = "true";
defparam \aluout_M[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[1]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[17]~84_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node[0]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[17]~84_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],\aluout_M[4]~DUPLICATE_q ,aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~1_combout ,\Selector18~1_combout ,\Selector19~1_combout ,\Selector20~1_combout ,\Selector21~1_combout ,\Selector22~1_combout ,\Selector23~1_combout ,\Selector24~1_combout ,\Selector25~1_combout ,\Selector26~1_combout ,\Selector27~1_combout ,
\Selector28~1_combout ,\Selector29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "Test2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_ftk1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N45
cyclonev_lcell_comb \dbus[17]~82 (
// Equation(s):
// \dbus[17]~82_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( !\dbus~1_combout  ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\dbus~1_combout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( 
// (!\dbus~1_combout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\dbus~1_combout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[17]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[17]~82 .extended_lut = "off";
defparam \dbus[17]~82 .lut_mask = 64'h00000A0AA0A0AAAA;
defparam \dbus[17]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N24
cyclonev_lcell_comb \dbus[17]~83 (
// Equation(s):
// \dbus[17]~83_combout  = ( \dbus[5]~5_combout  & ( (\timer|cnt[17]~DUPLICATE_q  & \dbus[3]~9_combout ) ) ) # ( !\dbus[5]~5_combout  & ( (\timer|lim [17] & \dbus[3]~9_combout ) ) )

	.dataa(gnd),
	.datab(!\timer|lim [17]),
	.datac(!\timer|cnt[17]~DUPLICATE_q ),
	.datad(!\dbus[3]~9_combout ),
	.datae(gnd),
	.dataf(!\dbus[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[17]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[17]~83 .extended_lut = "off";
defparam \dbus[17]~83 .lut_mask = 64'h00330033000F000F;
defparam \dbus[17]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N57
cyclonev_lcell_comb \dbus[17]~84 (
// Equation(s):
// \dbus[17]~84_combout  = ( \dbus[17]~83_combout  ) # ( !\dbus[17]~83_combout  & ( ((\wrmem_M~q  & wmemval_M[17])) # (\dbus[17]~82_combout ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(gnd),
	.datac(!\dbus[17]~82_combout ),
	.datad(!wmemval_M[17]),
	.datae(gnd),
	.dataf(!\dbus[17]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[17]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[17]~84 .extended_lut = "off";
defparam \dbus[17]~84 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \dbus[17]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N27
cyclonev_lcell_comb \wregval_M[17]~63 (
// Equation(s):
// \wregval_M[17]~63_combout  = ( \wregval_M[25]~1_combout  & ( (!\dbus[17]~84_combout  & ((!\wregval_M[10]~6_combout ) # (HexOut[17]))) ) ) # ( !\wregval_M[25]~1_combout  & ( (!\wregval_M[10]~6_combout ) # (HexOut[17]) ) )

	.dataa(!\wregval_M[10]~6_combout ),
	.datab(gnd),
	.datac(!HexOut[17]),
	.datad(!\dbus[17]~84_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[25]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[17]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[17]~63 .extended_lut = "off";
defparam \wregval_M[17]~63 .lut_mask = 64'hAFAFAFAFAF00AF00;
defparam \wregval_M[17]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N47
dffeas \pcplus_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[17] .is_wysiwyg = "true";
defparam \pcplus_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N26
dffeas \aluout_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[17] .is_wysiwyg = "true";
defparam \aluout_M[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N21
cyclonev_lcell_comb \wregval_M[17]~64 (
// Equation(s):
// \wregval_M[17]~64_combout  = ( \selpcplus_M~q  & ( aluout_M[17] & ( ((!\selmemout_M~q  & ((pcplus_M[17]))) # (\selmemout_M~q  & (!\wregval_M[17]~63_combout ))) # (\selaluout_M~q ) ) ) ) # ( !\selpcplus_M~q  & ( aluout_M[17] & ( 
// ((!\wregval_M[17]~63_combout  & \selmemout_M~q )) # (\selaluout_M~q ) ) ) ) # ( \selpcplus_M~q  & ( !aluout_M[17] & ( (!\selaluout_M~q  & ((!\selmemout_M~q  & ((pcplus_M[17]))) # (\selmemout_M~q  & (!\wregval_M[17]~63_combout )))) ) ) ) # ( 
// !\selpcplus_M~q  & ( !aluout_M[17] & ( (!\selaluout_M~q  & (!\wregval_M[17]~63_combout  & \selmemout_M~q )) ) ) )

	.dataa(!\selaluout_M~q ),
	.datab(!\wregval_M[17]~63_combout ),
	.datac(!pcplus_M[17]),
	.datad(!\selmemout_M~q ),
	.datae(!\selpcplus_M~q ),
	.dataf(!aluout_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[17]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[17]~64 .extended_lut = "off";
defparam \wregval_M[17]~64 .lut_mask = 64'h00880A8855DD5FDD;
defparam \wregval_M[17]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N14
dffeas \regs~1201 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1201 .is_wysiwyg = "true";
defparam \regs~1201 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N42
cyclonev_lcell_comb \regs~3928 (
// Equation(s):
// \regs~3928_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~1041_q )) # (\imem~134_combout  & ((\regs~1073_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1105_q ))) # (\imem~134_combout  & (\regs~1137_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1137_q ),
	.datac(!\regs~1105_q ),
	.datad(!\regs~1073_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1041_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3928_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3928 .extended_lut = "on";
defparam \regs~3928 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3928 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \regs~2889 (
// Equation(s):
// \regs~2889_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3928_combout )))) # (\imem~123_combout  & ((!\regs~3928_combout  & ((\regs~1169_q ))) # (\regs~3928_combout  & (\regs~1201_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3928_combout )))) # (\imem~123_combout  & ((!\regs~3928_combout  & ((\regs~1233_q ))) # (\regs~3928_combout  & (\regs~1265_q ))))) ) )

	.dataa(!\regs~1201_q ),
	.datab(!\regs~1265_q ),
	.datac(!\regs~1233_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3928_combout ),
	.datag(!\regs~1169_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2889_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2889 .extended_lut = "on";
defparam \regs~2889 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2889 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N54
cyclonev_lcell_comb \regs~3932 (
// Equation(s):
// \regs~3932_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~1553_q )) # (\imem~134_combout  & ((\regs~1585_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((!\imem~134_combout  & (((\regs~1617_q )))) # (\imem~134_combout  & (\regs~1649_q )))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\regs~1649_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1617_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~1585_q ),
	.datag(!\regs~1553_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3932_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3932 .extended_lut = "on";
defparam \regs~3932 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~3932 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \regs~2893 (
// Equation(s):
// \regs~2893_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3932_combout ))))) # (\imem~123_combout  & (((!\regs~3932_combout  & ((\regs~1681_q ))) # (\regs~3932_combout  & (\regs~1713_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3932_combout )))) # (\imem~123_combout  & ((!\regs~3932_combout  & (\regs~1745_q )) # (\regs~3932_combout  & ((\regs~1777_q )))))) ) )

	.dataa(!\regs~1713_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1745_q ),
	.datad(!\regs~1777_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3932_combout ),
	.datag(!\regs~1681_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2893_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2893 .extended_lut = "on";
defparam \regs~2893 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2893 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N18
cyclonev_lcell_comb \regs~3920 (
// Equation(s):
// \regs~3920_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~17_q ))) # (\imem~134_combout  & (\regs~49_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~81_q ))) # (\imem~134_combout  & (\regs~113_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~113_q ),
	.datab(!\regs~49_q ),
	.datac(!\regs~81_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~17_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3920_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3920 .extended_lut = "on";
defparam \regs~3920 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3920 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N12
cyclonev_lcell_comb \regs~2881 (
// Equation(s):
// \regs~2881_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3920_combout ))))) # (\imem~123_combout  & (((!\regs~3920_combout  & (\regs~145_q )) # (\regs~3920_combout  & ((\regs~177_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3920_combout ))))) # (\imem~123_combout  & (((!\regs~3920_combout  & ((\regs~209_q ))) # (\regs~3920_combout  & (\regs~241_q ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~241_q ),
	.datac(!\regs~209_q ),
	.datad(!\regs~177_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3920_combout ),
	.datag(!\regs~145_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2881_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2881 .extended_lut = "on";
defparam \regs~2881 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2881 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N22
dffeas \regs~689DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~689DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~689DUPLICATE .is_wysiwyg = "true";
defparam \regs~689DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N18
cyclonev_lcell_comb \regs~3924 (
// Equation(s):
// \regs~3924_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~529_q ))) # (\imem~134_combout  & (\regs~561_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~593_q ))) # (\imem~134_combout  & (\regs~625_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~625_q ),
	.datab(!\regs~561_q ),
	.datac(!\regs~593_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~529_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3924_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3924 .extended_lut = "on";
defparam \regs~3924 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3924 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N42
cyclonev_lcell_comb \regs~2885 (
// Equation(s):
// \regs~2885_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3924_combout )))) # (\imem~123_combout  & ((!\regs~3924_combout  & ((\regs~657_q ))) # (\regs~3924_combout  & (\regs~689DUPLICATE_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3924_combout )))) # (\imem~123_combout  & ((!\regs~3924_combout  & ((\regs~721_q ))) # (\regs~3924_combout  & (\regs~753_q ))))) ) )

	.dataa(!\regs~689DUPLICATE_q ),
	.datab(!\regs~753_q ),
	.datac(!\regs~721_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3924_combout ),
	.datag(!\regs~657_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2885_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2885 .extended_lut = "on";
defparam \regs~2885 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2885 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \regs~2897 (
// Equation(s):
// \regs~2897_combout  = ( \regs~2881_combout  & ( \regs~2885_combout  & ( (!\imem~12_combout ) # ((!\imem~6_combout  & (\regs~2889_combout )) # (\imem~6_combout  & ((\regs~2893_combout )))) ) ) ) # ( !\regs~2881_combout  & ( \regs~2885_combout  & ( 
// (!\imem~12_combout  & (((\imem~6_combout )))) # (\imem~12_combout  & ((!\imem~6_combout  & (\regs~2889_combout )) # (\imem~6_combout  & ((\regs~2893_combout ))))) ) ) ) # ( \regs~2881_combout  & ( !\regs~2885_combout  & ( (!\imem~12_combout  & 
// (((!\imem~6_combout )))) # (\imem~12_combout  & ((!\imem~6_combout  & (\regs~2889_combout )) # (\imem~6_combout  & ((\regs~2893_combout ))))) ) ) ) # ( !\regs~2881_combout  & ( !\regs~2885_combout  & ( (\imem~12_combout  & ((!\imem~6_combout  & 
// (\regs~2889_combout )) # (\imem~6_combout  & ((\regs~2893_combout ))))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\regs~2889_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\regs~2893_combout ),
	.datae(!\regs~2881_combout ),
	.dataf(!\regs~2885_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2897_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2897 .extended_lut = "off";
defparam \regs~2897 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \regs~2897 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N15
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \Add1~25_sumout  & ( \Add2~25_sumout  & ( \Selector30~0_combout  ) ) ) # ( !\Add1~25_sumout  & ( \Add2~25_sumout  & ( (\Selector35~0_combout  & \Selector30~0_combout ) ) ) ) # ( \Add1~25_sumout  & ( !\Add2~25_sumout  & ( 
// (!\Selector35~0_combout  & \Selector30~0_combout ) ) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(gnd),
	.datac(!\Selector30~0_combout ),
	.datad(gnd),
	.datae(!\Add1~25_sumout ),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h00000A0A05050F0F;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N30
cyclonev_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = ( \Selector13~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector13~0_combout  & ( (\Selector36~1_combout  & (\Selector13~1_combout  & \Selector33~0_combout )) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(gnd),
	.datac(!\Selector13~1_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~2 .extended_lut = "off";
defparam \Selector13~2 .lut_mask = 64'h0005000500FF00FF;
defparam \Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N31
dffeas \aluout_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[18] .is_wysiwyg = "true";
defparam \aluout_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N14
dffeas \HexOut[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[18]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[18] .is_wysiwyg = "true";
defparam \HexOut[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N33
cyclonev_lcell_comb \wregval_M[18]~24 (
// Equation(s):
// \wregval_M[18]~24_combout  = ( \wregval_M[10]~6_combout  & ( \dbus[18]~38_combout  & ( (!HexOut[18] & !\wregval_M[25]~1_combout ) ) ) ) # ( !\wregval_M[10]~6_combout  & ( \dbus[18]~38_combout  & ( !\wregval_M[25]~1_combout  ) ) ) # ( 
// \wregval_M[10]~6_combout  & ( !\dbus[18]~38_combout  & ( !HexOut[18] ) ) ) # ( !\wregval_M[10]~6_combout  & ( !\dbus[18]~38_combout  ) )

	.dataa(gnd),
	.datab(!HexOut[18]),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(gnd),
	.datae(!\wregval_M[10]~6_combout ),
	.dataf(!\dbus[18]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[18]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[18]~24 .extended_lut = "off";
defparam \wregval_M[18]~24 .lut_mask = 64'hFFFFCCCCF0F0C0C0;
defparam \wregval_M[18]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N15
cyclonev_lcell_comb \wregval_M[18]~25 (
// Equation(s):
// \wregval_M[18]~25_combout  = ( \selaluout_M~q  & ( \wregval_M[18]~24_combout  & ( aluout_M[18] ) ) ) # ( !\selaluout_M~q  & ( \wregval_M[18]~24_combout  & ( (pcplus_M[18] & (\selpcplus_M~q  & !\selmemout_M~q )) ) ) ) # ( \selaluout_M~q  & ( 
// !\wregval_M[18]~24_combout  & ( aluout_M[18] ) ) ) # ( !\selaluout_M~q  & ( !\wregval_M[18]~24_combout  & ( ((pcplus_M[18] & \selpcplus_M~q )) # (\selmemout_M~q ) ) ) )

	.dataa(!pcplus_M[18]),
	.datab(!aluout_M[18]),
	.datac(!\selpcplus_M~q ),
	.datad(!\selmemout_M~q ),
	.datae(!\selaluout_M~q ),
	.dataf(!\wregval_M[18]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[18]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[18]~25 .extended_lut = "off";
defparam \wregval_M[18]~25 .lut_mask = 64'h05FF333305003333;
defparam \wregval_M[18]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N7
dffeas \regs~1266 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1266 .is_wysiwyg = "true";
defparam \regs~1266 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N1
dffeas \regs~1138DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1138DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1138DUPLICATE .is_wysiwyg = "true";
defparam \regs~1138DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N30
cyclonev_lcell_comb \regs~3448 (
// Equation(s):
// \regs~3448_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1042_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1074_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1106_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1138DUPLICATE_q )))) ) )

	.dataa(!\regs~1138DUPLICATE_q ),
	.datab(!\regs~1074_q ),
	.datac(!\regs~1106_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1042_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3448 .extended_lut = "on";
defparam \regs~3448 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3448 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \regs~2379 (
// Equation(s):
// \regs~2379_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3448_combout )))) # (\imem~126_combout  & ((!\regs~3448_combout  & ((\regs~1170_q ))) # (\regs~3448_combout  & (\regs~1202_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3448_combout )))) # (\imem~126_combout  & ((!\regs~3448_combout  & ((\regs~1234_q ))) # (\regs~3448_combout  & (\regs~1266_q ))))) ) )

	.dataa(!\regs~1266_q ),
	.datab(!\regs~1202_q ),
	.datac(!\regs~1234_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3448_combout ),
	.datag(!\regs~1170_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2379_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2379 .extended_lut = "on";
defparam \regs~2379 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2379 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N24
cyclonev_lcell_comb \regs~3452 (
// Equation(s):
// \regs~3452_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (\regs~1554_q  & (!\imem~126_combout ))) # (\imem~153_combout  & (((\regs~1586_q ) # (\imem~126_combout ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & (((\regs~1618_q  & 
// (!\imem~126_combout ))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1650_q ))) ) )

	.dataa(!\regs~1650_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~1618_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~1586_q ),
	.datag(!\regs~1554_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3452 .extended_lut = "on";
defparam \regs~3452 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~3452 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N30
cyclonev_lcell_comb \regs~2383 (
// Equation(s):
// \regs~2383_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3452_combout )))) # (\imem~126_combout  & ((!\regs~3452_combout  & ((\regs~1682_q ))) # (\regs~3452_combout  & (\regs~1714_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3452_combout )))) # (\imem~126_combout  & ((!\regs~3452_combout  & ((\regs~1746_q ))) # (\regs~3452_combout  & (\regs~1778_q ))))) ) )

	.dataa(!\regs~1714_q ),
	.datab(!\regs~1778_q ),
	.datac(!\regs~1746_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3452_combout ),
	.datag(!\regs~1682_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2383_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2383 .extended_lut = "on";
defparam \regs~2383 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2383 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N48
cyclonev_lcell_comb \regs~3444 (
// Equation(s):
// \regs~3444_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~530_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~562_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~594_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~626_q )))) ) )

	.dataa(!\regs~562_q ),
	.datab(!\regs~626_q ),
	.datac(!\regs~594_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~530_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3444 .extended_lut = "on";
defparam \regs~3444 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3444 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N0
cyclonev_lcell_comb \regs~2375 (
// Equation(s):
// \regs~2375_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3444_combout ))))) # (\imem~126_combout  & (((!\regs~3444_combout  & (\regs~658_q )) # (\regs~3444_combout  & ((\regs~690_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3444_combout ))))) # (\imem~126_combout  & (((!\regs~3444_combout  & ((\regs~722_q ))) # (\regs~3444_combout  & (\regs~754_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~754_q ),
	.datac(!\regs~722_q ),
	.datad(!\regs~690_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3444_combout ),
	.datag(!\regs~658_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2375_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2375 .extended_lut = "on";
defparam \regs~2375 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2375 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N2
dffeas \regs~210 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~210 .is_wysiwyg = "true";
defparam \regs~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N20
dffeas \regs~178 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~178 .is_wysiwyg = "true";
defparam \regs~178 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N48
cyclonev_lcell_comb \regs~3440 (
// Equation(s):
// \regs~3440_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (\regs~18_q  & (!\imem~126_combout ))) # (\imem~153_combout  & (((\regs~50_q ) # (\imem~126_combout ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & (((\regs~82_q  & 
// (!\imem~126_combout ))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~114_q ))) ) )

	.dataa(!\regs~114_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~82_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~50_q ),
	.datag(!\regs~18_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3440 .extended_lut = "on";
defparam \regs~3440 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~3440 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N59
dffeas \regs~146 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~146 .is_wysiwyg = "true";
defparam \regs~146 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N33
cyclonev_lcell_comb \regs~2371 (
// Equation(s):
// \regs~2371_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3440_combout )))) # (\imem~126_combout  & ((!\regs~3440_combout  & (\regs~146_q )) # (\regs~3440_combout  & ((\regs~178_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3440_combout ))))) # (\imem~126_combout  & (((!\regs~3440_combout  & ((\regs~210_q ))) # (\regs~3440_combout  & (\regs~242_q ))))) ) )

	.dataa(!\regs~242_q ),
	.datab(!\imem~126_combout ),
	.datac(!\regs~210_q ),
	.datad(!\regs~178_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3440_combout ),
	.datag(!\regs~146_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2371_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2371 .extended_lut = "on";
defparam \regs~2371 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2371 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \regs~2387 (
// Equation(s):
// \regs~2387_combout  = ( \regs~2375_combout  & ( \regs~2371_combout  & ( (!\imem~51_combout ) # ((!\imem~46_combout  & (\regs~2379_combout )) # (\imem~46_combout  & ((\regs~2383_combout )))) ) ) ) # ( !\regs~2375_combout  & ( \regs~2371_combout  & ( 
// (!\imem~51_combout  & (!\imem~46_combout )) # (\imem~51_combout  & ((!\imem~46_combout  & (\regs~2379_combout )) # (\imem~46_combout  & ((\regs~2383_combout ))))) ) ) ) # ( \regs~2375_combout  & ( !\regs~2371_combout  & ( (!\imem~51_combout  & 
// (\imem~46_combout )) # (\imem~51_combout  & ((!\imem~46_combout  & (\regs~2379_combout )) # (\imem~46_combout  & ((\regs~2383_combout ))))) ) ) ) # ( !\regs~2375_combout  & ( !\regs~2371_combout  & ( (\imem~51_combout  & ((!\imem~46_combout  & 
// (\regs~2379_combout )) # (\imem~46_combout  & ((\regs~2383_combout ))))) ) ) )

	.dataa(!\imem~51_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\regs~2379_combout ),
	.datad(!\regs~2383_combout ),
	.datae(!\regs~2375_combout ),
	.dataf(!\regs~2371_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2387 .extended_lut = "off";
defparam \regs~2387 .lut_mask = 64'h041526378C9DAEBF;
defparam \regs~2387 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \imem~136 (
// Equation(s):
// \imem~136_combout  = ( \imem~121_combout  ) # ( !\imem~121_combout  & ( !\imem~52_combout  ) )

	.dataa(!\imem~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~121_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~136 .extended_lut = "off";
defparam \imem~136 .lut_mask = 64'hAAAAFFFFAAAAFFFF;
defparam \imem~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N33
cyclonev_lcell_comb \imem~148 (
// Equation(s):
// \imem~148_combout  = ( \imem~116_combout  ) # ( !\imem~116_combout  & ( !\imem~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~52_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~148 .extended_lut = "off";
defparam \imem~148 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \imem~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N33
cyclonev_lcell_comb \Add4~113 (
// Equation(s):
// \Add4~113_sumout  = SUM(( (((\imem~148_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q )) # (PC[14]) ) + ( \regs~3016_combout  ) + ( \Add4~2  ))
// \Add4~114  = CARRY(( (((\imem~148_combout ) # (\PC[15]~DUPLICATE_q )) # (\PC[13]~DUPLICATE_q )) # (PC[14]) ) + ( \regs~3016_combout  ) + ( \Add4~2  ))

	.dataa(!PC[14]),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~148_combout ),
	.datae(gnd),
	.dataf(!\regs~3016_combout ),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~113_sumout ),
	.cout(\Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \Add4~113 .extended_lut = "off";
defparam \Add4~113 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N36
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( \regs~2778_combout  ) + ( (((\imem~136_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~114  ))
// \Add4~6  = CARRY(( \regs~2778_combout  ) + ( (((\imem~136_combout ) # (\PC[13]~DUPLICATE_q )) # (\PC[15]~DUPLICATE_q )) # (PC[14]) ) + ( \Add4~114  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2778_combout ),
	.datae(gnd),
	.dataf(!\imem~136_combout ),
	.datag(gnd),
	.cin(\Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h00008000000000FF;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N39
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( \regs~2812_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( \regs~2812_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~6  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2812_combout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N42
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( \regs~2846_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( \regs~2846_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~10  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2846_combout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N45
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( \regs~2880_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~14  ))
// \Add4~18  = CARRY(( \regs~2880_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~14  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2880_combout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N48
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( \regs~2387_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( \regs~2387_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~18  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2387_combout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N51
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( \regs~2421_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~22  ))
// \Add4~46  = CARRY(( \regs~2421_combout  ) + ( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add4~22  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\regs~2421_combout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N0
cyclonev_lcell_comb \pcgood_B[20]~14 (
// Equation(s):
// \pcgood_B[20]~14_combout  = ( \Add3~49_sumout  & ( \Selector31~19_combout  & ( ((!\isjump_D~0_combout  & ((\Add0~49_sumout ))) # (\isjump_D~0_combout  & (\Add4~49_sumout ))) # (\dobranch_A~0_combout ) ) ) ) # ( !\Add3~49_sumout  & ( \Selector31~19_combout 
//  & ( (!\dobranch_A~0_combout  & ((!\isjump_D~0_combout  & ((\Add0~49_sumout ))) # (\isjump_D~0_combout  & (\Add4~49_sumout )))) ) ) ) # ( \Add3~49_sumout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & ((\Add0~49_sumout ))) # 
// (\isjump_D~0_combout  & (\Add4~49_sumout )) ) ) ) # ( !\Add3~49_sumout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & ((\Add0~49_sumout ))) # (\isjump_D~0_combout  & (\Add4~49_sumout )) ) ) )

	.dataa(!\Add4~49_sumout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add0~49_sumout ),
	.datae(!\Add3~49_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[20]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[20]~14 .extended_lut = "off";
defparam \pcgood_B[20]~14 .lut_mask = 64'h05F505F504C437F7;
defparam \pcgood_B[20]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N36
cyclonev_lcell_comb \PC~43 (
// Equation(s):
// \PC~43_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[20]~14_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[20]~14_combout ))) # (\Equal1~17_combout  & 
// (\Add0~49_sumout )))))) ) ) # ( \flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((PC[20])))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~49_sumout ),
	.datac(!PC[20]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[20]~14_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~43 .extended_lut = "on";
defparam \PC~43 .lut_mask = 64'h0505050505110505;
defparam \PC~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N37
dffeas \PC[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N56
dffeas \pcplus_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[20] .is_wysiwyg = "true";
defparam \pcplus_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N3
cyclonev_lcell_comb \HexOut[20]~8 (
// Equation(s):
// \HexOut[20]~8_combout  = ( !wmemval_M[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[20]~8 .extended_lut = "off";
defparam \HexOut[20]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \HexOut[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[20]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[20]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[20] .is_wysiwyg = "true";
defparam \HexOut[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N9
cyclonev_lcell_comb \wregval_M[20]~20 (
// Equation(s):
// \wregval_M[20]~20_combout  = ( \wregval_M[25]~1_combout  & ( ((!HexOut[20] & \wregval_M[10]~6_combout )) # (\dbus[20]~32_combout ) ) ) # ( !\wregval_M[25]~1_combout  & ( (!HexOut[20] & \wregval_M[10]~6_combout ) ) )

	.dataa(!HexOut[20]),
	.datab(gnd),
	.datac(!\dbus[20]~32_combout ),
	.datad(!\wregval_M[10]~6_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[25]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[20]~20 .extended_lut = "off";
defparam \wregval_M[20]~20 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \wregval_M[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N36
cyclonev_lcell_comb \wregval_M[20]~21 (
// Equation(s):
// \wregval_M[20]~21_combout  = ( \selpcplus_M~q  & ( \wregval_M[20]~20_combout  & ( (!\selaluout_M~q  & (((pcplus_M[20])) # (\selmemout_M~q ))) # (\selaluout_M~q  & (((aluout_M[20])))) ) ) ) # ( !\selpcplus_M~q  & ( \wregval_M[20]~20_combout  & ( 
// (!\selaluout_M~q  & (\selmemout_M~q )) # (\selaluout_M~q  & ((aluout_M[20]))) ) ) ) # ( \selpcplus_M~q  & ( !\wregval_M[20]~20_combout  & ( (!\selaluout_M~q  & (!\selmemout_M~q  & ((pcplus_M[20])))) # (\selaluout_M~q  & (((aluout_M[20])))) ) ) ) # ( 
// !\selpcplus_M~q  & ( !\wregval_M[20]~20_combout  & ( (aluout_M[20] & \selaluout_M~q ) ) ) )

	.dataa(!\selmemout_M~q ),
	.datab(!aluout_M[20]),
	.datac(!\selaluout_M~q ),
	.datad(!pcplus_M[20]),
	.datae(!\selpcplus_M~q ),
	.dataf(!\wregval_M[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[20]~21 .extended_lut = "off";
defparam \wregval_M[20]~21 .lut_mask = 64'h030303A3535353F3;
defparam \wregval_M[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N32
dffeas \regs~1268 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1268 .is_wysiwyg = "true";
defparam \regs~1268 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N50
dffeas \regs~1076 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1076_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1076 .is_wysiwyg = "true";
defparam \regs~1076 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \regs~3384 (
// Equation(s):
// \regs~3384_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1044_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1076_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1108_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1140_q )))) ) )

	.dataa(!\regs~1076_q ),
	.datab(!\regs~1140_q ),
	.datac(!\regs~1108_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1044_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3384 .extended_lut = "on";
defparam \regs~3384 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3384 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \regs~2311 (
// Equation(s):
// \regs~2311_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3384_combout )))) # (\imem~126_combout  & ((!\regs~3384_combout  & ((\regs~1172_q ))) # (\regs~3384_combout  & (\regs~1204_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3384_combout )))) # (\imem~126_combout  & ((!\regs~3384_combout  & ((\regs~1236_q ))) # (\regs~3384_combout  & (\regs~1268_q ))))) ) )

	.dataa(!\regs~1268_q ),
	.datab(!\regs~1204_q ),
	.datac(!\regs~1236_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3384_combout ),
	.datag(!\regs~1172_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2311 .extended_lut = "on";
defparam \regs~2311 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2311 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \regs~3388 (
// Equation(s):
// \regs~3388_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (!\imem~126_combout  & (\regs~1556_q ))) # (\imem~153_combout  & ((((\regs~1588_q ))) # (\imem~126_combout ))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & (!\imem~126_combout 
//  & (\regs~1620_q ))) # (\imem~153_combout  & ((((\regs~1652_q ))) # (\imem~126_combout ))) ) )

	.dataa(!\imem~153_combout ),
	.datab(!\imem~126_combout ),
	.datac(!\regs~1620_q ),
	.datad(!\regs~1652_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~1588_q ),
	.datag(!\regs~1556_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3388 .extended_lut = "on";
defparam \regs~3388 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~3388 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \regs~2315 (
// Equation(s):
// \regs~2315_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3388_combout ))))) # (\imem~126_combout  & (((!\regs~3388_combout  & ((\regs~1684_q ))) # (\regs~3388_combout  & (\regs~1716_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3388_combout )))) # (\imem~126_combout  & ((!\regs~3388_combout  & (\regs~1748_q )) # (\regs~3388_combout  & ((\regs~1780_q )))))) ) )

	.dataa(!\regs~1716_q ),
	.datab(!\imem~126_combout ),
	.datac(!\regs~1748_q ),
	.datad(!\regs~1780_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3388_combout ),
	.datag(!\regs~1684_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2315 .extended_lut = "on";
defparam \regs~2315 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2315 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N53
dffeas \regs~564 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~564 .is_wysiwyg = "true";
defparam \regs~564 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \regs~596DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~596feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~596DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~596DUPLICATE .is_wysiwyg = "true";
defparam \regs~596DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \regs~3380 (
// Equation(s):
// \regs~3380_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~532_q ))) # (\imem~153_combout  & (\regs~564_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~596DUPLICATE_q ))) # (\imem~153_combout  & (\regs~628_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~564_q ),
	.datab(!\regs~628_q ),
	.datac(!\regs~596DUPLICATE_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~532_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3380 .extended_lut = "on";
defparam \regs~3380 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3380 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \regs~2307 (
// Equation(s):
// \regs~2307_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3380_combout )))) # (\imem~126_combout  & ((!\regs~3380_combout  & ((\regs~660_q ))) # (\regs~3380_combout  & (\regs~692_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3380_combout )))) # (\imem~126_combout  & ((!\regs~3380_combout  & ((\regs~724_q ))) # (\regs~3380_combout  & (\regs~756_q ))))) ) )

	.dataa(!\regs~692_q ),
	.datab(!\regs~756_q ),
	.datac(!\regs~724_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3380_combout ),
	.datag(!\regs~660_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2307 .extended_lut = "on";
defparam \regs~2307 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2307 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \regs~3376 (
// Equation(s):
// \regs~3376_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & (((!\imem~153_combout  & ((\regs~20_q ))) # (\imem~153_combout  & (\regs~52_q ))))) # (\imem~126_combout  & ((((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & (\regs~84_q )) # (\imem~153_combout  & ((\regs~116_q ))))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~52_q ),
	.datab(!\imem~126_combout ),
	.datac(!\regs~84_q ),
	.datad(!\regs~116_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~20_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3376 .extended_lut = "on";
defparam \regs~3376 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~3376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \regs~2303 (
// Equation(s):
// \regs~2303_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3376_combout )))) # (\imem~126_combout  & ((!\regs~3376_combout  & ((\regs~148_q ))) # (\regs~3376_combout  & (\regs~180_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3376_combout )))) # (\imem~126_combout  & ((!\regs~3376_combout  & ((\regs~212_q ))) # (\regs~3376_combout  & (\regs~244_q ))))) ) )

	.dataa(!\regs~180_q ),
	.datab(!\regs~244_q ),
	.datac(!\regs~212_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3376_combout ),
	.datag(!\regs~148_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2303 .extended_lut = "on";
defparam \regs~2303 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2303 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \regs~2319 (
// Equation(s):
// \regs~2319_combout  = ( \regs~2307_combout  & ( \regs~2303_combout  & ( (!\imem~51_combout ) # ((!\imem~46_combout  & (\regs~2311_combout )) # (\imem~46_combout  & ((\regs~2315_combout )))) ) ) ) # ( !\regs~2307_combout  & ( \regs~2303_combout  & ( 
// (!\imem~51_combout  & (!\imem~46_combout )) # (\imem~51_combout  & ((!\imem~46_combout  & (\regs~2311_combout )) # (\imem~46_combout  & ((\regs~2315_combout ))))) ) ) ) # ( \regs~2307_combout  & ( !\regs~2303_combout  & ( (!\imem~51_combout  & 
// (\imem~46_combout )) # (\imem~51_combout  & ((!\imem~46_combout  & (\regs~2311_combout )) # (\imem~46_combout  & ((\regs~2315_combout ))))) ) ) ) # ( !\regs~2307_combout  & ( !\regs~2303_combout  & ( (\imem~51_combout  & ((!\imem~46_combout  & 
// (\regs~2311_combout )) # (\imem~46_combout  & ((\regs~2315_combout ))))) ) ) )

	.dataa(!\imem~51_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\regs~2311_combout ),
	.datad(!\regs~2315_combout ),
	.datae(!\regs~2307_combout ),
	.dataf(!\regs~2303_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2319 .extended_lut = "off";
defparam \regs~2319 .lut_mask = 64'h041526378C9DAEBF;
defparam \regs~2319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N57
cyclonev_lcell_comb \aluin2_A[20]~2 (
// Equation(s):
// \aluin2_A[20]~2_combout  = ( \aluin2_A[13]~0_combout  ) # ( !\aluin2_A[13]~0_combout  & ( (!\WideOr2~1_combout  & \regs~2336_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(!\regs~2336_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[20]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[20]~2 .extended_lut = "off";
defparam \aluin2_A[20]~2 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \aluin2_A[20]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N15
cyclonev_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = ( \Selector37~0_combout  & ( \aluin2_A[20]~2_combout  & ( (!\Selector38~0_combout  & (!\regs~2319_combout  $ (\Selector35~0_combout ))) ) ) ) # ( !\Selector37~0_combout  & ( \aluin2_A[20]~2_combout  & ( !\Selector35~0_combout  $ 
// (((!\Selector38~0_combout  & !\regs~2319_combout ))) ) ) ) # ( \Selector37~0_combout  & ( !\aluin2_A[20]~2_combout  & ( (!\Selector38~0_combout  & (!\regs~2319_combout  $ (!\Selector35~0_combout ))) ) ) ) # ( !\Selector37~0_combout  & ( 
// !\aluin2_A[20]~2_combout  & ( !\Selector35~0_combout  $ (((!\Selector38~0_combout ) # (!\regs~2319_combout ))) ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(gnd),
	.datac(!\regs~2319_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\Selector37~0_combout ),
	.dataf(!\aluin2_A[20]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~1 .extended_lut = "off";
defparam \Selector11~1 .lut_mask = 64'h05FA0AA05FA0A00A;
defparam \Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N21
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \Add2~33_sumout  & ( (\Selector30~0_combout  & ((\Add1~33_sumout ) # (\Selector35~0_combout ))) ) ) # ( !\Add2~33_sumout  & ( (!\Selector35~0_combout  & (\Selector30~0_combout  & \Add1~33_sumout )) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\Selector30~0_combout ),
	.datac(gnd),
	.datad(!\Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h0022002211331133;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N9
cyclonev_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = ( \Selector11~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector11~0_combout  & ( (\Selector36~1_combout  & (\Selector11~1_combout  & \Selector33~0_combout )) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(gnd),
	.datac(!\Selector11~1_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~2 .extended_lut = "off";
defparam \Selector11~2 .lut_mask = 64'h0005000500FF00FF;
defparam \Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N11
dffeas \aluout_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[20] .is_wysiwyg = "true";
defparam \aluout_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N27
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( aluout_M[21] ) # ( !aluout_M[21] & ( ((aluout_M[18]) # (aluout_M[20])) # (\aluout_M[19]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\aluout_M[19]~DUPLICATE_q ),
	.datac(!aluout_M[20]),
	.datad(!aluout_M[18]),
	.datae(gnd),
	.dataf(!aluout_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N24
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( \aluout_M[27]~DUPLICATE_q  ) # ( !\aluout_M[27]~DUPLICATE_q  & ( ((aluout_M[25]) # (\aluout_M[24]~DUPLICATE_q )) # (aluout_M[26]) ) )

	.dataa(gnd),
	.datab(!aluout_M[26]),
	.datac(!\aluout_M[24]~DUPLICATE_q ),
	.datad(!aluout_M[25]),
	.datae(gnd),
	.dataf(!\aluout_M[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N34
dffeas \aluout_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[22] .is_wysiwyg = "true";
defparam \aluout_M[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N36
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( aluout_M[23] ) # ( !aluout_M[23] & ( ((aluout_M[22]) # (\aluout_M[16]~DUPLICATE_q )) # (\aluout_M[17]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\aluout_M[17]~DUPLICATE_q ),
	.datac(!\aluout_M[16]~DUPLICATE_q ),
	.datad(!aluout_M[22]),
	.datae(gnd),
	.dataf(!aluout_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N51
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( aluout_M[31] ) # ( !aluout_M[31] & ( ((\aluout_M[28]~DUPLICATE_q ) # (aluout_M[29])) # (aluout_M[30]) ) )

	.dataa(gnd),
	.datab(!aluout_M[30]),
	.datac(!aluout_M[29]),
	.datad(!\aluout_M[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluout_M[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N30
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~0_combout  ) # ( !\WideNor0~0_combout  & ( ((\WideNor0~3_combout ) # (\WideNor0~2_combout )) # (\WideNor0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\WideNor0~1_combout ),
	.datac(!\WideNor0~2_combout ),
	.datad(!\WideNor0~3_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N6
cyclonev_lcell_comb \wregval_M[10]~6 (
// Equation(s):
// \wregval_M[10]~6_combout  = ( !aluout_M[5] & ( (\WideNor0~combout  & (\Equal2~5_combout  & (!aluout_M[3] & \always6~2_combout ))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\Equal2~5_combout ),
	.datac(!aluout_M[3]),
	.datad(!\always6~2_combout ),
	.datae(gnd),
	.dataf(!aluout_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[10]~6 .extended_lut = "off";
defparam \wregval_M[10]~6 .lut_mask = 64'h0010001000000000;
defparam \wregval_M[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N48
cyclonev_lcell_comb \HexOut[12]~5 (
// Equation(s):
// \HexOut[12]~5_combout  = !wmemval_M[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[12]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[12]~5 .extended_lut = "off";
defparam \HexOut[12]~5 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HexOut[12]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N49
dffeas \HexOut[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[12]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[12]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[12] .is_wysiwyg = "true";
defparam \HexOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N48
cyclonev_lcell_comb \wregval_M[12]~69 (
// Equation(s):
// \wregval_M[12]~69_combout  = ( \dbus[12]~93_combout  & ( (!\wregval_M[25]~1_combout  & ((!\wregval_M[10]~6_combout ) # (HexOut[12]))) ) ) # ( !\dbus[12]~93_combout  & ( (!\wregval_M[10]~6_combout ) # (HexOut[12]) ) )

	.dataa(!\wregval_M[10]~6_combout ),
	.datab(gnd),
	.datac(!HexOut[12]),
	.datad(!\wregval_M[25]~1_combout ),
	.datae(gnd),
	.dataf(!\dbus[12]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[12]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[12]~69 .extended_lut = "off";
defparam \wregval_M[12]~69 .lut_mask = 64'hAFAFAFAFAF00AF00;
defparam \wregval_M[12]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N24
cyclonev_lcell_comb \wregval_M[12]~70 (
// Equation(s):
// \wregval_M[12]~70_combout  = ( \selaluout_M~q  & ( \wregval_M[12]~69_combout  & ( aluout_M[12] ) ) ) # ( !\selaluout_M~q  & ( \wregval_M[12]~69_combout  & ( (!\selmemout_M~q  & (pcplus_M[12] & \selpcplus_M~q )) ) ) ) # ( \selaluout_M~q  & ( 
// !\wregval_M[12]~69_combout  & ( aluout_M[12] ) ) ) # ( !\selaluout_M~q  & ( !\wregval_M[12]~69_combout  & ( ((pcplus_M[12] & \selpcplus_M~q )) # (\selmemout_M~q ) ) ) )

	.dataa(!aluout_M[12]),
	.datab(!\selmemout_M~q ),
	.datac(!pcplus_M[12]),
	.datad(!\selpcplus_M~q ),
	.datae(!\selaluout_M~q ),
	.dataf(!\wregval_M[12]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[12]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[12]~70 .extended_lut = "off";
defparam \wregval_M[12]~70 .lut_mask = 64'h333F5555000C5555;
defparam \wregval_M[12]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N42
cyclonev_lcell_comb \regs~172feeder (
// Equation(s):
// \regs~172feeder_combout  = ( \wregval_M[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~172feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~172feeder .extended_lut = "off";
defparam \regs~172feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~172feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N43
dffeas \regs~172 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~172 .is_wysiwyg = "true";
defparam \regs~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N56
dffeas \regs~108 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~108 .is_wysiwyg = "true";
defparam \regs~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N31
dffeas \regs~76 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~76 .is_wysiwyg = "true";
defparam \regs~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N58
dffeas \regs~12DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~12DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~12DUPLICATE .is_wysiwyg = "true";
defparam \regs~12DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N18
cyclonev_lcell_comb \regs~4016 (
// Equation(s):
// \regs~4016_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~12DUPLICATE_q ))) # (\imem~134_combout  & (\regs~44_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~76_q ))) # (\imem~134_combout  & (\regs~108_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~108_q ),
	.datab(!\regs~44_q ),
	.datac(!\regs~76_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~12DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4016_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4016 .extended_lut = "on";
defparam \regs~4016 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~4016 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N6
cyclonev_lcell_comb \regs~2983 (
// Equation(s):
// \regs~2983_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4016_combout )))) # (\imem~123_combout  & ((!\regs~4016_combout  & ((\regs~140_q ))) # (\regs~4016_combout  & (\regs~172_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~4016_combout )))) # (\imem~123_combout  & ((!\regs~4016_combout  & ((\regs~204_q ))) # (\regs~4016_combout  & (\regs~236_q ))))) ) )

	.dataa(!\regs~172_q ),
	.datab(!\regs~236_q ),
	.datac(!\regs~204_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4016_combout ),
	.datag(!\regs~140_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2983_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2983 .extended_lut = "on";
defparam \regs~2983 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2983 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N43
dffeas \regs~1708DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1708feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1708DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1708DUPLICATE .is_wysiwyg = "true";
defparam \regs~1708DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N8
dffeas \regs~1772 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1772feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1772 .is_wysiwyg = "true";
defparam \regs~1772 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N58
dffeas \regs~1740DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1740feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1740DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1740DUPLICATE .is_wysiwyg = "true";
defparam \regs~1740DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N18
cyclonev_lcell_comb \regs~4028 (
// Equation(s):
// \regs~4028_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1548_q ))) # (\imem~134_combout  & (\regs~1580_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~1612_q )) # (\imem~134_combout  & ((\regs~1644_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1580_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1612_q ),
	.datad(!\regs~1644_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1548_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4028_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4028 .extended_lut = "on";
defparam \regs~4028 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regs~4028 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N36
cyclonev_lcell_comb \regs~2995 (
// Equation(s):
// \regs~2995_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4028_combout )))) # (\imem~123_combout  & ((!\regs~4028_combout  & ((\regs~1676_q ))) # (\regs~4028_combout  & (\regs~1708DUPLICATE_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~4028_combout )))) # (\imem~123_combout  & ((!\regs~4028_combout  & ((\regs~1740DUPLICATE_q ))) # (\regs~4028_combout  & (\regs~1772_q ))))) ) )

	.dataa(!\regs~1708DUPLICATE_q ),
	.datab(!\regs~1772_q ),
	.datac(!\regs~1740DUPLICATE_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4028_combout ),
	.datag(!\regs~1676_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2995_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2995 .extended_lut = "on";
defparam \regs~2995 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2995 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N43
dffeas \regs~684DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~684DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~684DUPLICATE .is_wysiwyg = "true";
defparam \regs~684DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N50
dffeas \regs~716DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~716DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~716DUPLICATE .is_wysiwyg = "true";
defparam \regs~716DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N48
cyclonev_lcell_comb \regs~4020 (
// Equation(s):
// \regs~4020_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~524_q ))) # (\imem~134_combout  & (\regs~556_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~588_q ))) # (\imem~134_combout  & (\regs~620_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~620_q ),
	.datab(!\regs~556_q ),
	.datac(!\regs~588_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~524_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4020_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4020 .extended_lut = "on";
defparam \regs~4020 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~4020 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N12
cyclonev_lcell_comb \regs~2987 (
// Equation(s):
// \regs~2987_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4020_combout )))) # (\imem~123_combout  & ((!\regs~4020_combout  & ((\regs~652_q ))) # (\regs~4020_combout  & (\regs~684DUPLICATE_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~4020_combout )))) # (\imem~123_combout  & ((!\regs~4020_combout  & ((\regs~716DUPLICATE_q ))) # (\regs~4020_combout  & (\regs~748_q ))))) ) )

	.dataa(!\regs~684DUPLICATE_q ),
	.datab(!\regs~748_q ),
	.datac(!\regs~716DUPLICATE_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4020_combout ),
	.datag(!\regs~652_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2987_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2987 .extended_lut = "on";
defparam \regs~2987 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2987 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N55
dffeas \regs~1228DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1228DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1228DUPLICATE .is_wysiwyg = "true";
defparam \regs~1228DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N23
dffeas \regs~1100 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1100 .is_wysiwyg = "true";
defparam \regs~1100 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N42
cyclonev_lcell_comb \regs~4024 (
// Equation(s):
// \regs~4024_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1036_q ))) # (\imem~134_combout  & (\regs~1068_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~1100_q )) # (\imem~134_combout  & ((\regs~1132_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1068_q ),
	.datac(!\regs~1100_q ),
	.datad(!\regs~1132_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1036_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4024_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4024 .extended_lut = "on";
defparam \regs~4024 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~4024 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N0
cyclonev_lcell_comb \regs~2991 (
// Equation(s):
// \regs~2991_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~4024_combout )))) # (\imem~123_combout  & ((!\regs~4024_combout  & ((\regs~1164_q ))) # (\regs~4024_combout  & (\regs~1196_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~4024_combout )))) # (\imem~123_combout  & ((!\regs~4024_combout  & ((\regs~1228DUPLICATE_q ))) # (\regs~4024_combout  & (\regs~1260_q ))))) ) )

	.dataa(!\regs~1260_q ),
	.datab(!\regs~1196_q ),
	.datac(!\regs~1228DUPLICATE_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~4024_combout ),
	.datag(!\regs~1164_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2991_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2991 .extended_lut = "on";
defparam \regs~2991 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2991 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N51
cyclonev_lcell_comb \regs~2999 (
// Equation(s):
// \regs~2999_combout  = ( \regs~2987_combout  & ( \regs~2991_combout  & ( (!\imem~6_combout  & (((\imem~12_combout )) # (\regs~2983_combout ))) # (\imem~6_combout  & (((!\imem~12_combout ) # (\regs~2995_combout )))) ) ) ) # ( !\regs~2987_combout  & ( 
// \regs~2991_combout  & ( (!\imem~6_combout  & (((\imem~12_combout )) # (\regs~2983_combout ))) # (\imem~6_combout  & (((\imem~12_combout  & \regs~2995_combout )))) ) ) ) # ( \regs~2987_combout  & ( !\regs~2991_combout  & ( (!\imem~6_combout  & 
// (\regs~2983_combout  & (!\imem~12_combout ))) # (\imem~6_combout  & (((!\imem~12_combout ) # (\regs~2995_combout )))) ) ) ) # ( !\regs~2987_combout  & ( !\regs~2991_combout  & ( (!\imem~6_combout  & (\regs~2983_combout  & (!\imem~12_combout ))) # 
// (\imem~6_combout  & (((\imem~12_combout  & \regs~2995_combout )))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs~2983_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\regs~2995_combout ),
	.datae(!\regs~2987_combout ),
	.dataf(!\regs~2991_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2999_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2999 .extended_lut = "off";
defparam \regs~2999 .lut_mask = 64'h202570752A2F7A7F;
defparam \regs~2999 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N39
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \regs~3016_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~3033_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~58_combout )))) ) + ( \Add1~66  ))
// \Add1~70  = CARRY(( \regs~3016_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~3033_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~58_combout )))) ) + ( \Add1~66  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~3033_combout ),
	.datad(!\regs~3016_combout ),
	.datae(gnd),
	.dataf(!\imem~58_combout ),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000F5B1000000FF;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N0
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( \regs~3016_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~3033_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~66  ))
// \Add2~70  = CARRY(( \regs~3016_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~3033_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \Add2~66  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~58_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~3016_combout ),
	.datae(gnd),
	.dataf(!\regs~3033_combout ),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h000010BA000000FF;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = ( \Add1~69_sumout  & ( \Add2~69_sumout  & ( (\Selector33~0_combout  & ((\Selector18~0_combout ) # (\Selector30~0_combout ))) ) ) ) # ( !\Add1~69_sumout  & ( \Add2~69_sumout  & ( (\Selector33~0_combout  & (((\Selector30~0_combout  
// & \Selector35~0_combout )) # (\Selector18~0_combout ))) ) ) ) # ( \Add1~69_sumout  & ( !\Add2~69_sumout  & ( (\Selector33~0_combout  & (((\Selector30~0_combout  & !\Selector35~0_combout )) # (\Selector18~0_combout ))) ) ) ) # ( !\Add1~69_sumout  & ( 
// !\Add2~69_sumout  & ( (\Selector33~0_combout  & \Selector18~0_combout ) ) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector30~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector18~0_combout ),
	.datae(!\Add1~69_sumout ),
	.dataf(!\Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~1 .extended_lut = "off";
defparam \Selector18~1 .lut_mask = 64'h0055105501551155;
defparam \Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N37
dffeas \aluout_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector18~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[13] .is_wysiwyg = "true";
defparam \aluout_M[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N33
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( \PC[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))
// \Add0~114  = CARRY(( \PC[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N35
dffeas \pcplus_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[13] .is_wysiwyg = "true";
defparam \pcplus_M[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N45
cyclonev_lcell_comb \HexOut[13]~6 (
// Equation(s):
// \HexOut[13]~6_combout  = ( !wmemval_M[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[13]~6 .extended_lut = "off";
defparam \HexOut[13]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N46
dffeas \HexOut[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[13]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[13]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[13] .is_wysiwyg = "true";
defparam \HexOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N51
cyclonev_lcell_comb \wregval_M[13]~71 (
// Equation(s):
// \wregval_M[13]~71_combout  = ( \dbus[13]~96_combout  & ( (!\wregval_M[25]~1_combout  & ((!\wregval_M[10]~6_combout ) # (HexOut[13]))) ) ) # ( !\dbus[13]~96_combout  & ( (!\wregval_M[10]~6_combout ) # (HexOut[13]) ) )

	.dataa(!\wregval_M[10]~6_combout ),
	.datab(gnd),
	.datac(!HexOut[13]),
	.datad(!\wregval_M[25]~1_combout ),
	.datae(gnd),
	.dataf(!\dbus[13]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[13]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[13]~71 .extended_lut = "off";
defparam \wregval_M[13]~71 .lut_mask = 64'hAFAFAFAFAF00AF00;
defparam \wregval_M[13]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N57
cyclonev_lcell_comb \wregval_M[13]~72 (
// Equation(s):
// \wregval_M[13]~72_combout  = ( \selaluout_M~q  & ( \wregval_M[13]~71_combout  & ( aluout_M[13] ) ) ) # ( !\selaluout_M~q  & ( \wregval_M[13]~71_combout  & ( (pcplus_M[13] & (!\selmemout_M~q  & \selpcplus_M~q )) ) ) ) # ( \selaluout_M~q  & ( 
// !\wregval_M[13]~71_combout  & ( aluout_M[13] ) ) ) # ( !\selaluout_M~q  & ( !\wregval_M[13]~71_combout  & ( ((pcplus_M[13] & \selpcplus_M~q )) # (\selmemout_M~q ) ) ) )

	.dataa(!aluout_M[13]),
	.datab(!pcplus_M[13]),
	.datac(!\selmemout_M~q ),
	.datad(!\selpcplus_M~q ),
	.datae(!\selaluout_M~q ),
	.dataf(!\wregval_M[13]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[13]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[13]~72 .extended_lut = "off";
defparam \wregval_M[13]~72 .lut_mask = 64'h0F3F555500305555;
defparam \wregval_M[13]~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N26
dffeas \regs~749 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~749 .is_wysiwyg = "true";
defparam \regs~749 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \regs~4036 (
// Equation(s):
// \regs~4036_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~525_q ))) # (\imem~153_combout  & (\regs~557_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~589_q ))) # (\imem~153_combout  & (\regs~621_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~557_q ),
	.datab(!\regs~621_q ),
	.datac(!\regs~589_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~525_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4036_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4036 .extended_lut = "on";
defparam \regs~4036 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~4036 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N24
cyclonev_lcell_comb \regs~3004 (
// Equation(s):
// \regs~3004_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~4036_combout )))) # (\imem~126_combout  & ((!\regs~4036_combout  & ((\regs~653_q ))) # (\regs~4036_combout  & (\regs~685_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~4036_combout )))) # (\imem~126_combout  & ((!\regs~4036_combout  & ((\regs~717_q ))) # (\regs~4036_combout  & (\regs~749_q ))))) ) )

	.dataa(!\regs~749_q ),
	.datab(!\regs~685_q ),
	.datac(!\regs~717_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4036_combout ),
	.datag(!\regs~653_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3004_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3004 .extended_lut = "on";
defparam \regs~3004 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~3004 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N18
cyclonev_lcell_comb \regs~4044 (
// Equation(s):
// \regs~4044_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (\regs~1549_q  & (!\imem~126_combout ))) # (\imem~153_combout  & (((\regs~1581_q ) # (\imem~126_combout ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & (((\regs~1613_q  & 
// (!\imem~126_combout ))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1645_q ))) ) )

	.dataa(!\regs~1645_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~1613_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~1581_q ),
	.datag(!\regs~1549_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4044_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4044 .extended_lut = "on";
defparam \regs~4044 .lut_mask = 64'h0C331D333F331D33;
defparam \regs~4044 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N12
cyclonev_lcell_comb \regs~3012 (
// Equation(s):
// \regs~3012_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~4044_combout )))) # (\imem~126_combout  & ((!\regs~4044_combout  & ((\regs~1677_q ))) # (\regs~4044_combout  & (\regs~1709_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~4044_combout )))) # (\imem~126_combout  & ((!\regs~4044_combout  & ((\regs~1741_q ))) # (\regs~4044_combout  & (\regs~1773_q ))))) ) )

	.dataa(!\regs~1773_q ),
	.datab(!\regs~1709_q ),
	.datac(!\regs~1741_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4044_combout ),
	.datag(!\regs~1677_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3012_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3012 .extended_lut = "on";
defparam \regs~3012 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~3012 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N12
cyclonev_lcell_comb \regs~4032 (
// Equation(s):
// \regs~4032_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~13_q ))) # (\imem~153_combout  & (\regs~45_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~77_q ))) # (\imem~153_combout  & (\regs~109_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~45_q ),
	.datab(!\regs~109_q ),
	.datac(!\regs~77_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4032_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4032 .extended_lut = "on";
defparam \regs~4032 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~4032 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N42
cyclonev_lcell_comb \regs~3000 (
// Equation(s):
// \regs~3000_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~4032_combout ))))) # (\imem~126_combout  & (((!\regs~4032_combout  & (\regs~141_q )) # (\regs~4032_combout  & ((\regs~173_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~4032_combout ))))) # (\imem~126_combout  & (((!\regs~4032_combout  & ((\regs~205_q ))) # (\regs~4032_combout  & (\regs~237_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~237_q ),
	.datac(!\regs~205_q ),
	.datad(!\regs~173_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4032_combout ),
	.datag(!\regs~141_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3000_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3000 .extended_lut = "on";
defparam \regs~3000 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~3000 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \regs~4040 (
// Equation(s):
// \regs~4040_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1037_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1069_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1101_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1133_q )))) ) )

	.dataa(!\regs~1133_q ),
	.datab(!\regs~1069_q ),
	.datac(!\regs~1101_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1037_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~4040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~4040 .extended_lut = "on";
defparam \regs~4040 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~4040 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N42
cyclonev_lcell_comb \regs~3008 (
// Equation(s):
// \regs~3008_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~4040_combout )))) # (\imem~126_combout  & ((!\regs~4040_combout  & ((\regs~1165_q ))) # (\regs~4040_combout  & (\regs~1197_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~4040_combout )))) # (\imem~126_combout  & ((!\regs~4040_combout  & ((\regs~1229_q ))) # (\regs~4040_combout  & (\regs~1261_q ))))) ) )

	.dataa(!\regs~1261_q ),
	.datab(!\regs~1197_q ),
	.datac(!\regs~1229_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~4040_combout ),
	.datag(!\regs~1165_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3008_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3008 .extended_lut = "on";
defparam \regs~3008 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~3008 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N6
cyclonev_lcell_comb \regs~3016 (
// Equation(s):
// \regs~3016_combout  = ( \regs~3000_combout  & ( \regs~3008_combout  & ( (!\imem~46_combout ) # ((!\imem~51_combout  & (\regs~3004_combout )) # (\imem~51_combout  & ((\regs~3012_combout )))) ) ) ) # ( !\regs~3000_combout  & ( \regs~3008_combout  & ( 
// (!\imem~51_combout  & (\imem~46_combout  & (\regs~3004_combout ))) # (\imem~51_combout  & ((!\imem~46_combout ) # ((\regs~3012_combout )))) ) ) ) # ( \regs~3000_combout  & ( !\regs~3008_combout  & ( (!\imem~51_combout  & ((!\imem~46_combout ) # 
// ((\regs~3004_combout )))) # (\imem~51_combout  & (\imem~46_combout  & ((\regs~3012_combout )))) ) ) ) # ( !\regs~3000_combout  & ( !\regs~3008_combout  & ( (\imem~46_combout  & ((!\imem~51_combout  & (\regs~3004_combout )) # (\imem~51_combout  & 
// ((\regs~3012_combout ))))) ) ) )

	.dataa(!\imem~51_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\regs~3004_combout ),
	.datad(!\regs~3012_combout ),
	.datae(!\regs~3000_combout ),
	.dataf(!\regs~3008_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3016_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3016 .extended_lut = "off";
defparam \regs~3016 .lut_mask = 64'h02138A9B4657CEDF;
defparam \regs~3016 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N3
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2795_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2778_combout  ) + ( \Add2~70  ))
// \Add2~82  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2795_combout )))) # (\WideOr2~1_combout  & ((!\imem~58_combout ) # ((\PC[15]~DUPLICATE_q )))) ) + ( \regs~2778_combout  ) + ( \Add2~70  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\imem~58_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2795_combout ),
	.datae(gnd),
	.dataf(!\regs~2778_combout ),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000FF000000EF45;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( \regs~2778_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2795_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~58_combout )))) ) + ( \Add1~70  ))
// \Add1~82  = CARRY(( \regs~2778_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2795_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~58_combout )))) ) + ( \Add1~70  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2795_combout ),
	.datad(!\regs~2778_combout ),
	.datae(gnd),
	.dataf(!\imem~58_combout ),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000F5B1000000FF;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N15
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( \Add2~81_sumout  & ( \Add1~81_sumout  & ( (\Selector33~0_combout  & ((\Selector17~0_combout ) # (\Selector30~0_combout ))) ) ) ) # ( !\Add2~81_sumout  & ( \Add1~81_sumout  & ( (\Selector33~0_combout  & (((!\Selector35~0_combout  
// & \Selector30~0_combout )) # (\Selector17~0_combout ))) ) ) ) # ( \Add2~81_sumout  & ( !\Add1~81_sumout  & ( (\Selector33~0_combout  & (((\Selector35~0_combout  & \Selector30~0_combout )) # (\Selector17~0_combout ))) ) ) ) # ( !\Add2~81_sumout  & ( 
// !\Add1~81_sumout  & ( (\Selector33~0_combout  & \Selector17~0_combout ) ) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\Selector33~0_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\Add2~81_sumout ),
	.dataf(!\Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'h0033013302330333;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N13
dffeas \aluout_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[14] .is_wysiwyg = "true";
defparam \aluout_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N38
dffeas \pcplus_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[14] .is_wysiwyg = "true";
defparam \pcplus_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N2
dffeas \HexOut[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[14]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[14] .is_wysiwyg = "true";
defparam \HexOut[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N21
cyclonev_lcell_comb \wregval_M[14]~57 (
// Equation(s):
// \wregval_M[14]~57_combout  = ( \dbus[14]~75_combout  & ( (!\wregval_M[25]~1_combout  & ((!HexOut[14]) # (!\wregval_M[10]~6_combout ))) ) ) # ( !\dbus[14]~75_combout  & ( (!HexOut[14]) # (!\wregval_M[10]~6_combout ) ) )

	.dataa(!HexOut[14]),
	.datab(gnd),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!\wregval_M[10]~6_combout ),
	.datae(gnd),
	.dataf(!\dbus[14]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[14]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[14]~57 .extended_lut = "off";
defparam \wregval_M[14]~57 .lut_mask = 64'hFFAAFFAAF0A0F0A0;
defparam \wregval_M[14]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N45
cyclonev_lcell_comb \wregval_M[14]~58 (
// Equation(s):
// \wregval_M[14]~58_combout  = ( \selmemout_M~q  & ( \wregval_M[14]~57_combout  & ( (aluout_M[14] & \selaluout_M~q ) ) ) ) # ( !\selmemout_M~q  & ( \wregval_M[14]~57_combout  & ( (!\selaluout_M~q  & (((pcplus_M[14] & \selpcplus_M~q )))) # (\selaluout_M~q  & 
// (aluout_M[14])) ) ) ) # ( \selmemout_M~q  & ( !\wregval_M[14]~57_combout  & ( (!\selaluout_M~q ) # (aluout_M[14]) ) ) ) # ( !\selmemout_M~q  & ( !\wregval_M[14]~57_combout  & ( (!\selaluout_M~q  & (((pcplus_M[14] & \selpcplus_M~q )))) # (\selaluout_M~q  & 
// (aluout_M[14])) ) ) )

	.dataa(!aluout_M[14]),
	.datab(!pcplus_M[14]),
	.datac(!\selaluout_M~q ),
	.datad(!\selpcplus_M~q ),
	.datae(!\selmemout_M~q ),
	.dataf(!\wregval_M[14]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[14]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[14]~58 .extended_lut = "off";
defparam \wregval_M[14]~58 .lut_mask = 64'h0535F5F505350505;
defparam \wregval_M[14]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N0
cyclonev_lcell_comb \regs~1774feeder (
// Equation(s):
// \regs~1774feeder_combout  = ( \wregval_M[14]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1774feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1774feeder .extended_lut = "off";
defparam \regs~1774feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1774feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N2
dffeas \regs~1774DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1774feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1774DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1774DUPLICATE .is_wysiwyg = "true";
defparam \regs~1774DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N44
dffeas \regs~1646 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1646feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1646 .is_wysiwyg = "true";
defparam \regs~1646 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N55
dffeas \regs~1614 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1614 .is_wysiwyg = "true";
defparam \regs~1614 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N12
cyclonev_lcell_comb \regs~3836 (
// Equation(s):
// \regs~3836_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~1550_q )) # (\imem~134_combout  & ((\regs~1582_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1614_q ))) # (\imem~134_combout  & (\regs~1646_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1646_q ),
	.datac(!\regs~1614_q ),
	.datad(!\regs~1582_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1550_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3836_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3836 .extended_lut = "on";
defparam \regs~3836 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3836 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N30
cyclonev_lcell_comb \regs~2791 (
// Equation(s):
// \regs~2791_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3836_combout )))) # (\imem~123_combout  & ((!\regs~3836_combout  & ((\regs~1678_q ))) # (\regs~3836_combout  & (\regs~1710_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3836_combout )))) # (\imem~123_combout  & ((!\regs~3836_combout  & ((\regs~1742_q ))) # (\regs~3836_combout  & (\regs~1774DUPLICATE_q ))))) ) )

	.dataa(!\regs~1774DUPLICATE_q ),
	.datab(!\regs~1710_q ),
	.datac(!\regs~1742_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3836_combout ),
	.datag(!\regs~1678_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2791_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2791 .extended_lut = "on";
defparam \regs~2791 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2791 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N18
cyclonev_lcell_comb \regs~3824 (
// Equation(s):
// \regs~3824_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~14_q ))) # (\imem~134_combout  & (\regs~46_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~78_q ))) # (\imem~134_combout  & (\regs~110_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~110_q ),
	.datab(!\regs~46_q ),
	.datac(!\regs~78_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3824_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3824 .extended_lut = "on";
defparam \regs~3824 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3824 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N6
cyclonev_lcell_comb \regs~2779 (
// Equation(s):
// \regs~2779_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3824_combout )))) # (\imem~123_combout  & ((!\regs~3824_combout  & ((\regs~142_q ))) # (\regs~3824_combout  & (\regs~174_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3824_combout )))) # (\imem~123_combout  & ((!\regs~3824_combout  & ((\regs~206_q ))) # (\regs~3824_combout  & (\regs~238_q ))))) ) )

	.dataa(!\regs~174_q ),
	.datab(!\regs~238_q ),
	.datac(!\regs~206_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3824_combout ),
	.datag(!\regs~142_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2779_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2779 .extended_lut = "on";
defparam \regs~2779 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2779 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N56
dffeas \regs~590 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~590feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~590 .is_wysiwyg = "true";
defparam \regs~590 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \regs~3828 (
// Equation(s):
// \regs~3828_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~526_q )) # (\imem~134_combout  & ((\regs~558_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~590_q ))) # (\imem~134_combout  & (\regs~622_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~622_q ),
	.datac(!\regs~590_q ),
	.datad(!\regs~558_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~526_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3828_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3828 .extended_lut = "on";
defparam \regs~3828 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3828 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N15
cyclonev_lcell_comb \regs~2783 (
// Equation(s):
// \regs~2783_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3828_combout )))) # (\imem~123_combout  & ((!\regs~3828_combout  & ((\regs~654_q ))) # (\regs~3828_combout  & (\regs~686_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3828_combout )))) # (\imem~123_combout  & ((!\regs~3828_combout  & ((\regs~718_q ))) # (\regs~3828_combout  & (\regs~750_q ))))) ) )

	.dataa(!\regs~686_q ),
	.datab(!\regs~750_q ),
	.datac(!\regs~718_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3828_combout ),
	.datag(!\regs~654_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2783_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2783 .extended_lut = "on";
defparam \regs~2783 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2783 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N34
dffeas \regs~1198DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1198DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1198DUPLICATE .is_wysiwyg = "true";
defparam \regs~1198DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N2
dffeas \regs~1230 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1230 .is_wysiwyg = "true";
defparam \regs~1230 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N49
dffeas \regs~1070 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1070_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1070 .is_wysiwyg = "true";
defparam \regs~1070 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N6
cyclonev_lcell_comb \regs~3832 (
// Equation(s):
// \regs~3832_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1038_q ))) # (\imem~134_combout  & (\regs~1070_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1102_q ))) # (\imem~134_combout  & (\regs~1134_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1070_q ),
	.datab(!\regs~1134_q ),
	.datac(!\regs~1102_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1038_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3832_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3832 .extended_lut = "on";
defparam \regs~3832 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3832 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N30
cyclonev_lcell_comb \regs~2787 (
// Equation(s):
// \regs~2787_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3832_combout ))))) # (\imem~123_combout  & (((!\regs~3832_combout  & ((\regs~1166_q ))) # (\regs~3832_combout  & (\regs~1198DUPLICATE_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3832_combout ))))) # (\imem~123_combout  & (((!\regs~3832_combout  & (\regs~1230_q )) # (\regs~3832_combout  & ((\regs~1262_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1198DUPLICATE_q ),
	.datac(!\regs~1230_q ),
	.datad(!\regs~1262_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3832_combout ),
	.datag(!\regs~1166_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2787_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2787 .extended_lut = "on";
defparam \regs~2787 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2787 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N57
cyclonev_lcell_comb \regs~2795 (
// Equation(s):
// \regs~2795_combout  = ( \regs~2783_combout  & ( \regs~2787_combout  & ( (!\imem~6_combout  & (((\regs~2779_combout )) # (\imem~12_combout ))) # (\imem~6_combout  & ((!\imem~12_combout ) # ((\regs~2791_combout )))) ) ) ) # ( !\regs~2783_combout  & ( 
// \regs~2787_combout  & ( (!\imem~6_combout  & (((\regs~2779_combout )) # (\imem~12_combout ))) # (\imem~6_combout  & (\imem~12_combout  & (\regs~2791_combout ))) ) ) ) # ( \regs~2783_combout  & ( !\regs~2787_combout  & ( (!\imem~6_combout  & 
// (!\imem~12_combout  & ((\regs~2779_combout )))) # (\imem~6_combout  & ((!\imem~12_combout ) # ((\regs~2791_combout )))) ) ) ) # ( !\regs~2783_combout  & ( !\regs~2787_combout  & ( (!\imem~6_combout  & (!\imem~12_combout  & ((\regs~2779_combout )))) # 
// (\imem~6_combout  & (\imem~12_combout  & (\regs~2791_combout ))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\imem~12_combout ),
	.datac(!\regs~2791_combout ),
	.datad(!\regs~2779_combout ),
	.datae(!\regs~2783_combout ),
	.dataf(!\regs~2787_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2795_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2795 .extended_lut = "off";
defparam \regs~2795 .lut_mask = 64'h018945CD23AB67EF;
defparam \regs~2795 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N45
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( \regs~2812_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2829_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~58_combout )))) ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( \regs~2812_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2829_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~58_combout )))) ) + ( \Add1~82  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2829_combout ),
	.datad(!\regs~2812_combout ),
	.datae(gnd),
	.dataf(!\imem~58_combout ),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000F5B1000000FF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N39
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \Add2~85_sumout  & ( \Add1~85_sumout  & ( \Selector30~0_combout  ) ) ) # ( !\Add2~85_sumout  & ( \Add1~85_sumout  & ( (!\Selector35~0_combout  & \Selector30~0_combout ) ) ) ) # ( \Add2~85_sumout  & ( !\Add1~85_sumout  & ( 
// (\Selector35~0_combout  & \Selector30~0_combout ) ) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(gnd),
	.datac(!\Selector30~0_combout ),
	.datad(gnd),
	.datae(!\Add2~85_sumout ),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h000005050A0A0F0F;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N9
cyclonev_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ( \Selector16~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector16~0_combout  & ( (\Selector33~0_combout  & (\Selector36~1_combout  & \Selector16~1_combout )) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector16~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~2 .extended_lut = "off";
defparam \Selector16~2 .lut_mask = 64'h0101010155555555;
defparam \Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \aluout_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector16~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[15] .is_wysiwyg = "true";
defparam \aluout_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N41
dffeas \pcplus_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[15] .is_wysiwyg = "true";
defparam \pcplus_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N31
dffeas \HexOut[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[15]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[15] .is_wysiwyg = "true";
defparam \HexOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N18
cyclonev_lcell_comb \wregval_M[15]~59 (
// Equation(s):
// \wregval_M[15]~59_combout  = ( \dbus[15]~78_combout  & ( (!\wregval_M[25]~1_combout  & ((!HexOut[15]) # (!\wregval_M[10]~6_combout ))) ) ) # ( !\dbus[15]~78_combout  & ( (!HexOut[15]) # (!\wregval_M[10]~6_combout ) ) )

	.dataa(gnd),
	.datab(!HexOut[15]),
	.datac(!\wregval_M[10]~6_combout ),
	.datad(!\wregval_M[25]~1_combout ),
	.datae(gnd),
	.dataf(!\dbus[15]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[15]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[15]~59 .extended_lut = "off";
defparam \wregval_M[15]~59 .lut_mask = 64'hFCFCFCFCFC00FC00;
defparam \wregval_M[15]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N15
cyclonev_lcell_comb \wregval_M[15]~60 (
// Equation(s):
// \wregval_M[15]~60_combout  = ( pcplus_M[15] & ( \wregval_M[15]~59_combout  & ( (!\selaluout_M~q  & (\selpcplus_M~q  & (!\selmemout_M~q ))) # (\selaluout_M~q  & (((aluout_M[15])))) ) ) ) # ( !pcplus_M[15] & ( \wregval_M[15]~59_combout  & ( (\selaluout_M~q  
// & aluout_M[15]) ) ) ) # ( pcplus_M[15] & ( !\wregval_M[15]~59_combout  & ( (!\selaluout_M~q  & (((\selmemout_M~q )) # (\selpcplus_M~q ))) # (\selaluout_M~q  & (((aluout_M[15])))) ) ) ) # ( !pcplus_M[15] & ( !\wregval_M[15]~59_combout  & ( (!\selaluout_M~q 
//  & (\selmemout_M~q )) # (\selaluout_M~q  & ((aluout_M[15]))) ) ) )

	.dataa(!\selpcplus_M~q ),
	.datab(!\selaluout_M~q ),
	.datac(!\selmemout_M~q ),
	.datad(!aluout_M[15]),
	.datae(!pcplus_M[15]),
	.dataf(!\wregval_M[15]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[15]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[15]~60 .extended_lut = "off";
defparam \wregval_M[15]~60 .lut_mask = 64'h0C3F4C7F00334073;
defparam \wregval_M[15]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N19
dffeas \regs~1711 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1711 .is_wysiwyg = "true";
defparam \regs~1711 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N55
dffeas \regs~1743DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1743DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1743DUPLICATE .is_wysiwyg = "true";
defparam \regs~1743DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N56
dffeas \regs~1647DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1647DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1647DUPLICATE .is_wysiwyg = "true";
defparam \regs~1647DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \regs~3868 (
// Equation(s):
// \regs~3868_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1551_q ))) # (\imem~134_combout  & (\regs~1583_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1615_q ))) # (\imem~134_combout  & (\regs~1647DUPLICATE_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1647DUPLICATE_q ),
	.datab(!\regs~1583_q ),
	.datac(!\regs~1615_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1551_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3868_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3868 .extended_lut = "on";
defparam \regs~3868 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3868 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N30
cyclonev_lcell_comb \regs~2825 (
// Equation(s):
// \regs~2825_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3868_combout )))) # (\imem~123_combout  & ((!\regs~3868_combout  & ((\regs~1679_q ))) # (\regs~3868_combout  & (\regs~1711_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3868_combout )))) # (\imem~123_combout  & ((!\regs~3868_combout  & ((\regs~1743DUPLICATE_q ))) # (\regs~3868_combout  & (\regs~1775_q ))))) ) )

	.dataa(!\regs~1711_q ),
	.datab(!\regs~1775_q ),
	.datac(!\regs~1743DUPLICATE_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3868_combout ),
	.datag(!\regs~1679_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2825_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2825 .extended_lut = "on";
defparam \regs~2825 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2825 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N54
cyclonev_lcell_comb \regs~3856 (
// Equation(s):
// \regs~3856_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~15_q )) # (\imem~134_combout  & ((\regs~47_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( (!\imem~123_combout 
//  & ((!\imem~134_combout  & (((\regs~79_q )))) # (\imem~134_combout  & (\regs~111_q )))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\regs~111_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~79_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~47_q ),
	.datag(!\regs~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3856_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3856 .extended_lut = "on";
defparam \regs~3856 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~3856 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N42
cyclonev_lcell_comb \regs~2813 (
// Equation(s):
// \regs~2813_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3856_combout ))))) # (\imem~123_combout  & ((!\regs~3856_combout  & (((\regs~143_q )))) # (\regs~3856_combout  & (\regs~175_q )))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3856_combout )))) # (\imem~123_combout  & ((!\regs~3856_combout  & (\regs~207_q )) # (\regs~3856_combout  & ((\regs~239_q )))))) ) )

	.dataa(!\regs~175_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~207_q ),
	.datad(!\regs~3856_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~239_q ),
	.datag(!\regs~143_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2813_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2813 .extended_lut = "on";
defparam \regs~2813 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regs~2813 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N49
dffeas \regs~559DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~559feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~559DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~559DUPLICATE .is_wysiwyg = "true";
defparam \regs~559DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N42
cyclonev_lcell_comb \regs~3860 (
// Equation(s):
// \regs~3860_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~527_q )) # (\imem~134_combout  & ((\regs~559DUPLICATE_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~591_q ))) # (\imem~134_combout  & (\regs~623_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~623_q ),
	.datac(!\regs~591_q ),
	.datad(!\regs~559DUPLICATE_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~527_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3860_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3860 .extended_lut = "on";
defparam \regs~3860 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3860 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N0
cyclonev_lcell_comb \regs~2817 (
// Equation(s):
// \regs~2817_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3860_combout ))))) # (\imem~123_combout  & (((!\regs~3860_combout  & (\regs~655_q )) # (\regs~3860_combout  & ((\regs~687_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3860_combout ))))) # (\imem~123_combout  & (((!\regs~3860_combout  & ((\regs~719_q ))) # (\regs~3860_combout  & (\regs~751_q ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~751_q ),
	.datac(!\regs~719_q ),
	.datad(!\regs~687_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3860_combout ),
	.datag(!\regs~655_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2817_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2817 .extended_lut = "on";
defparam \regs~2817 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2817 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N13
dffeas \regs~1231DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1231DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1231DUPLICATE .is_wysiwyg = "true";
defparam \regs~1231DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N54
cyclonev_lcell_comb \regs~3864 (
// Equation(s):
// \regs~3864_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1039_q ))) # (\imem~134_combout  & (\regs~1071_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1103_q ))) # (\imem~134_combout  & (\regs~1135_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1135_q ),
	.datab(!\regs~1071_q ),
	.datac(!\regs~1103_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1039_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3864_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3864 .extended_lut = "on";
defparam \regs~3864 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3864 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N36
cyclonev_lcell_comb \regs~2821 (
// Equation(s):
// \regs~2821_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3864_combout )))) # (\imem~123_combout  & ((!\regs~3864_combout  & (\regs~1167_q )) # (\regs~3864_combout  & ((\regs~1199_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3864_combout ))))) # (\imem~123_combout  & ((!\regs~3864_combout  & (((\regs~1231DUPLICATE_q )))) # (\regs~3864_combout  & (\regs~1263_q )))) ) )

	.dataa(!\regs~1263_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1231DUPLICATE_q ),
	.datad(!\regs~3864_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~1199_q ),
	.datag(!\regs~1167_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2821_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2821 .extended_lut = "on";
defparam \regs~2821 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \regs~2821 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N57
cyclonev_lcell_comb \regs~2829 (
// Equation(s):
// \regs~2829_combout  = ( \regs~2817_combout  & ( \regs~2821_combout  & ( (!\imem~12_combout  & (((\regs~2813_combout ) # (\imem~6_combout )))) # (\imem~12_combout  & (((!\imem~6_combout )) # (\regs~2825_combout ))) ) ) ) # ( !\regs~2817_combout  & ( 
// \regs~2821_combout  & ( (!\imem~12_combout  & (((!\imem~6_combout  & \regs~2813_combout )))) # (\imem~12_combout  & (((!\imem~6_combout )) # (\regs~2825_combout ))) ) ) ) # ( \regs~2817_combout  & ( !\regs~2821_combout  & ( (!\imem~12_combout  & 
// (((\regs~2813_combout ) # (\imem~6_combout )))) # (\imem~12_combout  & (\regs~2825_combout  & (\imem~6_combout ))) ) ) ) # ( !\regs~2817_combout  & ( !\regs~2821_combout  & ( (!\imem~12_combout  & (((!\imem~6_combout  & \regs~2813_combout )))) # 
// (\imem~12_combout  & (\regs~2825_combout  & (\imem~6_combout ))) ) ) )

	.dataa(!\regs~2825_combout ),
	.datab(!\imem~12_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\regs~2813_combout ),
	.datae(!\regs~2817_combout ),
	.dataf(!\regs~2821_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2829_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2829 .extended_lut = "off";
defparam \regs~2829 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regs~2829 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \Add1~89_sumout  & ( \Add2~89_sumout  & ( \Selector30~0_combout  ) ) ) # ( !\Add1~89_sumout  & ( \Add2~89_sumout  & ( (\Selector30~0_combout  & \Selector35~0_combout ) ) ) ) # ( \Add1~89_sumout  & ( !\Add2~89_sumout  & ( 
// (\Selector30~0_combout  & !\Selector35~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector30~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(gnd),
	.datae(!\Add1~89_sumout ),
	.dataf(!\Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h0000303003033333;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N21
cyclonev_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = ( \Selector15~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector15~0_combout  & ( (\Selector33~0_combout  & (\Selector36~1_combout  & \Selector15~1_combout )) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(gnd),
	.datac(!\Selector36~1_combout ),
	.datad(!\Selector15~1_combout ),
	.datae(gnd),
	.dataf(!\Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~2 .extended_lut = "off";
defparam \Selector15~2 .lut_mask = 64'h0005000555555555;
defparam \Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N22
dffeas \aluout_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[16] .is_wysiwyg = "true";
defparam \aluout_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N41
dffeas \HexOut[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[16]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[16] .is_wysiwyg = "true";
defparam \HexOut[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N6
cyclonev_lcell_comb \wregval_M[16]~61 (
// Equation(s):
// \wregval_M[16]~61_combout  = ( \dbus[16]~81_combout  & ( (!\wregval_M[25]~1_combout  & ((!HexOut[16]) # (!\wregval_M[10]~6_combout ))) ) ) # ( !\dbus[16]~81_combout  & ( (!HexOut[16]) # (!\wregval_M[10]~6_combout ) ) )

	.dataa(gnd),
	.datab(!HexOut[16]),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!\wregval_M[10]~6_combout ),
	.datae(gnd),
	.dataf(!\dbus[16]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[16]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[16]~61 .extended_lut = "off";
defparam \wregval_M[16]~61 .lut_mask = 64'hFFCCFFCCF0C0F0C0;
defparam \wregval_M[16]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N0
cyclonev_lcell_comb \wregval_M[16]~62 (
// Equation(s):
// \wregval_M[16]~62_combout  = ( \selaluout_M~q  & ( \wregval_M[16]~61_combout  & ( aluout_M[16] ) ) ) # ( !\selaluout_M~q  & ( \wregval_M[16]~61_combout  & ( (pcplus_M[16] & (!\selmemout_M~q  & \selpcplus_M~q )) ) ) ) # ( \selaluout_M~q  & ( 
// !\wregval_M[16]~61_combout  & ( aluout_M[16] ) ) ) # ( !\selaluout_M~q  & ( !\wregval_M[16]~61_combout  & ( ((pcplus_M[16] & \selpcplus_M~q )) # (\selmemout_M~q ) ) ) )

	.dataa(!pcplus_M[16]),
	.datab(!\selmemout_M~q ),
	.datac(!\selpcplus_M~q ),
	.datad(!aluout_M[16]),
	.datae(!\selaluout_M~q ),
	.dataf(!\wregval_M[16]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[16]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[16]~62 .extended_lut = "off";
defparam \wregval_M[16]~62 .lut_mask = 64'h373700FF040400FF;
defparam \wregval_M[16]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N32
dffeas \regs~240 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~240 .is_wysiwyg = "true";
defparam \regs~240 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N18
cyclonev_lcell_comb \regs~3872 (
// Equation(s):
// \regs~3872_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~16_q ))) # (\imem~153_combout  & (\regs~48_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~80_q ))) # (\imem~153_combout  & (\regs~112_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~48_q ),
	.datab(!\regs~112_q ),
	.datac(!\regs~80_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~16_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3872_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3872 .extended_lut = "on";
defparam \regs~3872 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3872 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \regs~2830 (
// Equation(s):
// \regs~2830_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3872_combout ))))) # (\imem~126_combout  & (((!\regs~3872_combout  & (\regs~144_q )) # (\regs~3872_combout  & ((\regs~176_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3872_combout ))))) # (\imem~126_combout  & (((!\regs~3872_combout  & ((\regs~208_q ))) # (\regs~3872_combout  & (\regs~240_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~240_q ),
	.datac(!\regs~208_q ),
	.datad(!\regs~176_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3872_combout ),
	.datag(!\regs~144_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2830_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2830 .extended_lut = "on";
defparam \regs~2830 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2830 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \regs~3876 (
// Equation(s):
// \regs~3876_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~528_q ))) # (\imem~153_combout  & (\regs~560_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~592_q ))) # (\imem~153_combout  & (\regs~624_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~560_q ),
	.datab(!\regs~624_q ),
	.datac(!\regs~592_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~528_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3876_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3876 .extended_lut = "on";
defparam \regs~3876 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3876 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N0
cyclonev_lcell_comb \regs~2834 (
// Equation(s):
// \regs~2834_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3876_combout )))) # (\imem~126_combout  & ((!\regs~3876_combout  & ((\regs~656_q ))) # (\regs~3876_combout  & (\regs~688_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3876_combout )))) # (\imem~126_combout  & ((!\regs~3876_combout  & ((\regs~720_q ))) # (\regs~3876_combout  & (\regs~752_q ))))) ) )

	.dataa(!\regs~752_q ),
	.datab(!\regs~688_q ),
	.datac(!\regs~720_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3876_combout ),
	.datag(!\regs~656_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2834_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2834 .extended_lut = "on";
defparam \regs~2834 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2834 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N25
dffeas \regs~1104DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1104DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1104DUPLICATE .is_wysiwyg = "true";
defparam \regs~1104DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \regs~3880 (
// Equation(s):
// \regs~3880_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (\regs~1040_q  & ((!\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout ) # (\regs~1072_q ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & 
// (((\regs~1104DUPLICATE_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1136_q ))) ) )

	.dataa(!\regs~1136_q ),
	.datab(!\imem~153_combout ),
	.datac(!\regs~1104DUPLICATE_q ),
	.datad(!\regs~1072_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1040_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3880_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3880 .extended_lut = "on";
defparam \regs~3880 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regs~3880 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \regs~2838 (
// Equation(s):
// \regs~2838_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3880_combout )))) # (\imem~126_combout  & ((!\regs~3880_combout  & ((\regs~1168_q ))) # (\regs~3880_combout  & (\regs~1200_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3880_combout )))) # (\imem~126_combout  & ((!\regs~3880_combout  & ((\regs~1232_q ))) # (\regs~3880_combout  & (\regs~1264_q ))))) ) )

	.dataa(!\regs~1264_q ),
	.datab(!\regs~1200_q ),
	.datac(!\regs~1232_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3880_combout ),
	.datag(!\regs~1168_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2838_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2838 .extended_lut = "on";
defparam \regs~2838 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2838 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N11
dffeas \regs~1744DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1744DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1744DUPLICATE .is_wysiwyg = "true";
defparam \regs~1744DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N48
cyclonev_lcell_comb \regs~3884 (
// Equation(s):
// \regs~3884_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1552_q ))) # (\imem~153_combout  & (\regs~1584_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1616_q ))) # (\imem~153_combout  & (\regs~1648_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1648_q ),
	.datab(!\regs~1584_q ),
	.datac(!\regs~1616_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1552_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3884_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3884 .extended_lut = "on";
defparam \regs~3884 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3884 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N0
cyclonev_lcell_comb \regs~2842 (
// Equation(s):
// \regs~2842_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3884_combout )))) # (\imem~126_combout  & ((!\regs~3884_combout  & ((\regs~1680_q ))) # (\regs~3884_combout  & (\regs~1712_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3884_combout )))) # (\imem~126_combout  & ((!\regs~3884_combout  & ((\regs~1744DUPLICATE_q ))) # (\regs~3884_combout  & (\regs~1776_q ))))) ) )

	.dataa(!\regs~1712_q ),
	.datab(!\regs~1776_q ),
	.datac(!\regs~1744DUPLICATE_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3884_combout ),
	.datag(!\regs~1680_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2842_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2842 .extended_lut = "on";
defparam \regs~2842 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2842 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \regs~2846 (
// Equation(s):
// \regs~2846_combout  = ( \imem~46_combout  & ( \regs~2842_combout  & ( (\regs~2834_combout ) # (\imem~51_combout ) ) ) ) # ( !\imem~46_combout  & ( \regs~2842_combout  & ( (!\imem~51_combout  & (\regs~2830_combout )) # (\imem~51_combout  & 
// ((\regs~2838_combout ))) ) ) ) # ( \imem~46_combout  & ( !\regs~2842_combout  & ( (!\imem~51_combout  & \regs~2834_combout ) ) ) ) # ( !\imem~46_combout  & ( !\regs~2842_combout  & ( (!\imem~51_combout  & (\regs~2830_combout )) # (\imem~51_combout  & 
// ((\regs~2838_combout ))) ) ) )

	.dataa(!\imem~51_combout ),
	.datab(!\regs~2830_combout ),
	.datac(!\regs~2834_combout ),
	.datad(!\regs~2838_combout ),
	.datae(!\imem~46_combout ),
	.dataf(!\regs~2842_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2846_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2846 .extended_lut = "off";
defparam \regs~2846 .lut_mask = 64'h22770A0A22775F5F;
defparam \regs~2846 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N33
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( \Add0~113_sumout  ) + ( (((\imem~148_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add3~2  ))
// \Add3~114  = CARRY(( \Add0~113_sumout  ) + ( (((\imem~148_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add3~2  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~113_sumout ),
	.datae(gnd),
	.dataf(!\imem~148_combout ),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h00008000000000FF;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N36
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( (((\imem~136_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add0~5_sumout  ) + ( \Add3~114  ))
// \Add3~6  = CARRY(( (((\imem~136_combout ) # (\PC[15]~DUPLICATE_q )) # (PC[14])) # (PC[13]) ) + ( \Add0~5_sumout  ) + ( \Add3~114  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~136_combout ),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N39
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add0~9_sumout  ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add0~9_sumout  ) + ( \Add3~6  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\Add0~9_sumout ),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000FF0000000080;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N42
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \Add0~13_sumout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( \Add0~13_sumout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add3~10  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N54
cyclonev_lcell_comb \pcgood_B[16]~3 (
// Equation(s):
// \pcgood_B[16]~3_combout  = ( \Add3~13_sumout  & ( \Selector31~19_combout  & ( ((!\isjump_D~0_combout  & (\Add0~13_sumout )) # (\isjump_D~0_combout  & ((\Add4~13_sumout )))) # (\dobranch_A~0_combout ) ) ) ) # ( !\Add3~13_sumout  & ( \Selector31~19_combout  
// & ( (!\dobranch_A~0_combout  & ((!\isjump_D~0_combout  & (\Add0~13_sumout )) # (\isjump_D~0_combout  & ((\Add4~13_sumout ))))) ) ) ) # ( \Add3~13_sumout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & (\Add0~13_sumout )) # (\isjump_D~0_combout  
// & ((\Add4~13_sumout ))) ) ) ) # ( !\Add3~13_sumout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & (\Add0~13_sumout )) # (\isjump_D~0_combout  & ((\Add4~13_sumout ))) ) ) )

	.dataa(!\dobranch_A~0_combout ),
	.datab(!\Add0~13_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add4~13_sumout ),
	.datae(!\Add3~13_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[16]~3 .extended_lut = "off";
defparam \pcgood_B[16]~3 .lut_mask = 64'h303F303F202A757F;
defparam \pcgood_B[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N48
cyclonev_lcell_comb \PC~63 (
// Equation(s):
// \PC~63_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[16]~3_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[16]~3_combout ))) # (\Equal1~17_combout  & 
// (\Add0~13_sumout )))))) ) ) # ( \flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((PC[16])))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~13_sumout ),
	.datac(!PC[16]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[16]~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~63 .extended_lut = "on";
defparam \PC~63 .lut_mask = 64'h0505050505110505;
defparam \PC~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N49
dffeas \PC[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N45
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \Add0~17_sumout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( \Add0~17_sumout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add3~14  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N0
cyclonev_lcell_comb \pcgood_B[17]~4 (
// Equation(s):
// \pcgood_B[17]~4_combout  = ( \dobranch_A~0_combout  & ( \Selector31~19_combout  & ( \Add3~17_sumout  ) ) ) # ( !\dobranch_A~0_combout  & ( \Selector31~19_combout  & ( (!\isjump_D~0_combout  & (\Add0~17_sumout )) # (\isjump_D~0_combout  & ((\Add4~17_sumout 
// ))) ) ) ) # ( \dobranch_A~0_combout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & (\Add0~17_sumout )) # (\isjump_D~0_combout  & ((\Add4~17_sumout ))) ) ) ) # ( !\dobranch_A~0_combout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & 
// (\Add0~17_sumout )) # (\isjump_D~0_combout  & ((\Add4~17_sumout ))) ) ) )

	.dataa(!\Add0~17_sumout ),
	.datab(!\Add3~17_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add4~17_sumout ),
	.datae(!\dobranch_A~0_combout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[17]~4 .extended_lut = "off";
defparam \pcgood_B[17]~4 .lut_mask = 64'h505F505F505F3333;
defparam \pcgood_B[17]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N12
cyclonev_lcell_comb \PC~59 (
// Equation(s):
// \PC~59_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[17]~4_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[17]~4_combout ))) # (\Equal1~17_combout  & 
// (\Add0~17_sumout )))))) ) ) # ( \flush_D~q  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[17]))) ) )

	.dataa(!\Add0~17_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[17]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[17]~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~59 .extended_lut = "on";
defparam \PC~59 .lut_mask = 64'h0303030303110303;
defparam \PC~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \PC[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N48
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \Add0~21_sumout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( \Add0~21_sumout  ) + ( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \Add3~18  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\imem~137_combout ),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N54
cyclonev_lcell_comb \pcgood_B[18]~5 (
// Equation(s):
// \pcgood_B[18]~5_combout  = ( \dobranch_A~0_combout  & ( \Add4~21_sumout  & ( (!\Selector31~19_combout  & (((\isjump_D~0_combout ) # (\Add0~21_sumout )))) # (\Selector31~19_combout  & (\Add3~21_sumout )) ) ) ) # ( !\dobranch_A~0_combout  & ( 
// \Add4~21_sumout  & ( (\isjump_D~0_combout ) # (\Add0~21_sumout ) ) ) ) # ( \dobranch_A~0_combout  & ( !\Add4~21_sumout  & ( (!\Selector31~19_combout  & (((\Add0~21_sumout  & !\isjump_D~0_combout )))) # (\Selector31~19_combout  & (\Add3~21_sumout )) ) ) ) 
// # ( !\dobranch_A~0_combout  & ( !\Add4~21_sumout  & ( (\Add0~21_sumout  & !\isjump_D~0_combout ) ) ) )

	.dataa(!\Add3~21_sumout ),
	.datab(!\Add0~21_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Selector31~19_combout ),
	.datae(!\dobranch_A~0_combout ),
	.dataf(!\Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[18]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[18]~5 .extended_lut = "off";
defparam \pcgood_B[18]~5 .lut_mask = 64'h303030553F3F3F55;
defparam \pcgood_B[18]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N48
cyclonev_lcell_comb \PC~55 (
// Equation(s):
// \PC~55_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[18]~5_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[18]~5_combout ))) # (\Equal1~17_combout  & 
// (\Add0~21_sumout )))))) ) ) # ( \flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((PC[18])))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~21_sumout ),
	.datac(!PC[18]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[18]~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~55 .extended_lut = "on";
defparam \PC~55 .lut_mask = 64'h0505050505110505;
defparam \PC~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N49
dffeas \PC[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \pcgood_B[19]~13 (
// Equation(s):
// \pcgood_B[19]~13_combout  = ( \Selector31~19_combout  & ( \Add4~45_sumout  & ( (!\dobranch_A~0_combout  & (((\isjump_D~0_combout )) # (\Add0~45_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~45_sumout )))) ) ) ) # ( !\Selector31~19_combout  & ( 
// \Add4~45_sumout  & ( (\isjump_D~0_combout ) # (\Add0~45_sumout ) ) ) ) # ( \Selector31~19_combout  & ( !\Add4~45_sumout  & ( (!\dobranch_A~0_combout  & (\Add0~45_sumout  & ((!\isjump_D~0_combout )))) # (\dobranch_A~0_combout  & (((\Add3~45_sumout )))) ) ) 
// ) # ( !\Selector31~19_combout  & ( !\Add4~45_sumout  & ( (\Add0~45_sumout  & !\isjump_D~0_combout ) ) ) )

	.dataa(!\dobranch_A~0_combout ),
	.datab(!\Add0~45_sumout ),
	.datac(!\Add3~45_sumout ),
	.datad(!\isjump_D~0_combout ),
	.datae(!\Selector31~19_combout ),
	.dataf(!\Add4~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[19]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[19]~13 .extended_lut = "off";
defparam \pcgood_B[19]~13 .lut_mask = 64'h3300270533FF27AF;
defparam \pcgood_B[19]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \PC~51 (
// Equation(s):
// \PC~51_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[19]~13_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[19]~13_combout ))) # (\Equal1~17_combout  & 
// (\Add0~45_sumout )))))) ) ) # ( \flush_D~q  & ( (((PC[19] & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\Equal1~6_combout ),
	.datab(!\Add0~45_sumout ),
	.datac(!PC[19]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[19]~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~51 .extended_lut = "on";
defparam \PC~51 .lut_mask = 64'h000F000F001B000F;
defparam \PC~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N7
dffeas \PC[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N52
dffeas \pcplus_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[19] .is_wysiwyg = "true";
defparam \pcplus_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N50
dffeas \HexOut[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[19]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[19] .is_wysiwyg = "true";
defparam \HexOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N30
cyclonev_lcell_comb \wregval_M[19]~26 (
// Equation(s):
// \wregval_M[19]~26_combout  = ( \dbus[19]~41_combout  & ( HexOut[19] & ( (!\wregval_M[10]~6_combout  & !\wregval_M[25]~1_combout ) ) ) ) # ( !\dbus[19]~41_combout  & ( HexOut[19] & ( !\wregval_M[10]~6_combout  ) ) ) # ( \dbus[19]~41_combout  & ( 
// !HexOut[19] & ( !\wregval_M[25]~1_combout  ) ) ) # ( !\dbus[19]~41_combout  & ( !HexOut[19] ) )

	.dataa(!\wregval_M[10]~6_combout ),
	.datab(gnd),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(gnd),
	.datae(!\dbus[19]~41_combout ),
	.dataf(!HexOut[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[19]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[19]~26 .extended_lut = "off";
defparam \wregval_M[19]~26 .lut_mask = 64'hFFFFF0F0AAAAA0A0;
defparam \wregval_M[19]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N36
cyclonev_lcell_comb \wregval_M[19]~27 (
// Equation(s):
// \wregval_M[19]~27_combout  = ( \selaluout_M~q  & ( \wregval_M[19]~26_combout  & ( \aluout_M[19]~DUPLICATE_q  ) ) ) # ( !\selaluout_M~q  & ( \wregval_M[19]~26_combout  & ( (pcplus_M[19] & (!\selmemout_M~q  & \selpcplus_M~q )) ) ) ) # ( \selaluout_M~q  & ( 
// !\wregval_M[19]~26_combout  & ( \aluout_M[19]~DUPLICATE_q  ) ) ) # ( !\selaluout_M~q  & ( !\wregval_M[19]~26_combout  & ( ((pcplus_M[19] & \selpcplus_M~q )) # (\selmemout_M~q ) ) ) )

	.dataa(!pcplus_M[19]),
	.datab(!\selmemout_M~q ),
	.datac(!\aluout_M[19]~DUPLICATE_q ),
	.datad(!\selpcplus_M~q ),
	.datae(!\selaluout_M~q ),
	.dataf(!\wregval_M[19]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[19]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[19]~27 .extended_lut = "off";
defparam \wregval_M[19]~27 .lut_mask = 64'h33770F0F00440F0F;
defparam \wregval_M[19]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N47
dffeas \regs~1203 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1203 .is_wysiwyg = "true";
defparam \regs~1203 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N31
dffeas \regs~1267 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1267 .is_wysiwyg = "true";
defparam \regs~1267 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N30
cyclonev_lcell_comb \regs~3480 (
// Equation(s):
// \regs~3480_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1043_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1075_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1107_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1139_q )))) ) )

	.dataa(!\regs~1139_q ),
	.datab(!\regs~1075_q ),
	.datac(!\regs~1107_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1043_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3480_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3480 .extended_lut = "on";
defparam \regs~3480 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3480 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N2
dffeas \regs~1171DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1171DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1171DUPLICATE .is_wysiwyg = "true";
defparam \regs~1171DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \regs~2413 (
// Equation(s):
// \regs~2413_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3480_combout ))))) # (\imem~126_combout  & (((!\regs~3480_combout  & ((\regs~1171DUPLICATE_q ))) # (\regs~3480_combout  & (\regs~1203_q ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3480_combout ))))) # (\imem~126_combout  & (((!\regs~3480_combout  & (\regs~1235_q )) # (\regs~3480_combout  & ((\regs~1267_q )))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1203_q ),
	.datac(!\regs~1235_q ),
	.datad(!\regs~1267_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3480_combout ),
	.datag(!\regs~1171DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2413_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2413 .extended_lut = "on";
defparam \regs~2413 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2413 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N0
cyclonev_lcell_comb \regs~3472 (
// Equation(s):
// \regs~3472_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~19_q ))) # (\imem~153_combout  & (\regs~51_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~83_q ))) # (\imem~153_combout  & (\regs~115_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~51_q ),
	.datab(!\regs~115_q ),
	.datac(!\regs~83_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~19_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3472_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3472 .extended_lut = "on";
defparam \regs~3472 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3472 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N0
cyclonev_lcell_comb \regs~2405 (
// Equation(s):
// \regs~2405_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3472_combout )))) # (\imem~126_combout  & ((!\regs~3472_combout  & ((\regs~147_q ))) # (\regs~3472_combout  & (\regs~179_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3472_combout )))) # (\imem~126_combout  & ((!\regs~3472_combout  & ((\regs~211_q ))) # (\regs~3472_combout  & (\regs~243_q ))))) ) )

	.dataa(!\regs~179_q ),
	.datab(!\regs~243_q ),
	.datac(!\regs~211_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3472_combout ),
	.datag(!\regs~147_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2405_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2405 .extended_lut = "on";
defparam \regs~2405 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2405 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N36
cyclonev_lcell_comb \regs~3484 (
// Equation(s):
// \regs~3484_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1555_q ))) # (\imem~153_combout  & (\regs~1587_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1619_q ))) # (\imem~153_combout  & (\regs~1651_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1587_q ),
	.datab(!\regs~1651_q ),
	.datac(!\regs~1619_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1555_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3484_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3484 .extended_lut = "on";
defparam \regs~3484 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3484 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N6
cyclonev_lcell_comb \regs~2417 (
// Equation(s):
// \regs~2417_combout  = ( !\imem~164_combout  & ( ((!\regs~3484_combout  & (\regs~1683_q  & ((\imem~126_combout )))) # (\regs~3484_combout  & (((!\imem~126_combout ) # (\regs~1715_q ))))) ) ) # ( \imem~164_combout  & ( (!\regs~3484_combout  & 
// (((\regs~1747_q  & ((\imem~126_combout )))))) # (\regs~3484_combout  & ((((!\imem~126_combout ))) # (\regs~1779_q ))) ) )

	.dataa(!\regs~1779_q ),
	.datab(!\regs~3484_combout ),
	.datac(!\regs~1747_q ),
	.datad(!\regs~1715_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1683_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2417_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2417 .extended_lut = "on";
defparam \regs~2417 .lut_mask = 64'h333333330C3F1D1D;
defparam \regs~2417 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N38
dffeas \regs~723 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~723 .is_wysiwyg = "true";
defparam \regs~723 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N30
cyclonev_lcell_comb \regs~3476 (
// Equation(s):
// \regs~3476_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~531_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~563_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~595_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~627_q )))) ) )

	.dataa(!\regs~627_q ),
	.datab(!\regs~563_q ),
	.datac(!\regs~595_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~531_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3476_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3476 .extended_lut = "on";
defparam \regs~3476 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3476 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N9
cyclonev_lcell_comb \regs~2409 (
// Equation(s):
// \regs~2409_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3476_combout )))) # (\imem~126_combout  & ((!\regs~3476_combout  & ((\regs~659_q ))) # (\regs~3476_combout  & (\regs~691_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3476_combout )))) # (\imem~126_combout  & ((!\regs~3476_combout  & ((\regs~723_q ))) # (\regs~3476_combout  & (\regs~755_q ))))) ) )

	.dataa(!\regs~755_q ),
	.datab(!\regs~691_q ),
	.datac(!\regs~723_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3476_combout ),
	.datag(!\regs~659_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2409_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2409 .extended_lut = "on";
defparam \regs~2409 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2409 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \regs~2421 (
// Equation(s):
// \regs~2421_combout  = ( \regs~2417_combout  & ( \regs~2409_combout  & ( ((!\imem~51_combout  & ((\regs~2405_combout ))) # (\imem~51_combout  & (\regs~2413_combout ))) # (\imem~46_combout ) ) ) ) # ( !\regs~2417_combout  & ( \regs~2409_combout  & ( 
// (!\imem~51_combout  & (((\regs~2405_combout )) # (\imem~46_combout ))) # (\imem~51_combout  & (!\imem~46_combout  & (\regs~2413_combout ))) ) ) ) # ( \regs~2417_combout  & ( !\regs~2409_combout  & ( (!\imem~51_combout  & (!\imem~46_combout  & 
// ((\regs~2405_combout )))) # (\imem~51_combout  & (((\regs~2413_combout )) # (\imem~46_combout ))) ) ) ) # ( !\regs~2417_combout  & ( !\regs~2409_combout  & ( (!\imem~46_combout  & ((!\imem~51_combout  & ((\regs~2405_combout ))) # (\imem~51_combout  & 
// (\regs~2413_combout )))) ) ) )

	.dataa(!\imem~51_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\regs~2413_combout ),
	.datad(!\regs~2405_combout ),
	.datae(!\regs~2417_combout ),
	.dataf(!\regs~2409_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2421_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2421 .extended_lut = "off";
defparam \regs~2421 .lut_mask = 64'h048C159D26AE37BF;
defparam \regs~2421 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \aluin2_A[19]~30 (
// Equation(s):
// \aluin2_A[19]~30_combout  = ( \regs~2438_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) # ( !\regs~2438_combout  & ( \aluin2_A[13]~0_combout  ) )

	.dataa(gnd),
	.datab(!\WideOr2~1_combout ),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~2438_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[19]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[19]~30 .extended_lut = "off";
defparam \aluin2_A[19]~30 .lut_mask = 64'h0F0F0F0FCFCFCFCF;
defparam \aluin2_A[19]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N36
cyclonev_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = ( \Selector35~0_combout  & ( \aluin2_A[19]~30_combout  & ( (!\Selector38~0_combout  & (!\Selector37~0_combout  $ (\regs~2421_combout ))) ) ) ) # ( !\Selector35~0_combout  & ( \aluin2_A[19]~30_combout  & ( !\Selector37~0_combout  $ 
// (((!\Selector38~0_combout  & !\regs~2421_combout ))) ) ) ) # ( \Selector35~0_combout  & ( !\aluin2_A[19]~30_combout  & ( (!\Selector37~0_combout  & ((!\Selector38~0_combout ) # (!\regs~2421_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  
// & !\regs~2421_combout )) ) ) ) # ( !\Selector35~0_combout  & ( !\aluin2_A[19]~30_combout  & ( (\regs~2421_combout  & (!\Selector37~0_combout  $ (!\Selector38~0_combout ))) ) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector38~0_combout ),
	.datac(!\regs~2421_combout ),
	.datad(gnd),
	.datae(!\Selector35~0_combout ),
	.dataf(!\aluin2_A[19]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~1 .extended_lut = "off";
defparam \Selector12~1 .lut_mask = 64'h0606E8E86A6A8484;
defparam \Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \Add1~29_sumout  & ( \Add2~29_sumout  & ( \Selector30~0_combout  ) ) ) # ( !\Add1~29_sumout  & ( \Add2~29_sumout  & ( (\Selector35~0_combout  & \Selector30~0_combout ) ) ) ) # ( \Add1~29_sumout  & ( !\Add2~29_sumout  & ( 
// (!\Selector35~0_combout  & \Selector30~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(gnd),
	.datae(!\Add1~29_sumout ),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h00000C0C03030F0F;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N6
cyclonev_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = ( \Selector12~0_combout  & ( \Selector33~0_combout  ) ) # ( !\Selector12~0_combout  & ( (\Selector36~1_combout  & (\Selector12~1_combout  & \Selector33~0_combout )) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(gnd),
	.datac(!\Selector12~1_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(gnd),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~2 .extended_lut = "off";
defparam \Selector12~2 .lut_mask = 64'h0005000500FF00FF;
defparam \Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N7
dffeas \aluout_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[19] .is_wysiwyg = "true";
defparam \aluout_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N51
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( aluout_M[18] & ( aluout_M[21] & ( (aluout_M[19] & (aluout_M[23] & (aluout_M[20] & \aluout_M[22]~DUPLICATE_q ))) ) ) )

	.dataa(!aluout_M[19]),
	.datab(!aluout_M[23]),
	.datac(!aluout_M[20]),
	.datad(!\aluout_M[22]~DUPLICATE_q ),
	.datae(!aluout_M[18]),
	.dataf(!aluout_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h0000000000000001;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N42
cyclonev_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = ( \Equal2~4_combout  & ( (\Equal2~1_combout  & (\Equal2~0_combout  & (\Equal2~3_combout  & \Equal2~2_combout ))) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\Equal2~0_combout ),
	.datac(!\Equal2~3_combout ),
	.datad(!\Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\Equal2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~5 .extended_lut = "off";
defparam \Equal2~5 .lut_mask = 64'h0000000000010001;
defparam \Equal2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N16
dffeas \led[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[4]),
	.prn(vcc));
// synopsys translate_off
defparam \led[4] .is_wysiwyg = "true";
defparam \led[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N45
cyclonev_lcell_comb \HexOut[4]~2 (
// Equation(s):
// \HexOut[4]~2_combout  = ( !wmemval_M[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[4]~2 .extended_lut = "off";
defparam \HexOut[4]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N46
dffeas \HexOut[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[4]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[4]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[4] .is_wysiwyg = "true";
defparam \HexOut[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N15
cyclonev_lcell_comb \wregval_M[4]~45 (
// Equation(s):
// \wregval_M[4]~45_combout  = ( HexOut[4] & ( (\always6~0_combout  & led[4]) ) ) # ( !HexOut[4] & ( ((\always6~0_combout  & led[4])) # (\wregval_M[0]~0_combout ) ) )

	.dataa(!\wregval_M[0]~0_combout ),
	.datab(!\always6~0_combout ),
	.datac(gnd),
	.datad(!led[4]),
	.datae(gnd),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[4]~45 .extended_lut = "off";
defparam \wregval_M[4]~45 .lut_mask = 64'h5577557700330033;
defparam \wregval_M[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N48
cyclonev_lcell_comb \wregval_M[4]~46 (
// Equation(s):
// \wregval_M[4]~46_combout  = ( \wregval_M[4]~45_combout  & ( (!\wregval_M[25]~1_combout  & ((!\Equal2~5_combout ) # ((\memout_M[0]~0_combout )))) # (\wregval_M[25]~1_combout  & (!\dbus[4]~63_combout  & ((!\Equal2~5_combout ) # (\memout_M[0]~0_combout )))) 
// ) ) # ( !\wregval_M[4]~45_combout  & ( (!\wregval_M[25]~1_combout ) # (!\dbus[4]~63_combout ) ) )

	.dataa(!\wregval_M[25]~1_combout ),
	.datab(!\Equal2~5_combout ),
	.datac(!\memout_M[0]~0_combout ),
	.datad(!\dbus[4]~63_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[4]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[4]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[4]~46 .extended_lut = "off";
defparam \wregval_M[4]~46 .lut_mask = 64'hFFAAFFAACF8ACF8A;
defparam \wregval_M[4]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N39
cyclonev_lcell_comb \wregval_M[4]~47 (
// Equation(s):
// \wregval_M[4]~47_combout  = ( pcplus_M[4] & ( \wregval_M[4]~46_combout  & ( (!\selaluout_M~q  & (((\selpcplus_M~q  & !\selmemout_M~q )))) # (\selaluout_M~q  & (aluout_M[4])) ) ) ) # ( !pcplus_M[4] & ( \wregval_M[4]~46_combout  & ( (\selaluout_M~q  & 
// aluout_M[4]) ) ) ) # ( pcplus_M[4] & ( !\wregval_M[4]~46_combout  & ( (!\selaluout_M~q  & (((\selmemout_M~q ) # (\selpcplus_M~q )))) # (\selaluout_M~q  & (aluout_M[4])) ) ) ) # ( !pcplus_M[4] & ( !\wregval_M[4]~46_combout  & ( (!\selaluout_M~q  & 
// ((\selmemout_M~q ))) # (\selaluout_M~q  & (aluout_M[4])) ) ) )

	.dataa(!\selaluout_M~q ),
	.datab(!aluout_M[4]),
	.datac(!\selpcplus_M~q ),
	.datad(!\selmemout_M~q ),
	.datae(!pcplus_M[4]),
	.dataf(!\wregval_M[4]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[4]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[4]~47 .extended_lut = "off";
defparam \wregval_M[4]~47 .lut_mask = 64'h11BB1BBB11111B11;
defparam \wregval_M[4]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \regs~228feeder (
// Equation(s):
// \regs~228feeder_combout  = ( \wregval_M[4]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~228feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~228feeder .extended_lut = "off";
defparam \regs~228feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~228feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N49
dffeas \regs~228DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~228DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~228DUPLICATE .is_wysiwyg = "true";
defparam \regs~228DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N8
dffeas \regs~196DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~196feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~196DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~196DUPLICATE .is_wysiwyg = "true";
defparam \regs~196DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \regs~3680 (
// Equation(s):
// \regs~3680_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~4_q ))) # (\imem~134_combout  & (\regs~36_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( ((!\imem~123_combout 
//  & ((!\imem~134_combout  & ((\regs~68_q ))) # (\imem~134_combout  & (\regs~100_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~36_q ),
	.datab(!\regs~100_q ),
	.datac(!\regs~68_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3680 .extended_lut = "on";
defparam \regs~3680 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3680 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N44
dffeas \regs~132 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~132 .is_wysiwyg = "true";
defparam \regs~132 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \regs~2626 (
// Equation(s):
// \regs~2626_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3680_combout )))) # (\imem~123_combout  & ((!\regs~3680_combout  & ((\regs~132_q ))) # (\regs~3680_combout  & (\regs~164_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3680_combout )))) # (\imem~123_combout  & ((!\regs~3680_combout  & ((\regs~196DUPLICATE_q ))) # (\regs~3680_combout  & (\regs~228DUPLICATE_q ))))) ) )

	.dataa(!\regs~228DUPLICATE_q ),
	.datab(!\regs~164_q ),
	.datac(!\regs~196DUPLICATE_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3680_combout ),
	.datag(!\regs~132_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2626 .extended_lut = "on";
defparam \regs~2626 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2626 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N5
dffeas \regs~708 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~708 .is_wysiwyg = "true";
defparam \regs~708 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \regs~3684 (
// Equation(s):
// \regs~3684_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~516_q ))) # (\imem~134_combout  & (\regs~548_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~580_q ))) # (\imem~134_combout  & (\regs~612_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~548_q ),
	.datab(!\regs~612_q ),
	.datac(!\regs~580_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~516_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3684 .extended_lut = "on";
defparam \regs~3684 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3684 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N33
cyclonev_lcell_comb \regs~2630 (
// Equation(s):
// \regs~2630_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3684_combout )))) # (\imem~123_combout  & ((!\regs~3684_combout  & ((\regs~644_q ))) # (\regs~3684_combout  & (\regs~676_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3684_combout )))) # (\imem~123_combout  & ((!\regs~3684_combout  & ((\regs~708_q ))) # (\regs~3684_combout  & (\regs~740_q ))))) ) )

	.dataa(!\regs~740_q ),
	.datab(!\regs~676_q ),
	.datac(!\regs~708_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3684_combout ),
	.datag(!\regs~644_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2630 .extended_lut = "on";
defparam \regs~2630 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2630 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N20
dffeas \regs~1252DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1252DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1252DUPLICATE .is_wysiwyg = "true";
defparam \regs~1252DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \regs~3688 (
// Equation(s):
// \regs~3688_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1028_q ))) # (\imem~134_combout  & (\regs~1060_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1092_q ))) # (\imem~134_combout  & (\regs~1124_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1124_q ),
	.datab(!\regs~1060_q ),
	.datac(!\regs~1092_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1028_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3688_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3688 .extended_lut = "on";
defparam \regs~3688 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3688 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N0
cyclonev_lcell_comb \regs~2634 (
// Equation(s):
// \regs~2634_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3688_combout ))))) # (\imem~123_combout  & (((!\regs~3688_combout  & ((\regs~1156_q ))) # (\regs~3688_combout  & (\regs~1188_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3688_combout ))))) # (\imem~123_combout  & (((!\regs~3688_combout  & (\regs~1220_q )) # (\regs~3688_combout  & ((\regs~1252DUPLICATE_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1188_q ),
	.datac(!\regs~1220_q ),
	.datad(!\regs~1252DUPLICATE_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3688_combout ),
	.datag(!\regs~1156_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2634 .extended_lut = "on";
defparam \regs~2634 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2634 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N28
dffeas \regs~1764 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1764feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1764 .is_wysiwyg = "true";
defparam \regs~1764 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N58
dffeas \regs~1636DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1636DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1636DUPLICATE .is_wysiwyg = "true";
defparam \regs~1636DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N6
cyclonev_lcell_comb \regs~3692 (
// Equation(s):
// \regs~3692_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1540_q ))) # (\imem~134_combout  & (\regs~1572_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1604_q ))) # (\imem~134_combout  & (\regs~1636DUPLICATE_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1572_q ),
	.datab(!\regs~1636DUPLICATE_q ),
	.datac(!\regs~1604_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1540_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3692_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3692 .extended_lut = "on";
defparam \regs~3692 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3692 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \regs~2638 (
// Equation(s):
// \regs~2638_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3692_combout )))) # (\imem~123_combout  & ((!\regs~3692_combout  & ((\regs~1668_q ))) # (\regs~3692_combout  & (\regs~1700_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3692_combout )))) # (\imem~123_combout  & ((!\regs~3692_combout  & ((\regs~1732_q ))) # (\regs~3692_combout  & (\regs~1764_q ))))) ) )

	.dataa(!\regs~1700_q ),
	.datab(!\regs~1764_q ),
	.datac(!\regs~1732_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3692_combout ),
	.datag(!\regs~1668_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2638 .extended_lut = "on";
defparam \regs~2638 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2638 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N21
cyclonev_lcell_comb \regs~2642 (
// Equation(s):
// \regs~2642_combout  = ( \regs~2634_combout  & ( \regs~2638_combout  & ( ((!\imem~6_combout  & (\regs~2626_combout )) # (\imem~6_combout  & ((\regs~2630_combout )))) # (\imem~12_combout ) ) ) ) # ( !\regs~2634_combout  & ( \regs~2638_combout  & ( 
// (!\imem~12_combout  & ((!\imem~6_combout  & (\regs~2626_combout )) # (\imem~6_combout  & ((\regs~2630_combout ))))) # (\imem~12_combout  & (((\imem~6_combout )))) ) ) ) # ( \regs~2634_combout  & ( !\regs~2638_combout  & ( (!\imem~12_combout  & 
// ((!\imem~6_combout  & (\regs~2626_combout )) # (\imem~6_combout  & ((\regs~2630_combout ))))) # (\imem~12_combout  & (((!\imem~6_combout )))) ) ) ) # ( !\regs~2634_combout  & ( !\regs~2638_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout  & 
// (\regs~2626_combout )) # (\imem~6_combout  & ((\regs~2630_combout ))))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\regs~2626_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\regs~2630_combout ),
	.datae(!\regs~2634_combout ),
	.dataf(!\regs~2638_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2642 .extended_lut = "off";
defparam \regs~2642 .lut_mask = 64'h202A707A252F757F;
defparam \regs~2642 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \aluin2_A[4]~16 (
// Equation(s):
// \aluin2_A[4]~16_combout  = ( \regs~2642_combout  & ( \WideOr2~1_combout  & ( (\imem~93_combout  & !\PC[15]~DUPLICATE_q ) ) ) ) # ( !\regs~2642_combout  & ( \WideOr2~1_combout  & ( (\imem~93_combout  & !\PC[15]~DUPLICATE_q ) ) ) ) # ( \regs~2642_combout  & 
// ( !\WideOr2~1_combout  ) )

	.dataa(!\imem~93_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~2642_combout ),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[4]~16 .extended_lut = "off";
defparam \aluin2_A[4]~16 .lut_mask = 64'h0000FFFF44444444;
defparam \aluin2_A[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N27
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( \aluin2_A[4]~16_combout  & ( \regs~2659_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & ((!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & \Selector35~0_combout )))) ) ) ) # ( 
// !\aluin2_A[4]~16_combout  & ( \regs~2659_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector38~0_combout  $ (!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & !\Selector35~0_combout )))) ) ) ) # ( 
// \aluin2_A[4]~16_combout  & ( !\regs~2659_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector38~0_combout  $ (!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & !\Selector35~0_combout )))) ) ) ) # ( 
// !\aluin2_A[4]~16_combout  & ( !\regs~2659_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector37~0_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector37~0_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\aluin2_A[4]~16_combout ),
	.dataf(!\regs~2659_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h0054144014404410;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N39
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( \Selector33~0_combout  & ( \Add2~117_sumout  & ( ((\Selector30~0_combout  & ((\Selector35~0_combout ) # (\Add1~117_sumout )))) # (\Selector27~0_combout ) ) ) ) # ( \Selector33~0_combout  & ( !\Add2~117_sumout  & ( 
// ((\Add1~117_sumout  & (\Selector30~0_combout  & !\Selector35~0_combout ))) # (\Selector27~0_combout ) ) ) )

	.dataa(!\Selector27~0_combout ),
	.datab(!\Add1~117_sumout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\Selector33~0_combout ),
	.dataf(!\Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h000057550000575F;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N56
dffeas \aluout_M[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector27~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[4]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N0
cyclonev_lcell_comb \wregval_M[0]~0 (
// Equation(s):
// \wregval_M[0]~0_combout  = ( !\aluout_M[8]~DUPLICATE_q  & ( !aluout_M[3] & ( (!\aluout_M[4]~DUPLICATE_q  & (!aluout_M[5] & (!aluout_M[2] & !aluout_M[7]))) ) ) )

	.dataa(!\aluout_M[4]~DUPLICATE_q ),
	.datab(!aluout_M[5]),
	.datac(!aluout_M[2]),
	.datad(!aluout_M[7]),
	.datae(!\aluout_M[8]~DUPLICATE_q ),
	.dataf(!aluout_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~0 .extended_lut = "off";
defparam \wregval_M[0]~0 .lut_mask = 64'h8000000000000000;
defparam \wregval_M[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N34
dffeas \led[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[3]),
	.prn(vcc));
// synopsys translate_off
defparam \led[3] .is_wysiwyg = "true";
defparam \led[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N41
dffeas \HexOut[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[3]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[3] .is_wysiwyg = "true";
defparam \HexOut[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N33
cyclonev_lcell_comb \wregval_M[3]~28 (
// Equation(s):
// \wregval_M[3]~28_combout  = ( led[3] & ( HexOut[3] & ( (\Equal2~5_combout  & (!\memout_M[0]~0_combout  & ((\always6~0_combout ) # (\wregval_M[0]~0_combout )))) ) ) ) # ( !led[3] & ( HexOut[3] & ( (\wregval_M[0]~0_combout  & (\Equal2~5_combout  & 
// !\memout_M[0]~0_combout )) ) ) ) # ( led[3] & ( !HexOut[3] & ( (\Equal2~5_combout  & (!\memout_M[0]~0_combout  & \always6~0_combout )) ) ) )

	.dataa(!\wregval_M[0]~0_combout ),
	.datab(!\Equal2~5_combout ),
	.datac(!\memout_M[0]~0_combout ),
	.datad(!\always6~0_combout ),
	.datae(!led[3]),
	.dataf(!HexOut[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~28 .extended_lut = "off";
defparam \wregval_M[3]~28 .lut_mask = 64'h0000003010101030;
defparam \wregval_M[3]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N39
cyclonev_lcell_comb \wregval_M[3]~30 (
// Equation(s):
// \wregval_M[3]~30_combout  = ( \dbus[3]~42_combout  & ( \dbus[3]~45_combout  & ( (\wregval_M[3]~29_combout  & (((!\wregval_M[27]~3_combout ) # (\wregval_M[3]~28_combout )) # (\wregval_M[25]~1_combout ))) ) ) ) # ( !\dbus[3]~42_combout  & ( 
// \dbus[3]~45_combout  & ( (\wregval_M[3]~29_combout  & (((!\wregval_M[27]~3_combout ) # (\wregval_M[3]~28_combout )) # (\wregval_M[25]~1_combout ))) ) ) ) # ( \dbus[3]~42_combout  & ( !\dbus[3]~45_combout  & ( (\wregval_M[3]~29_combout  & 
// (((!\wregval_M[27]~3_combout ) # (\wregval_M[3]~28_combout )) # (\wregval_M[25]~1_combout ))) ) ) ) # ( !\dbus[3]~42_combout  & ( !\dbus[3]~45_combout  & ( (\wregval_M[3]~29_combout  & ((!\wregval_M[27]~3_combout ) # (\wregval_M[3]~28_combout ))) ) ) )

	.dataa(!\wregval_M[3]~29_combout ),
	.datab(!\wregval_M[25]~1_combout ),
	.datac(!\wregval_M[27]~3_combout ),
	.datad(!\wregval_M[3]~28_combout ),
	.datae(!\dbus[3]~42_combout ),
	.dataf(!\dbus[3]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~30 .extended_lut = "off";
defparam \wregval_M[3]~30 .lut_mask = 64'h5055515551555155;
defparam \wregval_M[3]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N30
cyclonev_lcell_comb \regs~163feeder (
// Equation(s):
// \regs~163feeder_combout  = ( \wregval_M[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~163feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~163feeder .extended_lut = "off";
defparam \regs~163feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~163feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N31
dffeas \regs~163 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~163 .is_wysiwyg = "true";
defparam \regs~163 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \regs~3504 (
// Equation(s):
// \regs~3504_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~3_q ))) # (\imem~153_combout  & (\regs~35_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( ((!\imem~126_combout 
//  & ((!\imem~153_combout  & ((\regs~67_q ))) # (\imem~153_combout  & (\regs~99_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~35_q ),
	.datab(!\regs~99_q ),
	.datac(!\regs~67_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3504 .extended_lut = "on";
defparam \regs~3504 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3504 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \regs~2439 (
// Equation(s):
// \regs~2439_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3504_combout )))) # (\imem~126_combout  & ((!\regs~3504_combout  & ((\regs~131_q ))) # (\regs~3504_combout  & (\regs~163_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3504_combout )))) # (\imem~126_combout  & ((!\regs~3504_combout  & ((\regs~195_q ))) # (\regs~3504_combout  & (\regs~227_q ))))) ) )

	.dataa(!\regs~163_q ),
	.datab(!\regs~227_q ),
	.datac(!\regs~195_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3504_combout ),
	.datag(!\regs~131_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2439_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2439 .extended_lut = "on";
defparam \regs~2439 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2439 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N18
cyclonev_lcell_comb \regs~3508 (
// Equation(s):
// \regs~3508_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~515_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ) # (\regs~547_q ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & (((\regs~579_q  
// & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~611_q ))) ) )

	.dataa(!\imem~153_combout ),
	.datab(!\regs~611_q ),
	.datac(!\regs~579_q ),
	.datad(!\regs~547_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~515_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3508 .extended_lut = "on";
defparam \regs~3508 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regs~3508 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N30
cyclonev_lcell_comb \regs~2443 (
// Equation(s):
// \regs~2443_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3508_combout )))) # (\imem~126_combout  & ((!\regs~3508_combout  & ((\regs~643_q ))) # (\regs~3508_combout  & (\regs~675_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3508_combout )))) # (\imem~126_combout  & ((!\regs~3508_combout  & ((\regs~707_q ))) # (\regs~3508_combout  & (\regs~739_q ))))) ) )

	.dataa(!\regs~739_q ),
	.datab(!\regs~675_q ),
	.datac(!\regs~707_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3508_combout ),
	.datag(!\regs~643_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2443_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2443 .extended_lut = "on";
defparam \regs~2443 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2443 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \regs~3516 (
// Equation(s):
// \regs~3516_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1539_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1571_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1603_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1635_q )))) ) )

	.dataa(!\regs~1571_q ),
	.datab(!\regs~1635_q ),
	.datac(!\regs~1603_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1539_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3516 .extended_lut = "on";
defparam \regs~3516 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3516 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N50
dffeas \regs~1667 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1667 .is_wysiwyg = "true";
defparam \regs~1667 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \regs~2451 (
// Equation(s):
// \regs~2451_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3516_combout ))))) # (\imem~126_combout  & (((!\regs~3516_combout  & (\regs~1667_q )) # (\regs~3516_combout  & ((\regs~1699_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3516_combout ))))) # (\imem~126_combout  & (((!\regs~3516_combout  & ((\regs~1731_q ))) # (\regs~3516_combout  & (\regs~1763_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1763_q ),
	.datac(!\regs~1731_q ),
	.datad(!\regs~1699_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3516_combout ),
	.datag(!\regs~1667_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2451_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2451 .extended_lut = "on";
defparam \regs~2451 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2451 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N52
dffeas \regs~1123DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1123DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1123DUPLICATE .is_wysiwyg = "true";
defparam \regs~1123DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N38
dffeas \regs~1091 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1091feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1091_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1091 .is_wysiwyg = "true";
defparam \regs~1091 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N7
dffeas \regs~1027DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1027feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1027DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1027DUPLICATE .is_wysiwyg = "true";
defparam \regs~1027DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N6
cyclonev_lcell_comb \regs~3512 (
// Equation(s):
// \regs~3512_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1027DUPLICATE_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1059_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & 
// (((\regs~1091_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1123DUPLICATE_q )))) ) )

	.dataa(!\regs~1059_q ),
	.datab(!\regs~1123DUPLICATE_q ),
	.datac(!\regs~1091_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1027DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3512 .extended_lut = "on";
defparam \regs~3512 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3512 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N0
cyclonev_lcell_comb \regs~2447 (
// Equation(s):
// \regs~2447_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3512_combout )))) # (\imem~126_combout  & ((!\regs~3512_combout  & ((\regs~1155_q ))) # (\regs~3512_combout  & (\regs~1187_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3512_combout )))) # (\imem~126_combout  & ((!\regs~3512_combout  & ((\regs~1219_q ))) # (\regs~3512_combout  & (\regs~1251_q ))))) ) )

	.dataa(!\regs~1187_q ),
	.datab(!\regs~1251_q ),
	.datac(!\regs~1219_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3512_combout ),
	.datag(!\regs~1155_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2447_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2447 .extended_lut = "on";
defparam \regs~2447 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2447 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N36
cyclonev_lcell_comb \regs~2455 (
// Equation(s):
// \regs~2455_combout  = ( \regs~2451_combout  & ( \regs~2447_combout  & ( ((!\imem~46_combout  & (\regs~2439_combout )) # (\imem~46_combout  & ((\regs~2443_combout )))) # (\imem~51_combout ) ) ) ) # ( !\regs~2451_combout  & ( \regs~2447_combout  & ( 
// (!\imem~51_combout  & ((!\imem~46_combout  & (\regs~2439_combout )) # (\imem~46_combout  & ((\regs~2443_combout ))))) # (\imem~51_combout  & (((!\imem~46_combout )))) ) ) ) # ( \regs~2451_combout  & ( !\regs~2447_combout  & ( (!\imem~51_combout  & 
// ((!\imem~46_combout  & (\regs~2439_combout )) # (\imem~46_combout  & ((\regs~2443_combout ))))) # (\imem~51_combout  & (((\imem~46_combout )))) ) ) ) # ( !\regs~2451_combout  & ( !\regs~2447_combout  & ( (!\imem~51_combout  & ((!\imem~46_combout  & 
// (\regs~2439_combout )) # (\imem~46_combout  & ((\regs~2443_combout ))))) ) ) )

	.dataa(!\imem~51_combout ),
	.datab(!\regs~2439_combout ),
	.datac(!\regs~2443_combout ),
	.datad(!\imem~46_combout ),
	.datae(!\regs~2451_combout ),
	.dataf(!\regs~2447_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2455_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2455 .extended_lut = "off";
defparam \regs~2455 .lut_mask = 64'h220A225F770A775F;
defparam \regs~2455 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \aluin2_A[3]~5 (
// Equation(s):
// \aluin2_A[3]~5_combout  = ( \regs~2506_combout  & ( \WideOr2~1_combout  & ( (\imem~69_combout ) # (\PC[15]~DUPLICATE_q ) ) ) ) # ( !\regs~2506_combout  & ( \WideOr2~1_combout  & ( (\imem~69_combout ) # (\PC[15]~DUPLICATE_q ) ) ) ) # ( \regs~2506_combout  
// & ( !\WideOr2~1_combout  ) )

	.dataa(gnd),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~69_combout ),
	.datad(gnd),
	.datae(!\regs~2506_combout ),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[3]~5 .extended_lut = "off";
defparam \aluin2_A[3]~5 .lut_mask = 64'h0000FFFF3F3F3F3F;
defparam \aluin2_A[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( \regs~2455_combout  & ( \aluin2_A[3]~5_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector37~0_combout )) # (\Selector35~0_combout  & (\Selector37~0_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// !\regs~2455_combout  & ( \aluin2_A[3]~5_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector37~0_combout  $ (!\Selector38~0_combout ))) # (\Selector35~0_combout  & (!\Selector37~0_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// \regs~2455_combout  & ( !\aluin2_A[3]~5_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector37~0_combout  $ (!\Selector38~0_combout ))) # (\Selector35~0_combout  & (!\Selector37~0_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// !\regs~2455_combout  & ( !\aluin2_A[3]~5_combout  & ( (\Selector35~0_combout  & (\Selector36~1_combout  & ((!\Selector37~0_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(!\regs~2455_combout ),
	.dataf(!\aluin2_A[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h1110122012202120;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N45
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( \Selector30~0_combout  & ( \Add2~121_sumout  & ( (\Selector33~0_combout  & (((\Add1~121_sumout ) # (\Selector35~0_combout )) # (\Selector28~0_combout ))) ) ) ) # ( !\Selector30~0_combout  & ( \Add2~121_sumout  & ( 
// (\Selector28~0_combout  & \Selector33~0_combout ) ) ) ) # ( \Selector30~0_combout  & ( !\Add2~121_sumout  & ( (\Selector33~0_combout  & (((!\Selector35~0_combout  & \Add1~121_sumout )) # (\Selector28~0_combout ))) ) ) ) # ( !\Selector30~0_combout  & ( 
// !\Add2~121_sumout  & ( (\Selector28~0_combout  & \Selector33~0_combout ) ) ) )

	.dataa(!\Selector28~0_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\Add1~121_sumout ),
	.datae(!\Selector30~0_combout ),
	.dataf(!\Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h0505050D0505070F;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N44
dffeas \aluout_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector28~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[3] .is_wysiwyg = "true";
defparam \aluout_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N15
cyclonev_lcell_comb \keys|Equal0~0 (
// Equation(s):
// \keys|Equal0~0_combout  = ( !aluout_M[5] & ( aluout_M[7] & ( (!\aluout_M[8]~DUPLICATE_q  & !aluout_M[3]) ) ) )

	.dataa(!\aluout_M[8]~DUPLICATE_q ),
	.datab(!aluout_M[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!aluout_M[5]),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal0~0 .extended_lut = "off";
defparam \keys|Equal0~0 .lut_mask = 64'h0000000088880000;
defparam \keys|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N3
cyclonev_lcell_comb \memout_M[0]~0 (
// Equation(s):
// \memout_M[0]~0_combout  = ( \WideNor0~combout  & ( (!aluout_M[2] & (\keys|Equal0~0_combout  & \Equal2~5_combout )) ) ) # ( !\WideNor0~combout  )

	.dataa(!aluout_M[2]),
	.datab(gnd),
	.datac(!\keys|Equal0~0_combout ),
	.datad(!\Equal2~5_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[0]~0 .extended_lut = "off";
defparam \memout_M[0]~0 .lut_mask = 64'hFFFFFFFF000A000A;
defparam \memout_M[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N2
dffeas \pcplus_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[2] .is_wysiwyg = "true";
defparam \pcplus_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N9
cyclonev_lcell_comb \wregval_M[2]~33 (
// Equation(s):
// \wregval_M[2]~33_combout  = ((pcplus_M[2] & \wregval_M[0]~9_combout )) # (\selaluout_M~q )

	.dataa(!pcplus_M[2]),
	.datab(!\selaluout_M~q ),
	.datac(!\wregval_M[0]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~33 .extended_lut = "off";
defparam \wregval_M[2]~33 .lut_mask = 64'h3737373737373737;
defparam \wregval_M[2]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N6
cyclonev_lcell_comb \wregval_M[2]~32 (
// Equation(s):
// \wregval_M[2]~32_combout  = ( \selmemout_M~q  & ( (!\selaluout_M~q ) # (aluout_M[2]) ) ) # ( !\selmemout_M~q  & ( (!\selaluout_M~q  & (pcplus_M[2] & (\selpcplus_M~q ))) # (\selaluout_M~q  & (((aluout_M[2])))) ) )

	.dataa(!pcplus_M[2]),
	.datab(!\selaluout_M~q ),
	.datac(!\selpcplus_M~q ),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!\selmemout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~32 .extended_lut = "off";
defparam \wregval_M[2]~32 .lut_mask = 64'h04370437CCFFCCFF;
defparam \wregval_M[2]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N41
dffeas \led[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[2]),
	.prn(vcc));
// synopsys translate_off
defparam \led[2] .is_wysiwyg = "true";
defparam \led[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N39
cyclonev_lcell_comb \wregval_M[2]~31 (
// Equation(s):
// \wregval_M[2]~31_combout  = ( \always6~0_combout  & ( (\Equal2~5_combout  & (((\wregval_M[0]~0_combout  & !HexOut[2])) # (led[2]))) ) ) # ( !\always6~0_combout  & ( (\wregval_M[0]~0_combout  & (\Equal2~5_combout  & !HexOut[2])) ) )

	.dataa(!\wregval_M[0]~0_combout ),
	.datab(!\Equal2~5_combout ),
	.datac(!HexOut[2]),
	.datad(!led[2]),
	.datae(gnd),
	.dataf(!\always6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~31 .extended_lut = "off";
defparam \wregval_M[2]~31 .lut_mask = 64'h1010101010331033;
defparam \wregval_M[2]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N51
cyclonev_lcell_comb \wregval_M[2]~34 (
// Equation(s):
// \wregval_M[2]~34_combout  = ( \wregval_M[2]~31_combout  & ( \dbus[2]~49_combout  & ( (\wregval_M[2]~32_combout  & ((!\memout_M[0]~0_combout ) # ((\wregval_M[25]~1_combout ) # (\wregval_M[2]~33_combout )))) ) ) ) # ( !\wregval_M[2]~31_combout  & ( 
// \dbus[2]~49_combout  & ( (\wregval_M[2]~32_combout  & ((\wregval_M[25]~1_combout ) # (\wregval_M[2]~33_combout ))) ) ) ) # ( \wregval_M[2]~31_combout  & ( !\dbus[2]~49_combout  & ( (\wregval_M[2]~32_combout  & ((!\memout_M[0]~0_combout ) # 
// (\wregval_M[2]~33_combout ))) ) ) ) # ( !\wregval_M[2]~31_combout  & ( !\dbus[2]~49_combout  & ( (\wregval_M[2]~33_combout  & \wregval_M[2]~32_combout ) ) ) )

	.dataa(!\memout_M[0]~0_combout ),
	.datab(!\wregval_M[2]~33_combout ),
	.datac(!\wregval_M[2]~32_combout ),
	.datad(!\wregval_M[25]~1_combout ),
	.datae(!\wregval_M[2]~31_combout ),
	.dataf(!\dbus[2]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~34 .extended_lut = "off";
defparam \wregval_M[2]~34 .lut_mask = 64'h03030B0B030F0B0F;
defparam \wregval_M[2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N38
dffeas \regs~1250 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1250 .is_wysiwyg = "true";
defparam \regs~1250 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N12
cyclonev_lcell_comb \regs~1186feeder (
// Equation(s):
// \regs~1186feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1186feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1186feeder .extended_lut = "off";
defparam \regs~1186feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1186feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \regs~1186DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1186DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1186DUPLICATE .is_wysiwyg = "true";
defparam \regs~1186DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N51
cyclonev_lcell_comb \regs~1218feeder (
// Equation(s):
// \regs~1218feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1218feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1218feeder .extended_lut = "off";
defparam \regs~1218feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1218feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N52
dffeas \regs~1218DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1218DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1218DUPLICATE .is_wysiwyg = "true";
defparam \regs~1218DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N27
cyclonev_lcell_comb \regs~1058feeder (
// Equation(s):
// \regs~1058feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1058feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1058feeder .extended_lut = "off";
defparam \regs~1058feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1058feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N28
dffeas \regs~1058DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1058feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1058DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1058DUPLICATE .is_wysiwyg = "true";
defparam \regs~1058DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N57
cyclonev_lcell_comb \regs~1122feeder (
// Equation(s):
// \regs~1122feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1122feeder .extended_lut = "off";
defparam \regs~1122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N59
dffeas \regs~1122 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1122 .is_wysiwyg = "true";
defparam \regs~1122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N15
cyclonev_lcell_comb \regs~1090feeder (
// Equation(s):
// \regs~1090feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1090feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1090feeder .extended_lut = "off";
defparam \regs~1090feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1090feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N16
dffeas \regs~1090 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1090feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1090_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1090 .is_wysiwyg = "true";
defparam \regs~1090 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N46
dffeas \regs~1026 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1026 .is_wysiwyg = "true";
defparam \regs~1026 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N30
cyclonev_lcell_comb \regs~3528 (
// Equation(s):
// \regs~3528_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1026_q ))) # (\imem~153_combout  & (\regs~1058DUPLICATE_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1090_q ))) # (\imem~153_combout  & (\regs~1122_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1058DUPLICATE_q ),
	.datab(!\regs~1122_q ),
	.datac(!\regs~1090_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1026_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3528 .extended_lut = "on";
defparam \regs~3528 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3528 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N18
cyclonev_lcell_comb \regs~1154feeder (
// Equation(s):
// \regs~1154feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1154feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1154feeder .extended_lut = "off";
defparam \regs~1154feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1154feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \regs~1154 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1154 .is_wysiwyg = "true";
defparam \regs~1154 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N36
cyclonev_lcell_comb \regs~2464 (
// Equation(s):
// \regs~2464_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3528_combout )))) # (\imem~126_combout  & ((!\regs~3528_combout  & ((\regs~1154_q ))) # (\regs~3528_combout  & (\regs~1186DUPLICATE_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3528_combout )))) # (\imem~126_combout  & ((!\regs~3528_combout  & ((\regs~1218DUPLICATE_q ))) # (\regs~3528_combout  & (\regs~1250_q ))))) ) )

	.dataa(!\regs~1250_q ),
	.datab(!\regs~1186DUPLICATE_q ),
	.datac(!\regs~1218DUPLICATE_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3528_combout ),
	.datag(!\regs~1154_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2464 .extended_lut = "on";
defparam \regs~2464 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2464 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N27
cyclonev_lcell_comb \regs~610feeder (
// Equation(s):
// \regs~610feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~610feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~610feeder .extended_lut = "off";
defparam \regs~610feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~610feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N28
dffeas \regs~610 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~610feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~610 .is_wysiwyg = "true";
defparam \regs~610 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N52
dffeas \regs~578 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~578 .is_wysiwyg = "true";
defparam \regs~578 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N26
dffeas \regs~546 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~546 .is_wysiwyg = "true";
defparam \regs~546 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N16
dffeas \regs~514 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~514 .is_wysiwyg = "true";
defparam \regs~514 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N24
cyclonev_lcell_comb \regs~3524 (
// Equation(s):
// \regs~3524_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~514_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ) # (\regs~546_q ))))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & (((\regs~578_q  
// & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~610_q ))) ) )

	.dataa(!\imem~153_combout ),
	.datab(!\regs~610_q ),
	.datac(!\regs~578_q ),
	.datad(!\regs~546_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~514_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3524 .extended_lut = "on";
defparam \regs~3524 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regs~3524 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N11
dffeas \regs~674 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~674 .is_wysiwyg = "true";
defparam \regs~674 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \regs~706feeder (
// Equation(s):
// \regs~706feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~706feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~706feeder .extended_lut = "off";
defparam \regs~706feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~706feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N43
dffeas \regs~706 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~706feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~706 .is_wysiwyg = "true";
defparam \regs~706 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N51
cyclonev_lcell_comb \regs~738feeder (
// Equation(s):
// \regs~738feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~738feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~738feeder .extended_lut = "off";
defparam \regs~738feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~738feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N52
dffeas \regs~738DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~738feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~738DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~738DUPLICATE .is_wysiwyg = "true";
defparam \regs~738DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N42
cyclonev_lcell_comb \regs~642feeder (
// Equation(s):
// \regs~642feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~642feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~642feeder .extended_lut = "off";
defparam \regs~642feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~642feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N43
dffeas \regs~642 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~642feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~642 .is_wysiwyg = "true";
defparam \regs~642 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N9
cyclonev_lcell_comb \regs~2460 (
// Equation(s):
// \regs~2460_combout  = ( !\imem~164_combout  & ( (!\regs~3524_combout  & (((\regs~642_q  & ((\imem~126_combout )))))) # (\regs~3524_combout  & ((((!\imem~126_combout ))) # (\regs~674_q ))) ) ) # ( \imem~164_combout  & ( (!\regs~3524_combout  & 
// (((\regs~706_q  & ((\imem~126_combout )))))) # (\regs~3524_combout  & ((((!\imem~126_combout ) # (\regs~738DUPLICATE_q ))))) ) )

	.dataa(!\regs~3524_combout ),
	.datab(!\regs~674_q ),
	.datac(!\regs~706_q ),
	.datad(!\regs~738DUPLICATE_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~642_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2460 .extended_lut = "on";
defparam \regs~2460 .lut_mask = 64'h555555551B1B0A5F;
defparam \regs~2460 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N43
dffeas \regs~1698 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1698 .is_wysiwyg = "true";
defparam \regs~1698 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N56
dffeas \regs~1730 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1730 .is_wysiwyg = "true";
defparam \regs~1730 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N44
dffeas \regs~1762 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1762 .is_wysiwyg = "true";
defparam \regs~1762 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N27
cyclonev_lcell_comb \regs~1570feeder (
// Equation(s):
// \regs~1570feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1570feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1570feeder .extended_lut = "off";
defparam \regs~1570feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1570feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N29
dffeas \regs~1570DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1570feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1570DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1570DUPLICATE .is_wysiwyg = "true";
defparam \regs~1570DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N14
dffeas \regs~1634 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1634 .is_wysiwyg = "true";
defparam \regs~1634 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N53
dffeas \regs~1602 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[2]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1602 .is_wysiwyg = "true";
defparam \regs~1602 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N5
dffeas \regs~1538 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1538 .is_wysiwyg = "true";
defparam \regs~1538 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N12
cyclonev_lcell_comb \regs~3532 (
// Equation(s):
// \regs~3532_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1538_q ))) # (\imem~153_combout  & (\regs~1570DUPLICATE_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~1602_q ))) # (\imem~153_combout  & (\regs~1634_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~1570DUPLICATE_q ),
	.datab(!\regs~1634_q ),
	.datac(!\regs~1602_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~1538_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3532 .extended_lut = "on";
defparam \regs~3532 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3532 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N50
dffeas \regs~1666DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1666DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1666DUPLICATE .is_wysiwyg = "true";
defparam \regs~1666DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N42
cyclonev_lcell_comb \regs~2468 (
// Equation(s):
// \regs~2468_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3532_combout ))))) # (\imem~126_combout  & (((!\regs~3532_combout  & ((\regs~1666DUPLICATE_q ))) # (\regs~3532_combout  & (\regs~1698_q ))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3532_combout ))))) # (\imem~126_combout  & (((!\regs~3532_combout  & (\regs~1730_q )) # (\regs~3532_combout  & ((\regs~1762_q )))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~1698_q ),
	.datac(!\regs~1730_q ),
	.datad(!\regs~1762_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3532_combout ),
	.datag(!\regs~1666DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2468_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2468 .extended_lut = "on";
defparam \regs~2468 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2468 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N56
dffeas \regs~162 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~162 .is_wysiwyg = "true";
defparam \regs~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N2
dffeas \regs~226 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~226 .is_wysiwyg = "true";
defparam \regs~226 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N6
cyclonev_lcell_comb \regs~194feeder (
// Equation(s):
// \regs~194feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~194feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~194feeder .extended_lut = "off";
defparam \regs~194feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~194feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N7
dffeas \regs~194 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~194feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~194 .is_wysiwyg = "true";
defparam \regs~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N56
dffeas \regs~34 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~34 .is_wysiwyg = "true";
defparam \regs~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N32
dffeas \regs~98 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~98 .is_wysiwyg = "true";
defparam \regs~98 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N36
cyclonev_lcell_comb \regs~66feeder (
// Equation(s):
// \regs~66feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~66feeder .extended_lut = "off";
defparam \regs~66feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N37
dffeas \regs~66 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~66 .is_wysiwyg = "true";
defparam \regs~66 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N0
cyclonev_lcell_comb \regs~2feeder (
// Equation(s):
// \regs~2feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2feeder .extended_lut = "off";
defparam \regs~2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N1
dffeas \regs~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~2 .is_wysiwyg = "true";
defparam \regs~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \regs~3520 (
// Equation(s):
// \regs~3520_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~2_q ))) # (\imem~153_combout  & (\regs~34_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( ((!\imem~126_combout 
//  & ((!\imem~153_combout  & ((\regs~66_q ))) # (\imem~153_combout  & (\regs~98_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~34_q ),
	.datab(!\regs~98_q ),
	.datac(!\regs~66_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3520 .extended_lut = "on";
defparam \regs~3520 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3520 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N0
cyclonev_lcell_comb \regs~130feeder (
// Equation(s):
// \regs~130feeder_combout  = ( \wregval_M[2]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~130feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~130feeder .extended_lut = "off";
defparam \regs~130feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~130feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N1
dffeas \regs~130 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~130 .is_wysiwyg = "true";
defparam \regs~130 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N30
cyclonev_lcell_comb \regs~2456 (
// Equation(s):
// \regs~2456_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3520_combout )))) # (\imem~126_combout  & ((!\regs~3520_combout  & ((\regs~130_q ))) # (\regs~3520_combout  & (\regs~162_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3520_combout )))) # (\imem~126_combout  & ((!\regs~3520_combout  & ((\regs~194_q ))) # (\regs~3520_combout  & (\regs~226_q ))))) ) )

	.dataa(!\regs~162_q ),
	.datab(!\regs~226_q ),
	.datac(!\regs~194_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3520_combout ),
	.datag(!\regs~130_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2456 .extended_lut = "on";
defparam \regs~2456 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2456 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N54
cyclonev_lcell_comb \regs~2472 (
// Equation(s):
// \regs~2472_combout  = ( \regs~2468_combout  & ( \regs~2456_combout  & ( (!\imem~46_combout  & (((!\imem~51_combout )) # (\regs~2464_combout ))) # (\imem~46_combout  & (((\imem~51_combout ) # (\regs~2460_combout )))) ) ) ) # ( !\regs~2468_combout  & ( 
// \regs~2456_combout  & ( (!\imem~46_combout  & (((!\imem~51_combout )) # (\regs~2464_combout ))) # (\imem~46_combout  & (((\regs~2460_combout  & !\imem~51_combout )))) ) ) ) # ( \regs~2468_combout  & ( !\regs~2456_combout  & ( (!\imem~46_combout  & 
// (\regs~2464_combout  & ((\imem~51_combout )))) # (\imem~46_combout  & (((\imem~51_combout ) # (\regs~2460_combout )))) ) ) ) # ( !\regs~2468_combout  & ( !\regs~2456_combout  & ( (!\imem~46_combout  & (\regs~2464_combout  & ((\imem~51_combout )))) # 
// (\imem~46_combout  & (((\regs~2460_combout  & !\imem~51_combout )))) ) ) )

	.dataa(!\regs~2464_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\regs~2460_combout ),
	.datad(!\imem~51_combout ),
	.datae(!\regs~2468_combout ),
	.dataf(!\regs~2456_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2472_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2472 .extended_lut = "off";
defparam \regs~2472 .lut_mask = 64'h03440377CF44CF77;
defparam \regs~2472 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N6
cyclonev_lcell_comb \aluin2_A[2]~4 (
// Equation(s):
// \aluin2_A[2]~4_combout  = ( \Selector36~0_combout  & ( \regs~2489_combout  ) ) # ( !\Selector36~0_combout  & ( \regs~2489_combout  & ( !\WideOr2~1_combout  ) ) ) # ( \Selector36~0_combout  & ( !\regs~2489_combout  & ( \WideOr2~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(gnd),
	.datae(!\Selector36~0_combout ),
	.dataf(!\regs~2489_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[2]~4 .extended_lut = "off";
defparam \aluin2_A[2]~4 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \aluin2_A[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( \aluin2_A[2]~4_combout  & ( \regs~2472_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout )) # (\Selector37~0_combout  & (\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// !\aluin2_A[2]~4_combout  & ( \regs~2472_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout  $ (!\Selector38~0_combout ))) # (\Selector37~0_combout  & (!\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// \aluin2_A[2]~4_combout  & ( !\regs~2472_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout  $ (!\Selector38~0_combout ))) # (\Selector37~0_combout  & (!\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// !\aluin2_A[2]~4_combout  & ( !\regs~2472_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector37~0_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(!\aluin2_A[2]~4_combout ),
	.dataf(!\regs~2472_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h0302122012202120;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N0
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \Selector29~0_combout  & ( \Add2~109_sumout  & ( \Selector33~0_combout  ) ) ) # ( !\Selector29~0_combout  & ( \Add2~109_sumout  & ( (\Selector33~0_combout  & (\Selector30~0_combout  & ((\Add1~109_sumout ) # 
// (\Selector35~0_combout )))) ) ) ) # ( \Selector29~0_combout  & ( !\Add2~109_sumout  & ( \Selector33~0_combout  ) ) ) # ( !\Selector29~0_combout  & ( !\Add2~109_sumout  & ( (\Selector33~0_combout  & (\Selector30~0_combout  & (!\Selector35~0_combout  & 
// \Add1~109_sumout ))) ) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector30~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Add1~109_sumout ),
	.datae(!\Selector29~0_combout ),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h0010555501115555;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N4
dffeas \aluout_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector29~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[2] .is_wysiwyg = "true";
defparam \aluout_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N18
cyclonev_lcell_comb \always6~2 (
// Equation(s):
// \always6~2_combout  = ( !\aluout_M[4]~DUPLICATE_q  & ( !aluout_M[7] & ( (!\aluout_M[8]~DUPLICATE_q  & !aluout_M[2]) ) ) )

	.dataa(!\aluout_M[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluout_M[2]),
	.datad(gnd),
	.datae(!\aluout_M[4]~DUPLICATE_q ),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~2 .extended_lut = "off";
defparam \always6~2 .lut_mask = 64'hA0A0000000000000;
defparam \always6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N27
cyclonev_lcell_comb \wregval_M[25]~1 (
// Equation(s):
// \wregval_M[25]~1_combout  = ( \WideNor0~combout  & ( (!\always6~2_combout ) # ((!\Equal2~5_combout ) # (aluout_M[3])) ) ) # ( !\WideNor0~combout  )

	.dataa(!\always6~2_combout ),
	.datab(gnd),
	.datac(!\Equal2~5_combout ),
	.datad(!aluout_M[3]),
	.datae(gnd),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[25]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[25]~1 .extended_lut = "off";
defparam \wregval_M[25]~1 .lut_mask = 64'hFFFFFFFFFAFFFAFF;
defparam \wregval_M[25]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \led[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[5]),
	.prn(vcc));
// synopsys translate_off
defparam \led[5] .is_wysiwyg = "true";
defparam \led[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N37
dffeas \HexOut[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[5]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N18
cyclonev_lcell_comb \wregval_M[5]~48 (
// Equation(s):
// \wregval_M[5]~48_combout  = ( \HexOut[5]~DUPLICATE_q  & ( ((\always6~0_combout  & led[5])) # (\wregval_M[0]~0_combout ) ) ) # ( !\HexOut[5]~DUPLICATE_q  & ( (\always6~0_combout  & led[5]) ) )

	.dataa(!\wregval_M[0]~0_combout ),
	.datab(gnd),
	.datac(!\always6~0_combout ),
	.datad(!led[5]),
	.datae(gnd),
	.dataf(!\HexOut[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~48 .extended_lut = "off";
defparam \wregval_M[5]~48 .lut_mask = 64'h000F000F555F555F;
defparam \wregval_M[5]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N54
cyclonev_lcell_comb \wregval_M[5]~49 (
// Equation(s):
// \wregval_M[5]~49_combout  = ( \dbus[5]~66_combout  & ( (!\wregval_M[25]~1_combout  & ((!\Equal2~5_combout ) # ((!\wregval_M[5]~48_combout ) # (\memout_M[0]~0_combout )))) ) ) # ( !\dbus[5]~66_combout  & ( (!\Equal2~5_combout ) # 
// ((!\wregval_M[5]~48_combout ) # (\memout_M[0]~0_combout )) ) )

	.dataa(!\wregval_M[25]~1_combout ),
	.datab(!\Equal2~5_combout ),
	.datac(!\wregval_M[5]~48_combout ),
	.datad(!\memout_M[0]~0_combout ),
	.datae(gnd),
	.dataf(!\dbus[5]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~49 .extended_lut = "off";
defparam \wregval_M[5]~49 .lut_mask = 64'hFCFFFCFFA8AAA8AA;
defparam \wregval_M[5]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \pcplus_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[5] .is_wysiwyg = "true";
defparam \pcplus_M[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N15
cyclonev_lcell_comb \wregval_M[5]~50 (
// Equation(s):
// \wregval_M[5]~50_combout  = ( pcplus_M[5] & ( \selaluout_M~q  & ( aluout_M[5] ) ) ) # ( !pcplus_M[5] & ( \selaluout_M~q  & ( aluout_M[5] ) ) ) # ( pcplus_M[5] & ( !\selaluout_M~q  & ( (!\selmemout_M~q  & (\selpcplus_M~q )) # (\selmemout_M~q  & 
// ((!\wregval_M[5]~49_combout ))) ) ) ) # ( !pcplus_M[5] & ( !\selaluout_M~q  & ( (\selmemout_M~q  & !\wregval_M[5]~49_combout ) ) ) )

	.dataa(!\selmemout_M~q ),
	.datab(!\selpcplus_M~q ),
	.datac(!\wregval_M[5]~49_combout ),
	.datad(!aluout_M[5]),
	.datae(!pcplus_M[5]),
	.dataf(!\selaluout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~50 .extended_lut = "off";
defparam \wregval_M[5]~50 .lut_mask = 64'h5050727200FF00FF;
defparam \wregval_M[5]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N26
dffeas \regs~1765DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1765DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1765DUPLICATE .is_wysiwyg = "true";
defparam \regs~1765DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N16
dffeas \regs~1733 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1733feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1733 .is_wysiwyg = "true";
defparam \regs~1733 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N33
cyclonev_lcell_comb \regs~3724 (
// Equation(s):
// \regs~3724_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1541_q ))) # (\imem~134_combout  & (\regs~1573_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1605_q ))) # (\imem~134_combout  & (\regs~1637_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1637_q ),
	.datab(!\regs~1573_q ),
	.datac(!\regs~1605_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1541_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3724 .extended_lut = "on";
defparam \regs~3724 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3724 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N52
dffeas \regs~1669DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1669DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1669DUPLICATE .is_wysiwyg = "true";
defparam \regs~1669DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N45
cyclonev_lcell_comb \regs~2672 (
// Equation(s):
// \regs~2672_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3724_combout )))) # (\imem~123_combout  & ((!\regs~3724_combout  & (\regs~1669DUPLICATE_q )) # (\regs~3724_combout  & ((\regs~1701_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3724_combout ))))) # (\imem~123_combout  & (((!\regs~3724_combout  & ((\regs~1733_q ))) # (\regs~3724_combout  & (\regs~1765DUPLICATE_q ))))) ) )

	.dataa(!\regs~1765DUPLICATE_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1733_q ),
	.datad(!\regs~1701_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3724_combout ),
	.datag(!\regs~1669DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2672 .extended_lut = "on";
defparam \regs~2672 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2672 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N35
dffeas \regs~1221 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1221 .is_wysiwyg = "true";
defparam \regs~1221 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \regs~3720 (
// Equation(s):
// \regs~3720_combout  = ( !\imem~124_combout  & ( (!\imem~134_combout  & (((\regs~1029_q  & (!\imem~123_combout ))))) # (\imem~134_combout  & ((((\regs~1061_q ) # (\imem~123_combout ))))) ) ) # ( \imem~124_combout  & ( (!\imem~134_combout  & (((\regs~1093_q 
//  & (!\imem~123_combout ))))) # (\imem~134_combout  & ((((\imem~123_combout ))) # (\regs~1125_q ))) ) )

	.dataa(!\imem~134_combout ),
	.datab(!\regs~1125_q ),
	.datac(!\regs~1093_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~1061_q ),
	.datag(!\regs~1029_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3720 .extended_lut = "on";
defparam \regs~3720 .lut_mask = 64'h0A551B555F551B55;
defparam \regs~3720 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N6
cyclonev_lcell_comb \regs~2668 (
// Equation(s):
// \regs~2668_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3720_combout ))))) # (\imem~123_combout  & (((!\regs~3720_combout  & (\regs~1157_q )) # (\regs~3720_combout  & ((\regs~1189_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3720_combout ))))) # (\imem~123_combout  & (((!\regs~3720_combout  & ((\regs~1221_q ))) # (\regs~3720_combout  & (\regs~1253_q ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1253_q ),
	.datac(!\regs~1221_q ),
	.datad(!\regs~1189_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3720_combout ),
	.datag(!\regs~1157_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2668 .extended_lut = "on";
defparam \regs~2668 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2668 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N28
dffeas \regs~197DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~197DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~197DUPLICATE .is_wysiwyg = "true";
defparam \regs~197DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N1
dffeas \regs~101 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~101 .is_wysiwyg = "true";
defparam \regs~101 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N18
cyclonev_lcell_comb \regs~3712 (
// Equation(s):
// \regs~3712_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~5_q ))) # (\imem~134_combout  & (\regs~37_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( ((!\imem~123_combout 
//  & ((!\imem~134_combout  & ((\regs~69_q ))) # (\imem~134_combout  & (\regs~101_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~101_q ),
	.datab(!\regs~37_q ),
	.datac(!\regs~69_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3712 .extended_lut = "on";
defparam \regs~3712 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3712 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N0
cyclonev_lcell_comb \regs~2660 (
// Equation(s):
// \regs~2660_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3712_combout )))) # (\imem~123_combout  & ((!\regs~3712_combout  & ((\regs~133_q ))) # (\regs~3712_combout  & (\regs~165_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3712_combout )))) # (\imem~123_combout  & ((!\regs~3712_combout  & ((\regs~197DUPLICATE_q ))) # (\regs~3712_combout  & (\regs~229_q ))))) ) )

	.dataa(!\regs~229_q ),
	.datab(!\regs~165_q ),
	.datac(!\regs~197DUPLICATE_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3712_combout ),
	.datag(!\regs~133_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2660 .extended_lut = "on";
defparam \regs~2660 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2660 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N26
dffeas \regs~677 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~677 .is_wysiwyg = "true";
defparam \regs~677 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \regs~3716 (
// Equation(s):
// \regs~3716_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~517_q ))) # (\imem~134_combout  & (\regs~549_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~581_q ))) # (\imem~134_combout  & (\regs~613_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~549_q ),
	.datab(!\regs~613_q ),
	.datac(!\regs~581_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~517_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3716 .extended_lut = "on";
defparam \regs~3716 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3716 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N39
cyclonev_lcell_comb \regs~2664 (
// Equation(s):
// \regs~2664_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3716_combout )))) # (\imem~123_combout  & ((!\regs~3716_combout  & ((\regs~645_q ))) # (\regs~3716_combout  & (\regs~677_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3716_combout )))) # (\imem~123_combout  & ((!\regs~3716_combout  & ((\regs~709_q ))) # (\regs~3716_combout  & (\regs~741_q ))))) ) )

	.dataa(!\regs~677_q ),
	.datab(!\regs~741_q ),
	.datac(!\regs~709_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3716_combout ),
	.datag(!\regs~645_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2664 .extended_lut = "on";
defparam \regs~2664 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N27
cyclonev_lcell_comb \regs~2676 (
// Equation(s):
// \regs~2676_combout  = ( \regs~2660_combout  & ( \regs~2664_combout  & ( (!\imem~12_combout ) # ((!\imem~6_combout  & ((\regs~2668_combout ))) # (\imem~6_combout  & (\regs~2672_combout ))) ) ) ) # ( !\regs~2660_combout  & ( \regs~2664_combout  & ( 
// (!\imem~6_combout  & (((\regs~2668_combout  & \imem~12_combout )))) # (\imem~6_combout  & (((!\imem~12_combout )) # (\regs~2672_combout ))) ) ) ) # ( \regs~2660_combout  & ( !\regs~2664_combout  & ( (!\imem~6_combout  & (((!\imem~12_combout ) # 
// (\regs~2668_combout )))) # (\imem~6_combout  & (\regs~2672_combout  & ((\imem~12_combout )))) ) ) ) # ( !\regs~2660_combout  & ( !\regs~2664_combout  & ( (\imem~12_combout  & ((!\imem~6_combout  & ((\regs~2668_combout ))) # (\imem~6_combout  & 
// (\regs~2672_combout )))) ) ) )

	.dataa(!\regs~2672_combout ),
	.datab(!\regs~2668_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\imem~12_combout ),
	.datae(!\regs~2660_combout ),
	.dataf(!\regs~2664_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2676 .extended_lut = "off";
defparam \regs~2676 .lut_mask = 64'h0035F0350F35FF35;
defparam \regs~2676 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2710_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~104_combout )))) ) + ( \regs~2727_combout  ) + ( \Add1~126  ))
// \Add1~10  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2710_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~104_combout )))) ) + ( \regs~2727_combout  ) + ( \Add1~126  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2710_combout ),
	.datad(!\imem~104_combout ),
	.datae(gnd),
	.dataf(!\regs~2727_combout ),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FF0000000C2E;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N48
cyclonev_lcell_comb \aluin2_A[6]~15 (
// Equation(s):
// \aluin2_A[6]~15_combout  = ( \regs~2710_combout  & ( \WideOr2~1_combout  & ( (\imem~104_combout  & !\PC[15]~DUPLICATE_q ) ) ) ) # ( !\regs~2710_combout  & ( \WideOr2~1_combout  & ( (\imem~104_combout  & !\PC[15]~DUPLICATE_q ) ) ) ) # ( \regs~2710_combout  
// & ( !\WideOr2~1_combout  ) )

	.dataa(gnd),
	.datab(!\imem~104_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\regs~2710_combout ),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[6]~15 .extended_lut = "off";
defparam \aluin2_A[6]~15 .lut_mask = 64'h0000FFFF30303030;
defparam \aluin2_A[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N21
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( \regs~2727_combout  & ( \aluin2_A[6]~15_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & ((!\Selector37~0_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & \Selector37~0_combout )))) ) ) ) # ( 
// !\regs~2727_combout  & ( \aluin2_A[6]~15_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector38~0_combout  $ (!\Selector37~0_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & !\Selector37~0_combout )))) ) ) ) # ( 
// \regs~2727_combout  & ( !\aluin2_A[6]~15_combout  & ( (\Selector36~1_combout  & ((!\Selector35~0_combout  & (!\Selector38~0_combout  $ (!\Selector37~0_combout ))) # (\Selector35~0_combout  & (!\Selector38~0_combout  & !\Selector37~0_combout )))) ) ) ) # ( 
// !\regs~2727_combout  & ( !\aluin2_A[6]~15_combout  & ( (\Selector35~0_combout  & (\Selector36~1_combout  & ((!\Selector38~0_combout ) # (!\Selector37~0_combout )))) ) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\Selector37~0_combout ),
	.datae(!\regs~2727_combout ),
	.dataf(!\aluin2_A[6]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h1110122012202210;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N39
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \regs~2727_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2710_combout )))) # (\WideOr2~1_combout  & (((!\imem~104_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add2~126  ))
// \Add2~10  = CARRY(( \regs~2727_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2710_combout )))) # (\WideOr2~1_combout  & (((!\imem~104_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add2~126  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2710_combout ),
	.datad(!\regs~2727_combout ),
	.datae(gnd),
	.dataf(!\imem~104_combout ),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h00000C2E000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N33
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( \Selector25~0_combout  & ( \Add2~9_sumout  & ( \Selector33~0_combout  ) ) ) # ( !\Selector25~0_combout  & ( \Add2~9_sumout  & ( (\Selector30~0_combout  & (\Selector33~0_combout  & ((\Selector35~0_combout ) # (\Add1~9_sumout )))) 
// ) ) ) # ( \Selector25~0_combout  & ( !\Add2~9_sumout  & ( \Selector33~0_combout  ) ) ) # ( !\Selector25~0_combout  & ( !\Add2~9_sumout  & ( (\Selector30~0_combout  & (\Add1~9_sumout  & (\Selector33~0_combout  & !\Selector35~0_combout ))) ) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(!\Add1~9_sumout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\Selector25~0_combout ),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h01000F0F01050F0F;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N32
dffeas \aluout_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[6] .is_wysiwyg = "true";
defparam \aluout_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N14
dffeas \pcplus_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[6] .is_wysiwyg = "true";
defparam \pcplus_M[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N18
cyclonev_lcell_comb \HexOut[6]~3 (
// Equation(s):
// \HexOut[6]~3_combout  = !wmemval_M[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[6]~3 .extended_lut = "off";
defparam \HexOut[6]~3 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HexOut[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \HexOut[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[6]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[6]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[6] .is_wysiwyg = "true";
defparam \HexOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \led[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[6]),
	.prn(vcc));
// synopsys translate_off
defparam \led[6] .is_wysiwyg = "true";
defparam \led[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N24
cyclonev_lcell_comb \wregval_M[6]~51 (
// Equation(s):
// \wregval_M[6]~51_combout  = ( \always6~0_combout  & ( ((!HexOut[6] & \wregval_M[0]~0_combout )) # (led[6]) ) ) # ( !\always6~0_combout  & ( (!HexOut[6] & \wregval_M[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!HexOut[6]),
	.datac(!\wregval_M[0]~0_combout ),
	.datad(!led[6]),
	.datae(gnd),
	.dataf(!\always6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~51 .extended_lut = "off";
defparam \wregval_M[6]~51 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \wregval_M[6]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N57
cyclonev_lcell_comb \wregval_M[6]~52 (
// Equation(s):
// \wregval_M[6]~52_combout  = ( \dbus[6]~69_combout  & ( (!\wregval_M[25]~1_combout  & ((!\Equal2~5_combout ) # ((!\wregval_M[6]~51_combout ) # (\memout_M[0]~0_combout )))) ) ) # ( !\dbus[6]~69_combout  & ( (!\Equal2~5_combout ) # 
// ((!\wregval_M[6]~51_combout ) # (\memout_M[0]~0_combout )) ) )

	.dataa(!\wregval_M[25]~1_combout ),
	.datab(!\Equal2~5_combout ),
	.datac(!\wregval_M[6]~51_combout ),
	.datad(!\memout_M[0]~0_combout ),
	.datae(gnd),
	.dataf(!\dbus[6]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~52 .extended_lut = "off";
defparam \wregval_M[6]~52 .lut_mask = 64'hFCFFFCFFA8AAA8AA;
defparam \wregval_M[6]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N36
cyclonev_lcell_comb \wregval_M[6]~53 (
// Equation(s):
// \wregval_M[6]~53_combout  = ( \selmemout_M~q  & ( \wregval_M[6]~52_combout  & ( (aluout_M[6] & \selaluout_M~q ) ) ) ) # ( !\selmemout_M~q  & ( \wregval_M[6]~52_combout  & ( (!\selaluout_M~q  & (\selpcplus_M~q  & ((pcplus_M[6])))) # (\selaluout_M~q  & 
// (((aluout_M[6])))) ) ) ) # ( \selmemout_M~q  & ( !\wregval_M[6]~52_combout  & ( (!\selaluout_M~q ) # (aluout_M[6]) ) ) ) # ( !\selmemout_M~q  & ( !\wregval_M[6]~52_combout  & ( (!\selaluout_M~q  & (\selpcplus_M~q  & ((pcplus_M[6])))) # (\selaluout_M~q  & 
// (((aluout_M[6])))) ) ) )

	.dataa(!\selpcplus_M~q ),
	.datab(!aluout_M[6]),
	.datac(!\selaluout_M~q ),
	.datad(!pcplus_M[6]),
	.datae(!\selmemout_M~q ),
	.dataf(!\wregval_M[6]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~53 .extended_lut = "off";
defparam \wregval_M[6]~53 .lut_mask = 64'h0353F3F303530303;
defparam \wregval_M[6]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \regs~230feeder (
// Equation(s):
// \regs~230feeder_combout  = ( \wregval_M[6]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~230feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~230feeder .extended_lut = "off";
defparam \regs~230feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~230feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N43
dffeas \regs~230 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~230 .is_wysiwyg = "true";
defparam \regs~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N28
dffeas \regs~6DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~6DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~6DUPLICATE .is_wysiwyg = "true";
defparam \regs~6DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \regs~3744 (
// Equation(s):
// \regs~3744_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~6DUPLICATE_q ))) # (\imem~134_combout  & (\regs~38_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~70_q ))) # (\imem~134_combout  & (\regs~102_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~102_q ),
	.datab(!\regs~38_q ),
	.datac(!\regs~70_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~6DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3744_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3744 .extended_lut = "on";
defparam \regs~3744 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3744 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \regs~2694 (
// Equation(s):
// \regs~2694_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3744_combout )))) # (\imem~123_combout  & ((!\regs~3744_combout  & ((\regs~134_q ))) # (\regs~3744_combout  & (\regs~166_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3744_combout )))) # (\imem~123_combout  & ((!\regs~3744_combout  & ((\regs~198_q ))) # (\regs~3744_combout  & (\regs~230_q ))))) ) )

	.dataa(!\regs~230_q ),
	.datab(!\regs~166_q ),
	.datac(!\regs~198_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3744_combout ),
	.datag(!\regs~134_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2694 .extended_lut = "on";
defparam \regs~2694 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2694 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N55
dffeas \regs~1094DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1094feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1094DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1094DUPLICATE .is_wysiwyg = "true";
defparam \regs~1094DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N6
cyclonev_lcell_comb \regs~3752 (
// Equation(s):
// \regs~3752_combout  = ( !\imem~124_combout  & ( (!\imem~134_combout  & (((\regs~1030_q  & ((!\imem~123_combout )))))) # (\imem~134_combout  & ((((\imem~123_combout ))) # (\regs~1062_q ))) ) ) # ( \imem~124_combout  & ( (!\imem~134_combout  & 
// (((\regs~1094DUPLICATE_q  & ((!\imem~123_combout )))))) # (\imem~134_combout  & ((((\imem~123_combout ) # (\regs~1126_q ))))) ) )

	.dataa(!\imem~134_combout ),
	.datab(!\regs~1062_q ),
	.datac(!\regs~1094DUPLICATE_q ),
	.datad(!\regs~1126_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~1030_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3752_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3752 .extended_lut = "on";
defparam \regs~3752 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~3752 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N30
cyclonev_lcell_comb \regs~2702 (
// Equation(s):
// \regs~2702_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3752_combout ))))) # (\imem~123_combout  & (((!\regs~3752_combout  & ((\regs~1158_q ))) # (\regs~3752_combout  & (\regs~1190_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3752_combout ))))) # (\imem~123_combout  & (((!\regs~3752_combout  & (\regs~1222_q )) # (\regs~3752_combout  & ((\regs~1254_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1190_q ),
	.datac(!\regs~1222_q ),
	.datad(!\regs~1254_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3752_combout ),
	.datag(!\regs~1158_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2702_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2702 .extended_lut = "on";
defparam \regs~2702 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2702 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N38
dffeas \regs~678 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~678feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~678 .is_wysiwyg = "true";
defparam \regs~678 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N19
dffeas \regs~742DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~742feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~742DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~742DUPLICATE .is_wysiwyg = "true";
defparam \regs~742DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N28
dffeas \regs~582DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~582DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~582DUPLICATE .is_wysiwyg = "true";
defparam \regs~582DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N46
dffeas \regs~518 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~518 .is_wysiwyg = "true";
defparam \regs~518 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \regs~3748 (
// Equation(s):
// \regs~3748_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~518_q ))) # (\imem~134_combout  & (\regs~550_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~582DUPLICATE_q )) # (\imem~134_combout  & ((\regs~614_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~550_q ),
	.datac(!\regs~582DUPLICATE_q ),
	.datad(!\regs~614_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~518_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3748_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3748 .extended_lut = "on";
defparam \regs~3748 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3748 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \regs~2698 (
// Equation(s):
// \regs~2698_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3748_combout )))) # (\imem~123_combout  & ((!\regs~3748_combout  & ((\regs~646_q ))) # (\regs~3748_combout  & (\regs~678_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3748_combout )))) # (\imem~123_combout  & ((!\regs~3748_combout  & ((\regs~710_q ))) # (\regs~3748_combout  & (\regs~742DUPLICATE_q ))))) ) )

	.dataa(!\regs~678_q ),
	.datab(!\regs~742DUPLICATE_q ),
	.datac(!\regs~710_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3748_combout ),
	.datag(!\regs~646_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2698 .extended_lut = "on";
defparam \regs~2698 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2698 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N19
dffeas \regs~1766DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1766feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1766DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1766DUPLICATE .is_wysiwyg = "true";
defparam \regs~1766DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \regs~3756 (
// Equation(s):
// \regs~3756_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1542_q ))) # (\imem~134_combout  & (\regs~1574_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1606_q ))) # (\imem~134_combout  & (\regs~1638_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1638_q ),
	.datab(!\regs~1574_q ),
	.datac(!\regs~1606_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1542_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3756_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3756 .extended_lut = "on";
defparam \regs~3756 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3756 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \regs~2706 (
// Equation(s):
// \regs~2706_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3756_combout )))) # (\imem~123_combout  & ((!\regs~3756_combout  & ((\regs~1670_q ))) # (\regs~3756_combout  & (\regs~1702_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3756_combout )))) # (\imem~123_combout  & ((!\regs~3756_combout  & ((\regs~1734_q ))) # (\regs~3756_combout  & (\regs~1766DUPLICATE_q ))))) ) )

	.dataa(!\regs~1766DUPLICATE_q ),
	.datab(!\regs~1702_q ),
	.datac(!\regs~1734_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3756_combout ),
	.datag(!\regs~1670_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2706_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2706 .extended_lut = "on";
defparam \regs~2706 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2706 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N45
cyclonev_lcell_comb \regs~2710 (
// Equation(s):
// \regs~2710_combout  = ( \regs~2698_combout  & ( \regs~2706_combout  & ( ((!\imem~12_combout  & (\regs~2694_combout )) # (\imem~12_combout  & ((\regs~2702_combout )))) # (\imem~6_combout ) ) ) ) # ( !\regs~2698_combout  & ( \regs~2706_combout  & ( 
// (!\imem~12_combout  & (\regs~2694_combout  & ((!\imem~6_combout )))) # (\imem~12_combout  & (((\imem~6_combout ) # (\regs~2702_combout )))) ) ) ) # ( \regs~2698_combout  & ( !\regs~2706_combout  & ( (!\imem~12_combout  & (((\imem~6_combout )) # 
// (\regs~2694_combout ))) # (\imem~12_combout  & (((\regs~2702_combout  & !\imem~6_combout )))) ) ) ) # ( !\regs~2698_combout  & ( !\regs~2706_combout  & ( (!\imem~6_combout  & ((!\imem~12_combout  & (\regs~2694_combout )) # (\imem~12_combout  & 
// ((\regs~2702_combout ))))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\regs~2694_combout ),
	.datac(!\regs~2702_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2698_combout ),
	.dataf(!\regs~2706_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2710_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2710 .extended_lut = "off";
defparam \regs~2710 .lut_mask = 64'h270027AA275527FF;
defparam \regs~2710 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N51
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( (!\WideOr2~1_combout  & (((\regs~2608_combout )))) # (\WideOr2~1_combout  & (((\imem~87_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2625_combout  ) + ( \Add1~10  ))
// \Add1~114  = CARRY(( (!\WideOr2~1_combout  & (((\regs~2608_combout )))) # (\WideOr2~1_combout  & (((\imem~87_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \regs~2625_combout  ) + ( \Add1~10  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2608_combout ),
	.datad(!\imem~87_combout ),
	.datae(gnd),
	.dataf(!\regs~2625_combout ),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000FF0000001D3F;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \aluin2_A[7]~14 (
// Equation(s):
// \aluin2_A[7]~14_combout  = ( \regs~2608_combout  & ( ((!\WideOr2~1_combout ) # (\PC[15]~DUPLICATE_q )) # (\imem~87_combout ) ) ) # ( !\regs~2608_combout  & ( (\WideOr2~1_combout  & ((\PC[15]~DUPLICATE_q ) # (\imem~87_combout ))) ) )

	.dataa(gnd),
	.datab(!\imem~87_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\regs~2608_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[7]~14 .extended_lut = "off";
defparam \aluin2_A[7]~14 .lut_mask = 64'h003F003FFF3FFF3F;
defparam \aluin2_A[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N27
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( \aluin2_A[7]~14_combout  & ( \regs~2625_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & ((!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & \Selector35~0_combout )))) ) ) ) # ( 
// !\aluin2_A[7]~14_combout  & ( \regs~2625_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector38~0_combout  $ (!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & !\Selector35~0_combout )))) ) ) ) # ( 
// \aluin2_A[7]~14_combout  & ( !\regs~2625_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector38~0_combout  $ (!\Selector35~0_combout ))) # (\Selector37~0_combout  & (!\Selector38~0_combout  & !\Selector35~0_combout )))) ) ) ) # ( 
// !\aluin2_A[7]~14_combout  & ( !\regs~2625_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector37~0_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector38~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\aluin2_A[7]~14_combout ),
	.dataf(!\regs~2625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h0032122012202210;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N42
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( (!\WideOr2~1_combout  & (((!\regs~2608_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~87_combout )))) ) + ( \regs~2625_combout  ) + ( \Add2~10  ))
// \Add2~114  = CARRY(( (!\WideOr2~1_combout  & (((!\regs~2608_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~87_combout )))) ) + ( \regs~2625_combout  ) + ( \Add2~10  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2608_combout ),
	.datad(!\imem~87_combout ),
	.datae(gnd),
	.dataf(!\regs~2625_combout ),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000FF000000E2C0;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N9
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \Selector24~0_combout  & ( \Add2~113_sumout  & ( \Selector33~0_combout  ) ) ) # ( !\Selector24~0_combout  & ( \Add2~113_sumout  & ( (\Selector30~0_combout  & (\Selector33~0_combout  & ((\Selector35~0_combout ) # 
// (\Add1~113_sumout )))) ) ) ) # ( \Selector24~0_combout  & ( !\Add2~113_sumout  & ( \Selector33~0_combout  ) ) ) # ( !\Selector24~0_combout  & ( !\Add2~113_sumout  & ( (\Add1~113_sumout  & (\Selector30~0_combout  & (\Selector33~0_combout  & 
// !\Selector35~0_combout ))) ) ) )

	.dataa(!\Add1~113_sumout ),
	.datab(!\Selector30~0_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\Selector24~0_combout ),
	.dataf(!\Add2~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h01000F0F01030F0F;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N7
dffeas \aluout_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[7] .is_wysiwyg = "true";
defparam \aluout_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N46
dffeas \HexOut[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[7]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[7] .is_wysiwyg = "true";
defparam \HexOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N2
dffeas \led[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[7]),
	.prn(vcc));
// synopsys translate_off
defparam \led[7] .is_wysiwyg = "true";
defparam \led[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N0
cyclonev_lcell_comb \wregval_M[7]~42 (
// Equation(s):
// \wregval_M[7]~42_combout  = ( \always6~0_combout  & ( ((HexOut[7] & \wregval_M[0]~0_combout )) # (led[7]) ) ) # ( !\always6~0_combout  & ( (HexOut[7] & \wregval_M[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!HexOut[7]),
	.datac(!\wregval_M[0]~0_combout ),
	.datad(!led[7]),
	.datae(gnd),
	.dataf(!\always6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~42 .extended_lut = "off";
defparam \wregval_M[7]~42 .lut_mask = 64'h0303030303FF03FF;
defparam \wregval_M[7]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N12
cyclonev_lcell_comb \wregval_M[7]~43 (
// Equation(s):
// \wregval_M[7]~43_combout  = ( \dbus[7]~60_combout  & ( (!\wregval_M[25]~1_combout  & ((!\wregval_M[7]~42_combout ) # ((!\Equal2~5_combout ) # (\memout_M[0]~0_combout )))) ) ) # ( !\dbus[7]~60_combout  & ( (!\wregval_M[7]~42_combout ) # 
// ((!\Equal2~5_combout ) # (\memout_M[0]~0_combout )) ) )

	.dataa(!\wregval_M[7]~42_combout ),
	.datab(!\memout_M[0]~0_combout ),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!\Equal2~5_combout ),
	.datae(gnd),
	.dataf(!\dbus[7]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~43 .extended_lut = "off";
defparam \wregval_M[7]~43 .lut_mask = 64'hFFBBFFBBF0B0F0B0;
defparam \wregval_M[7]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N21
cyclonev_lcell_comb \wregval_M[7]~44 (
// Equation(s):
// \wregval_M[7]~44_combout  = ( \selaluout_M~q  & ( \wregval_M[7]~43_combout  & ( aluout_M[7] ) ) ) # ( !\selaluout_M~q  & ( \wregval_M[7]~43_combout  & ( (pcplus_M[7] & (\selpcplus_M~q  & !\selmemout_M~q )) ) ) ) # ( \selaluout_M~q  & ( 
// !\wregval_M[7]~43_combout  & ( aluout_M[7] ) ) ) # ( !\selaluout_M~q  & ( !\wregval_M[7]~43_combout  & ( ((pcplus_M[7] & \selpcplus_M~q )) # (\selmemout_M~q ) ) ) )

	.dataa(!pcplus_M[7]),
	.datab(!aluout_M[7]),
	.datac(!\selpcplus_M~q ),
	.datad(!\selmemout_M~q ),
	.datae(!\selaluout_M~q ),
	.dataf(!\wregval_M[7]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~44 .extended_lut = "off";
defparam \wregval_M[7]~44 .lut_mask = 64'h05FF333305003333;
defparam \wregval_M[7]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N38
dffeas \regs~231 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~231 .is_wysiwyg = "true";
defparam \regs~231 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N0
cyclonev_lcell_comb \regs~3648 (
// Equation(s):
// \regs~3648_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~7_q ))) # (\imem~134_combout  & (\regs~39_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( ((!\imem~123_combout 
//  & ((!\imem~134_combout  & ((\regs~71_q ))) # (\imem~134_combout  & (\regs~103_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~39_q ),
	.datab(!\regs~103_q ),
	.datac(!\regs~71_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3648 .extended_lut = "on";
defparam \regs~3648 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3648 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N30
cyclonev_lcell_comb \regs~2592 (
// Equation(s):
// \regs~2592_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3648_combout )))) # (\imem~123_combout  & ((!\regs~3648_combout  & ((\regs~135_q ))) # (\regs~3648_combout  & (\regs~167_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3648_combout )))) # (\imem~123_combout  & ((!\regs~3648_combout  & ((\regs~199_q ))) # (\regs~3648_combout  & (\regs~231_q ))))) ) )

	.dataa(!\regs~231_q ),
	.datab(!\regs~167_q ),
	.datac(!\regs~199_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3648_combout ),
	.datag(!\regs~135_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2592 .extended_lut = "on";
defparam \regs~2592 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2592 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N24
cyclonev_lcell_comb \regs~3656 (
// Equation(s):
// \regs~3656_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1031_q ))) # (\imem~134_combout  & (\regs~1063_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1095_q ))) # (\imem~134_combout  & (\regs~1127_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1063_q ),
	.datab(!\regs~1127_q ),
	.datac(!\regs~1095_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1031_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3656 .extended_lut = "on";
defparam \regs~3656 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3656 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \regs~2600 (
// Equation(s):
// \regs~2600_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3656_combout )))) # (\imem~123_combout  & ((!\regs~3656_combout  & ((\regs~1159_q ))) # (\regs~3656_combout  & (\regs~1191_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3656_combout )))) # (\imem~123_combout  & ((!\regs~3656_combout  & ((\regs~1223_q ))) # (\regs~3656_combout  & (\regs~1255_q ))))) ) )

	.dataa(!\regs~1191_q ),
	.datab(!\regs~1255_q ),
	.datac(!\regs~1223_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3656_combout ),
	.datag(!\regs~1159_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2600 .extended_lut = "on";
defparam \regs~2600 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2600 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \regs~3652 (
// Equation(s):
// \regs~3652_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~519_q ))) # (\imem~134_combout  & (\regs~551_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~583_q ))) # (\imem~134_combout  & (\regs~615_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~615_q ),
	.datab(!\regs~551_q ),
	.datac(!\regs~583_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~519_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3652 .extended_lut = "on";
defparam \regs~3652 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3652 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \regs~2596 (
// Equation(s):
// \regs~2596_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3652_combout )))) # (\imem~123_combout  & ((!\regs~3652_combout  & ((\regs~647_q ))) # (\regs~3652_combout  & (\regs~679_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3652_combout )))) # (\imem~123_combout  & ((!\regs~3652_combout  & ((\regs~711_q ))) # (\regs~3652_combout  & (\regs~743_q ))))) ) )

	.dataa(!\regs~679_q ),
	.datab(!\regs~743_q ),
	.datac(!\regs~711_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3652_combout ),
	.datag(!\regs~647_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2596 .extended_lut = "on";
defparam \regs~2596 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2596 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N33
cyclonev_lcell_comb \regs~3660 (
// Equation(s):
// \regs~3660_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1543_q ))) # (\imem~134_combout  & (\regs~1575_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~1607_q )) # (\imem~134_combout  & ((\regs~1639_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1575_q ),
	.datac(!\regs~1607_q ),
	.datad(!\regs~1639_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1543_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3660 .extended_lut = "on";
defparam \regs~3660 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3660 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \regs~2604 (
// Equation(s):
// \regs~2604_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3660_combout )))) # (\imem~123_combout  & ((!\regs~3660_combout  & ((\regs~1671_q ))) # (\regs~3660_combout  & (\regs~1703_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3660_combout )))) # (\imem~123_combout  & ((!\regs~3660_combout  & ((\regs~1735_q ))) # (\regs~3660_combout  & (\regs~1767_q ))))) ) )

	.dataa(!\regs~1703_q ),
	.datab(!\regs~1767_q ),
	.datac(!\regs~1735_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3660_combout ),
	.datag(!\regs~1671_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2604 .extended_lut = "on";
defparam \regs~2604 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2604 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N51
cyclonev_lcell_comb \regs~2608 (
// Equation(s):
// \regs~2608_combout  = ( \regs~2596_combout  & ( \regs~2604_combout  & ( ((!\imem~12_combout  & (\regs~2592_combout )) # (\imem~12_combout  & ((\regs~2600_combout )))) # (\imem~6_combout ) ) ) ) # ( !\regs~2596_combout  & ( \regs~2604_combout  & ( 
// (!\imem~12_combout  & (\regs~2592_combout  & ((!\imem~6_combout )))) # (\imem~12_combout  & (((\imem~6_combout ) # (\regs~2600_combout )))) ) ) ) # ( \regs~2596_combout  & ( !\regs~2604_combout  & ( (!\imem~12_combout  & (((\imem~6_combout )) # 
// (\regs~2592_combout ))) # (\imem~12_combout  & (((\regs~2600_combout  & !\imem~6_combout )))) ) ) ) # ( !\regs~2596_combout  & ( !\regs~2604_combout  & ( (!\imem~6_combout  & ((!\imem~12_combout  & (\regs~2592_combout )) # (\imem~12_combout  & 
// ((\regs~2600_combout ))))) ) ) )

	.dataa(!\regs~2592_combout ),
	.datab(!\regs~2600_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2596_combout ),
	.dataf(!\regs~2604_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2608 .extended_lut = "off";
defparam \regs~2608 .lut_mask = 64'h530053F0530F53FF;
defparam \regs~2608 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( \regs~2591_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2574_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~83_combout )))) ) + ( \Add1~114  ))
// \Add1~106  = CARRY(( \regs~2591_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2574_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~83_combout )))) ) + ( \Add1~114  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2574_combout ),
	.datad(!\regs~2591_combout ),
	.datae(gnd),
	.dataf(!\imem~83_combout ),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000F5B1000000FF;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N45
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( \regs~2591_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2574_combout )))) # (\WideOr2~1_combout  & (((!\imem~83_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add2~114  ))
// \Add2~106  = CARRY(( \regs~2591_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2574_combout )))) # (\WideOr2~1_combout  & (((!\imem~83_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add2~114  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2574_combout ),
	.datad(!\regs~2591_combout ),
	.datae(gnd),
	.dataf(!\imem~83_combout ),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h00000C2E000000FF;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N51
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( \Selector33~0_combout  & ( \Add2~105_sumout  & ( ((\Selector30~0_combout  & ((\Selector35~0_combout ) # (\Add1~105_sumout )))) # (\Selector23~0_combout ) ) ) ) # ( \Selector33~0_combout  & ( !\Add2~105_sumout  & ( 
// ((\Add1~105_sumout  & (\Selector30~0_combout  & !\Selector35~0_combout ))) # (\Selector23~0_combout ) ) ) )

	.dataa(!\Selector23~0_combout ),
	.datab(!\Add1~105_sumout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\Selector33~0_combout ),
	.dataf(!\Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h000057550000575F;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N49
dffeas \aluout_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector23~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[8] .is_wysiwyg = "true";
defparam \aluout_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \pcplus_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[8] .is_wysiwyg = "true";
defparam \pcplus_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N31
dffeas \HexOut[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[8]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[8] .is_wysiwyg = "true";
defparam \HexOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \led[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[8]),
	.prn(vcc));
// synopsys translate_off
defparam \led[8] .is_wysiwyg = "true";
defparam \led[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N21
cyclonev_lcell_comb \wregval_M[8]~39 (
// Equation(s):
// \wregval_M[8]~39_combout  = ( \always6~0_combout  & ( ((\wregval_M[0]~0_combout  & HexOut[8])) # (led[8]) ) ) # ( !\always6~0_combout  & ( (\wregval_M[0]~0_combout  & HexOut[8]) ) )

	.dataa(!\wregval_M[0]~0_combout ),
	.datab(gnd),
	.datac(!HexOut[8]),
	.datad(!led[8]),
	.datae(gnd),
	.dataf(!\always6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~39 .extended_lut = "off";
defparam \wregval_M[8]~39 .lut_mask = 64'h0505050505FF05FF;
defparam \wregval_M[8]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N51
cyclonev_lcell_comb \wregval_M[8]~40 (
// Equation(s):
// \wregval_M[8]~40_combout  = ( \wregval_M[8]~39_combout  & ( (!\wregval_M[25]~1_combout  & ((!\Equal2~5_combout ) # ((\memout_M[0]~0_combout )))) # (\wregval_M[25]~1_combout  & (!\dbus[8]~57_combout  & ((!\Equal2~5_combout ) # (\memout_M[0]~0_combout )))) 
// ) ) # ( !\wregval_M[8]~39_combout  & ( (!\wregval_M[25]~1_combout ) # (!\dbus[8]~57_combout ) ) )

	.dataa(!\wregval_M[25]~1_combout ),
	.datab(!\Equal2~5_combout ),
	.datac(!\dbus[8]~57_combout ),
	.datad(!\memout_M[0]~0_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[8]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~40 .extended_lut = "off";
defparam \wregval_M[8]~40 .lut_mask = 64'hFAFAFAFAC8FAC8FA;
defparam \wregval_M[8]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N0
cyclonev_lcell_comb \wregval_M[8]~41 (
// Equation(s):
// \wregval_M[8]~41_combout  = ( \selmemout_M~q  & ( \wregval_M[8]~40_combout  & ( (aluout_M[8] & \selaluout_M~q ) ) ) ) # ( !\selmemout_M~q  & ( \wregval_M[8]~40_combout  & ( (!\selaluout_M~q  & (((\selpcplus_M~q  & pcplus_M[8])))) # (\selaluout_M~q  & 
// (aluout_M[8])) ) ) ) # ( \selmemout_M~q  & ( !\wregval_M[8]~40_combout  & ( (!\selaluout_M~q ) # (aluout_M[8]) ) ) ) # ( !\selmemout_M~q  & ( !\wregval_M[8]~40_combout  & ( (!\selaluout_M~q  & (((\selpcplus_M~q  & pcplus_M[8])))) # (\selaluout_M~q  & 
// (aluout_M[8])) ) ) )

	.dataa(!aluout_M[8]),
	.datab(!\selpcplus_M~q ),
	.datac(!pcplus_M[8]),
	.datad(!\selaluout_M~q ),
	.datae(!\selmemout_M~q ),
	.dataf(!\wregval_M[8]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~41 .extended_lut = "off";
defparam \wregval_M[8]~41 .lut_mask = 64'h0355FF5503550055;
defparam \wregval_M[8]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N20
dffeas \regs~232 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4163_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~232 .is_wysiwyg = "true";
defparam \regs~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N23
dffeas \regs~40 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~40 .is_wysiwyg = "true";
defparam \regs~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N38
dffeas \regs~72 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~72 .is_wysiwyg = "true";
defparam \regs~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \regs~3616 (
// Equation(s):
// \regs~3616_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~8_q ))) # (\imem~134_combout  & (\regs~40_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( ((!\imem~123_combout 
//  & ((!\imem~134_combout  & ((\regs~72_q ))) # (\imem~134_combout  & (\regs~104_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~40_q ),
	.datab(!\regs~104_q ),
	.datac(!\regs~72_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3616 .extended_lut = "on";
defparam \regs~3616 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3616 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N42
cyclonev_lcell_comb \regs~2558 (
// Equation(s):
// \regs~2558_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3616_combout )))) # (\imem~123_combout  & ((!\regs~3616_combout  & (\regs~136_q )) # (\regs~3616_combout  & ((\regs~168_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3616_combout ))))) # (\imem~123_combout  & (((!\regs~3616_combout  & ((\regs~200_q ))) # (\regs~3616_combout  & (\regs~232_q ))))) ) )

	.dataa(!\regs~232_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~200_q ),
	.datad(!\regs~168_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3616_combout ),
	.datag(!\regs~136_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2558 .extended_lut = "on";
defparam \regs~2558 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2558 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N12
cyclonev_lcell_comb \regs~3624 (
// Equation(s):
// \regs~3624_combout  = ( !\imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1032_q  & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1064_q )))) ) ) # ( \imem~124_combout  & ( ((!\imem~134_combout  & (((\regs~1096_q  
// & !\imem~123_combout )))) # (\imem~134_combout  & (((\imem~123_combout )) # (\regs~1128_q )))) ) )

	.dataa(!\regs~1128_q ),
	.datab(!\regs~1064_q ),
	.datac(!\regs~1096_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~123_combout ),
	.datag(!\regs~1032_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3624 .extended_lut = "on";
defparam \regs~3624 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regs~3624 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N30
cyclonev_lcell_comb \regs~2566 (
// Equation(s):
// \regs~2566_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3624_combout )))) # (\imem~123_combout  & ((!\regs~3624_combout  & (\regs~1160_q )) # (\regs~3624_combout  & ((\regs~1192_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3624_combout ))))) # (\imem~123_combout  & (((!\regs~3624_combout  & ((\regs~1224_q ))) # (\regs~3624_combout  & (\regs~1256_q ))))) ) )

	.dataa(!\regs~1256_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1224_q ),
	.datad(!\regs~1192_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3624_combout ),
	.datag(!\regs~1160_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2566 .extended_lut = "on";
defparam \regs~2566 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2566 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \regs~3620 (
// Equation(s):
// \regs~3620_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~520_q ))) # (\imem~134_combout  & (\regs~552_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~584_q ))) # (\imem~134_combout  & (\regs~616_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~616_q ),
	.datab(!\regs~552_q ),
	.datac(!\regs~584_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~520_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3620 .extended_lut = "on";
defparam \regs~3620 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \regs~2562 (
// Equation(s):
// \regs~2562_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3620_combout )))) # (\imem~123_combout  & ((!\regs~3620_combout  & ((\regs~648_q ))) # (\regs~3620_combout  & (\regs~680_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3620_combout )))) # (\imem~123_combout  & ((!\regs~3620_combout  & ((\regs~712_q ))) # (\regs~3620_combout  & (\regs~744_q ))))) ) )

	.dataa(!\regs~680_q ),
	.datab(!\regs~744_q ),
	.datac(!\regs~712_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3620_combout ),
	.datag(!\regs~648_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2562 .extended_lut = "on";
defparam \regs~2562 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2562 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N30
cyclonev_lcell_comb \regs~3628 (
// Equation(s):
// \regs~3628_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1544_q ))) # (\imem~134_combout  & (\regs~1576_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1608_q ))) # (\imem~134_combout  & (\regs~1640_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1640_q ),
	.datab(!\regs~1576_q ),
	.datac(!\regs~1608_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1544_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3628 .extended_lut = "on";
defparam \regs~3628 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3628 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \regs~2570 (
// Equation(s):
// \regs~2570_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3628_combout )))) # (\imem~123_combout  & ((!\regs~3628_combout  & ((\regs~1672_q ))) # (\regs~3628_combout  & (\regs~1704_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3628_combout )))) # (\imem~123_combout  & ((!\regs~3628_combout  & ((\regs~1736_q ))) # (\regs~3628_combout  & (\regs~1768_q ))))) ) )

	.dataa(!\regs~1768_q ),
	.datab(!\regs~1704_q ),
	.datac(!\regs~1736_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3628_combout ),
	.datag(!\regs~1672_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2570 .extended_lut = "on";
defparam \regs~2570 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2570 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N57
cyclonev_lcell_comb \regs~2574 (
// Equation(s):
// \regs~2574_combout  = ( \regs~2562_combout  & ( \regs~2570_combout  & ( ((!\imem~12_combout  & (\regs~2558_combout )) # (\imem~12_combout  & ((\regs~2566_combout )))) # (\imem~6_combout ) ) ) ) # ( !\regs~2562_combout  & ( \regs~2570_combout  & ( 
// (!\imem~6_combout  & ((!\imem~12_combout  & (\regs~2558_combout )) # (\imem~12_combout  & ((\regs~2566_combout ))))) # (\imem~6_combout  & (((\imem~12_combout )))) ) ) ) # ( \regs~2562_combout  & ( !\regs~2570_combout  & ( (!\imem~6_combout  & 
// ((!\imem~12_combout  & (\regs~2558_combout )) # (\imem~12_combout  & ((\regs~2566_combout ))))) # (\imem~6_combout  & (((!\imem~12_combout )))) ) ) ) # ( !\regs~2562_combout  & ( !\regs~2570_combout  & ( (!\imem~6_combout  & ((!\imem~12_combout  & 
// (\regs~2558_combout )) # (\imem~12_combout  & ((\regs~2566_combout ))))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs~2558_combout ),
	.datac(!\regs~2566_combout ),
	.datad(!\imem~12_combout ),
	.datae(!\regs~2562_combout ),
	.dataf(!\regs~2570_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2574 .extended_lut = "off";
defparam \regs~2574 .lut_mask = 64'h220A770A225F775F;
defparam \regs~2574 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N57
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \regs~2744_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2761_combout )))) # (\WideOr2~1_combout  & (((\imem~110_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~106  ))
// \Add1~14  = CARRY(( \regs~2744_combout  ) + ( (!\WideOr2~1_combout  & (((\regs~2761_combout )))) # (\WideOr2~1_combout  & (((\imem~110_combout )) # (\PC[15]~DUPLICATE_q ))) ) + ( \Add1~106  ))

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2761_combout ),
	.datad(!\regs~2744_combout ),
	.datae(gnd),
	.dataf(!\imem~110_combout ),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000E4A0000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N48
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \regs~2744_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2761_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~110_combout )))) ) + ( \Add2~106  ))
// \Add2~14  = CARRY(( \regs~2744_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2761_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~110_combout )))) ) + ( \Add2~106  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2761_combout ),
	.datad(!\regs~2744_combout ),
	.datae(gnd),
	.dataf(!\imem~110_combout ),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h00001D3F000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N57
cyclonev_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = ( \Add1~13_sumout  & ( \Add2~13_sumout  & ( (\Selector33~0_combout  & ((\Selector30~0_combout ) # (\Selector22~0_combout ))) ) ) ) # ( !\Add1~13_sumout  & ( \Add2~13_sumout  & ( (\Selector33~0_combout  & (((\Selector30~0_combout  
// & \Selector35~0_combout )) # (\Selector22~0_combout ))) ) ) ) # ( \Add1~13_sumout  & ( !\Add2~13_sumout  & ( (\Selector33~0_combout  & (((\Selector30~0_combout  & !\Selector35~0_combout )) # (\Selector22~0_combout ))) ) ) ) # ( !\Add1~13_sumout  & ( 
// !\Add2~13_sumout  & ( (\Selector33~0_combout  & \Selector22~0_combout ) ) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector22~0_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1 .extended_lut = "off";
defparam \Selector22~1 .lut_mask = 64'h1111151111151515;
defparam \Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N34
dffeas \aluout_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector22~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[9] .is_wysiwyg = "true";
defparam \aluout_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N11
dffeas \HexOut[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[9]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[9] .is_wysiwyg = "true";
defparam \HexOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N14
dffeas \led[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[9]),
	.prn(vcc));
// synopsys translate_off
defparam \led[9] .is_wysiwyg = "true";
defparam \led[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N12
cyclonev_lcell_comb \wregval_M[9]~54 (
// Equation(s):
// \wregval_M[9]~54_combout  = (!\wregval_M[0]~0_combout  & (\always6~0_combout  & ((led[9])))) # (\wregval_M[0]~0_combout  & (((\always6~0_combout  & led[9])) # (HexOut[9])))

	.dataa(!\wregval_M[0]~0_combout ),
	.datab(!\always6~0_combout ),
	.datac(!HexOut[9]),
	.datad(!led[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~54 .extended_lut = "off";
defparam \wregval_M[9]~54 .lut_mask = 64'h0537053705370537;
defparam \wregval_M[9]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N42
cyclonev_lcell_comb \wregval_M[9]~55 (
// Equation(s):
// \wregval_M[9]~55_combout  = ( \dbus[9]~72_combout  & ( (!\wregval_M[25]~1_combout  & ((!\Equal2~5_combout ) # ((!\wregval_M[9]~54_combout ) # (\memout_M[0]~0_combout )))) ) ) # ( !\dbus[9]~72_combout  & ( (!\Equal2~5_combout ) # 
// ((!\wregval_M[9]~54_combout ) # (\memout_M[0]~0_combout )) ) )

	.dataa(!\wregval_M[25]~1_combout ),
	.datab(!\Equal2~5_combout ),
	.datac(!\wregval_M[9]~54_combout ),
	.datad(!\memout_M[0]~0_combout ),
	.datae(gnd),
	.dataf(!\dbus[9]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~55 .extended_lut = "off";
defparam \wregval_M[9]~55 .lut_mask = 64'hFCFFFCFFA8AAA8AA;
defparam \wregval_M[9]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N3
cyclonev_lcell_comb \wregval_M[9]~56 (
// Equation(s):
// \wregval_M[9]~56_combout  = ( \selmemout_M~q  & ( \wregval_M[9]~55_combout  & ( (aluout_M[9] & \selaluout_M~q ) ) ) ) # ( !\selmemout_M~q  & ( \wregval_M[9]~55_combout  & ( (!\selaluout_M~q  & (pcplus_M[9] & ((\selpcplus_M~q )))) # (\selaluout_M~q  & 
// (((aluout_M[9])))) ) ) ) # ( \selmemout_M~q  & ( !\wregval_M[9]~55_combout  & ( (!\selaluout_M~q ) # (aluout_M[9]) ) ) ) # ( !\selmemout_M~q  & ( !\wregval_M[9]~55_combout  & ( (!\selaluout_M~q  & (pcplus_M[9] & ((\selpcplus_M~q )))) # (\selaluout_M~q  & 
// (((aluout_M[9])))) ) ) )

	.dataa(!pcplus_M[9]),
	.datab(!aluout_M[9]),
	.datac(!\selaluout_M~q ),
	.datad(!\selpcplus_M~q ),
	.datae(!\selmemout_M~q ),
	.dataf(!\wregval_M[9]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~56 .extended_lut = "off";
defparam \wregval_M[9]~56 .lut_mask = 64'h0353F3F303530303;
defparam \wregval_M[9]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N50
dffeas \regs~1193 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1193 .is_wysiwyg = "true";
defparam \regs~1193 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N54
cyclonev_lcell_comb \regs~3800 (
// Equation(s):
// \regs~3800_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1033_q ))) # (\imem~134_combout  & (\regs~1065_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1097_q ))) # (\imem~134_combout  & (\regs~1129_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1065_q ),
	.datab(!\regs~1129_q ),
	.datac(!\regs~1097_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1033_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3800_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3800 .extended_lut = "on";
defparam \regs~3800 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3800 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \regs~2753 (
// Equation(s):
// \regs~2753_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3800_combout ))))) # (\imem~123_combout  & ((!\regs~3800_combout  & (((\regs~1161_q )))) # (\regs~3800_combout  & (\regs~1193_q )))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3800_combout )))) # (\imem~123_combout  & ((!\regs~3800_combout  & (\regs~1225_q )) # (\regs~3800_combout  & ((\regs~1257_q )))))) ) )

	.dataa(!\regs~1193_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1225_q ),
	.datad(!\regs~3800_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~1257_q ),
	.datag(!\regs~1161_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2753_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2753 .extended_lut = "on";
defparam \regs~2753 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regs~2753 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N1
dffeas \regs~1577DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1577DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1577DUPLICATE .is_wysiwyg = "true";
defparam \regs~1577DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N44
dffeas \regs~1641 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1641feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1641 .is_wysiwyg = "true";
defparam \regs~1641 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N9
cyclonev_lcell_comb \regs~3804 (
// Equation(s):
// \regs~3804_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1545_q ))) # (\imem~134_combout  & (\regs~1577DUPLICATE_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1609_q ))) # (\imem~134_combout  & (\regs~1641_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1577DUPLICATE_q ),
	.datab(!\regs~1641_q ),
	.datac(!\regs~1609_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1545_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3804_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3804 .extended_lut = "on";
defparam \regs~3804 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3804 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \regs~2757 (
// Equation(s):
// \regs~2757_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3804_combout ))))) # (\imem~123_combout  & (((!\regs~3804_combout  & ((\regs~1673_q ))) # (\regs~3804_combout  & (\regs~1705_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3804_combout )))) # (\imem~123_combout  & ((!\regs~3804_combout  & (\regs~1737_q )) # (\regs~3804_combout  & ((\regs~1769_q )))))) ) )

	.dataa(!\regs~1705_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1737_q ),
	.datad(!\regs~1769_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3804_combout ),
	.datag(!\regs~1673_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2757_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2757 .extended_lut = "on";
defparam \regs~2757 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regs~2757 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N9
cyclonev_lcell_comb \regs~3796 (
// Equation(s):
// \regs~3796_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~521_q ))) # (\imem~134_combout  & (\regs~553_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~585_q ))) # (\imem~134_combout  & (\regs~617_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~617_q ),
	.datab(!\regs~553_q ),
	.datac(!\regs~585_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~521_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3796_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3796 .extended_lut = "on";
defparam \regs~3796 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3796 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N36
cyclonev_lcell_comb \regs~2749 (
// Equation(s):
// \regs~2749_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3796_combout )))) # (\imem~123_combout  & ((!\regs~3796_combout  & ((\regs~649_q ))) # (\regs~3796_combout  & (\regs~681_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3796_combout )))) # (\imem~123_combout  & ((!\regs~3796_combout  & ((\regs~713_q ))) # (\regs~3796_combout  & (\regs~745_q ))))) ) )

	.dataa(!\regs~681_q ),
	.datab(!\regs~745_q ),
	.datac(!\regs~713_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3796_combout ),
	.datag(!\regs~649_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2749_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2749 .extended_lut = "on";
defparam \regs~2749 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2749 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N58
dffeas \regs~41DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~41DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~41DUPLICATE .is_wysiwyg = "true";
defparam \regs~41DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N23
dffeas \regs~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~9 .is_wysiwyg = "true";
defparam \regs~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N30
cyclonev_lcell_comb \regs~3792 (
// Equation(s):
// \regs~3792_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~9_q ))) # (\imem~134_combout  & (\regs~41DUPLICATE_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~73_q )) # (\imem~134_combout  & ((\regs~105_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~41DUPLICATE_q ),
	.datac(!\regs~73_q ),
	.datad(!\regs~105_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3792_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3792 .extended_lut = "on";
defparam \regs~3792 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regs~3792 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N30
cyclonev_lcell_comb \regs~2745 (
// Equation(s):
// \regs~2745_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3792_combout )))) # (\imem~123_combout  & ((!\regs~3792_combout  & ((\regs~137_q ))) # (\regs~3792_combout  & (\regs~169_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3792_combout )))) # (\imem~123_combout  & ((!\regs~3792_combout  & ((\regs~201_q ))) # (\regs~3792_combout  & (\regs~233_q ))))) ) )

	.dataa(!\regs~169_q ),
	.datab(!\regs~233_q ),
	.datac(!\regs~201_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3792_combout ),
	.datag(!\regs~137_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2745_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2745 .extended_lut = "on";
defparam \regs~2745 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2745 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N45
cyclonev_lcell_comb \regs~2761 (
// Equation(s):
// \regs~2761_combout  = ( \regs~2749_combout  & ( \regs~2745_combout  & ( (!\imem~12_combout ) # ((!\imem~6_combout  & (\regs~2753_combout )) # (\imem~6_combout  & ((\regs~2757_combout )))) ) ) ) # ( !\regs~2749_combout  & ( \regs~2745_combout  & ( 
// (!\imem~12_combout  & (((!\imem~6_combout )))) # (\imem~12_combout  & ((!\imem~6_combout  & (\regs~2753_combout )) # (\imem~6_combout  & ((\regs~2757_combout ))))) ) ) ) # ( \regs~2749_combout  & ( !\regs~2745_combout  & ( (!\imem~12_combout  & 
// (((\imem~6_combout )))) # (\imem~12_combout  & ((!\imem~6_combout  & (\regs~2753_combout )) # (\imem~6_combout  & ((\regs~2757_combout ))))) ) ) ) # ( !\regs~2749_combout  & ( !\regs~2745_combout  & ( (\imem~12_combout  & ((!\imem~6_combout  & 
// (\regs~2753_combout )) # (\imem~6_combout  & ((\regs~2757_combout ))))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\regs~2753_combout ),
	.datac(!\regs~2757_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2749_combout ),
	.dataf(!\regs~2745_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2761_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2761 .extended_lut = "off";
defparam \regs~2761 .lut_mask = 64'h110511AFBB05BBAF;
defparam \regs~2761 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N51
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \regs~2914_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2931_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~112_combout )))) ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( \regs~2914_combout  ) + ( (!\WideOr2~1_combout  & (((!\regs~2931_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((!\imem~112_combout )))) ) + ( \Add2~14  ))

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2931_combout ),
	.datad(!\regs~2914_combout ),
	.datae(gnd),
	.dataf(!\imem~112_combout ),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h00001D3F000000FF;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( \Selector30~0_combout  & ( \Add2~17_sumout  & ( (\Selector33~0_combout  & (((\Selector35~0_combout ) # (\Add1~17_sumout )) # (\Selector21~0_combout ))) ) ) ) # ( !\Selector30~0_combout  & ( \Add2~17_sumout  & ( 
// (\Selector21~0_combout  & \Selector33~0_combout ) ) ) ) # ( \Selector30~0_combout  & ( !\Add2~17_sumout  & ( (\Selector33~0_combout  & (((\Add1~17_sumout  & !\Selector35~0_combout )) # (\Selector21~0_combout ))) ) ) ) # ( !\Selector30~0_combout  & ( 
// !\Add2~17_sumout  & ( (\Selector21~0_combout  & \Selector33~0_combout ) ) ) )

	.dataa(!\Selector21~0_combout ),
	.datab(!\Add1~17_sumout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(!\Selector30~0_combout ),
	.dataf(!\Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h005500750055007F;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \aluout_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector21~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[10] .is_wysiwyg = "true";
defparam \aluout_M[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \pcplus_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[10] .is_wysiwyg = "true";
defparam \pcplus_M[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N24
cyclonev_lcell_comb \HexOut[10]~4 (
// Equation(s):
// \HexOut[10]~4_combout  = !wmemval_M[10]

	.dataa(gnd),
	.datab(!wmemval_M[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[10]~4 .extended_lut = "off";
defparam \HexOut[10]~4 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \HexOut[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \HexOut[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[10]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[10]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[10] .is_wysiwyg = "true";
defparam \HexOut[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N27
cyclonev_lcell_comb \wregval_M[10]~65 (
// Equation(s):
// \wregval_M[10]~65_combout  = ( \dbus[10]~87_combout  & ( (!\wregval_M[25]~1_combout  & ((!\wregval_M[10]~6_combout ) # (HexOut[10]))) ) ) # ( !\dbus[10]~87_combout  & ( (!\wregval_M[10]~6_combout ) # (HexOut[10]) ) )

	.dataa(!HexOut[10]),
	.datab(gnd),
	.datac(!\wregval_M[25]~1_combout ),
	.datad(!\wregval_M[10]~6_combout ),
	.datae(gnd),
	.dataf(!\dbus[10]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[10]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[10]~65 .extended_lut = "off";
defparam \wregval_M[10]~65 .lut_mask = 64'hFF55FF55F050F050;
defparam \wregval_M[10]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N9
cyclonev_lcell_comb \wregval_M[10]~66 (
// Equation(s):
// \wregval_M[10]~66_combout  = ( \selaluout_M~q  & ( \wregval_M[10]~65_combout  & ( aluout_M[10] ) ) ) # ( !\selaluout_M~q  & ( \wregval_M[10]~65_combout  & ( (pcplus_M[10] & (!\selmemout_M~q  & \selpcplus_M~q )) ) ) ) # ( \selaluout_M~q  & ( 
// !\wregval_M[10]~65_combout  & ( aluout_M[10] ) ) ) # ( !\selaluout_M~q  & ( !\wregval_M[10]~65_combout  & ( ((pcplus_M[10] & \selpcplus_M~q )) # (\selmemout_M~q ) ) ) )

	.dataa(!aluout_M[10]),
	.datab(!pcplus_M[10]),
	.datac(!\selmemout_M~q ),
	.datad(!\selpcplus_M~q ),
	.datae(!\selaluout_M~q ),
	.dataf(!\wregval_M[10]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[10]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[10]~66 .extended_lut = "off";
defparam \wregval_M[10]~66 .lut_mask = 64'h0F3F555500305555;
defparam \wregval_M[10]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N8
dffeas \regs~1706 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1706 .is_wysiwyg = "true";
defparam \regs~1706 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N36
cyclonev_lcell_comb \regs~3964 (
// Equation(s):
// \regs~3964_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1546_q ))) # (\imem~134_combout  & (\regs~1578_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1610_q ))) # (\imem~134_combout  & (\regs~1642_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1642_q ),
	.datab(!\regs~1578_q ),
	.datac(!\regs~1610_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1546_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3964_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3964 .extended_lut = "on";
defparam \regs~3964 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3964 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N23
dffeas \regs~1674DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1674DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1674DUPLICATE .is_wysiwyg = "true";
defparam \regs~1674DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N36
cyclonev_lcell_comb \regs~2927 (
// Equation(s):
// \regs~2927_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3964_combout )))) # (\imem~123_combout  & ((!\regs~3964_combout  & ((\regs~1674DUPLICATE_q ))) # (\regs~3964_combout  & (\regs~1706_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3964_combout )))) # (\imem~123_combout  & ((!\regs~3964_combout  & ((\regs~1738_q ))) # (\regs~3964_combout  & (\regs~1770_q ))))) ) )

	.dataa(!\regs~1706_q ),
	.datab(!\regs~1770_q ),
	.datac(!\regs~1738_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3964_combout ),
	.datag(!\regs~1674DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2927_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2927 .extended_lut = "on";
defparam \regs~2927 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2927 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N7
dffeas \regs~170DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~170DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~170DUPLICATE .is_wysiwyg = "true";
defparam \regs~170DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N49
dffeas \regs~42DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~42DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~42DUPLICATE .is_wysiwyg = "true";
defparam \regs~42DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N42
cyclonev_lcell_comb \regs~3952 (
// Equation(s):
// \regs~3952_combout  = ( !\imem~124_combout  & ( (!\imem~134_combout  & (!\imem~123_combout  & (\regs~10_q ))) # (\imem~134_combout  & ((((\regs~42DUPLICATE_q ))) # (\imem~123_combout ))) ) ) # ( \imem~124_combout  & ( (!\imem~134_combout  & 
// (!\imem~123_combout  & (\regs~74_q ))) # (\imem~134_combout  & ((((\regs~106_q ))) # (\imem~123_combout ))) ) )

	.dataa(!\imem~134_combout ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~74_q ),
	.datad(!\regs~106_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~42DUPLICATE_q ),
	.datag(!\regs~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3952_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3952 .extended_lut = "on";
defparam \regs~3952 .lut_mask = 64'h1919195D5D5D195D;
defparam \regs~3952 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N5
dffeas \regs~138 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~138 .is_wysiwyg = "true";
defparam \regs~138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N30
cyclonev_lcell_comb \regs~2915 (
// Equation(s):
// \regs~2915_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3952_combout ))))) # (\imem~123_combout  & (((!\regs~3952_combout  & ((\regs~138_q ))) # (\regs~3952_combout  & (\regs~170DUPLICATE_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3952_combout ))))) # (\imem~123_combout  & (((!\regs~3952_combout  & (\regs~202_q )) # (\regs~3952_combout  & ((\regs~234_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~170DUPLICATE_q ),
	.datac(!\regs~202_q ),
	.datad(!\regs~234_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3952_combout ),
	.datag(!\regs~138_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2915_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2915 .extended_lut = "on";
defparam \regs~2915 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2915 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N26
dffeas \regs~1130 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1130 .is_wysiwyg = "true";
defparam \regs~1130 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N6
cyclonev_lcell_comb \regs~3960 (
// Equation(s):
// \regs~3960_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & (\regs~1034_q )) # (\imem~134_combout  & ((\regs~1066_q ))))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((!\imem~134_combout  & (((\regs~1098_q )))) # (\imem~134_combout  & (\regs~1130_q )))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\regs~1130_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~1098_q ),
	.datad(!\imem~134_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~1066_q ),
	.datag(!\regs~1034_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3960_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3960 .extended_lut = "on";
defparam \regs~3960 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regs~3960 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N30
cyclonev_lcell_comb \regs~2923 (
// Equation(s):
// \regs~2923_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3960_combout )))) # (\imem~123_combout  & ((!\regs~3960_combout  & ((\regs~1162_q ))) # (\regs~3960_combout  & (\regs~1194_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3960_combout )))) # (\imem~123_combout  & ((!\regs~3960_combout  & ((\regs~1226_q ))) # (\regs~3960_combout  & (\regs~1258_q ))))) ) )

	.dataa(!\regs~1258_q ),
	.datab(!\regs~1194_q ),
	.datac(!\regs~1226_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3960_combout ),
	.datag(!\regs~1162_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2923_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2923 .extended_lut = "on";
defparam \regs~2923 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2923 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N44
dffeas \regs~746 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~746 .is_wysiwyg = "true";
defparam \regs~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N55
dffeas \regs~554DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~554feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~554DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~554DUPLICATE .is_wysiwyg = "true";
defparam \regs~554DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N9
cyclonev_lcell_comb \regs~3956 (
// Equation(s):
// \regs~3956_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~522_q ))) # (\imem~134_combout  & (\regs~554DUPLICATE_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~586_q ))) # (\imem~134_combout  & (\regs~618_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~618_q ),
	.datab(!\regs~554DUPLICATE_q ),
	.datac(!\regs~586_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~522_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3956_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3956 .extended_lut = "on";
defparam \regs~3956 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regs~3956 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N15
cyclonev_lcell_comb \regs~2919 (
// Equation(s):
// \regs~2919_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3956_combout ))))) # (\imem~123_combout  & (((!\regs~3956_combout  & (\regs~650_q )) # (\regs~3956_combout  & ((\regs~682_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3956_combout ))))) # (\imem~123_combout  & (((!\regs~3956_combout  & ((\regs~714_q ))) # (\regs~3956_combout  & (\regs~746_q ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~746_q ),
	.datac(!\regs~714_q ),
	.datad(!\regs~682_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3956_combout ),
	.datag(!\regs~650_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2919_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2919 .extended_lut = "on";
defparam \regs~2919 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2919 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N27
cyclonev_lcell_comb \regs~2931 (
// Equation(s):
// \regs~2931_combout  = ( \regs~2919_combout  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs~2923_combout ))) # (\imem~6_combout  & (\regs~2927_combout )) ) ) ) # ( !\regs~2919_combout  & ( \imem~12_combout  & ( (!\imem~6_combout  & 
// ((\regs~2923_combout ))) # (\imem~6_combout  & (\regs~2927_combout )) ) ) ) # ( \regs~2919_combout  & ( !\imem~12_combout  & ( (\imem~6_combout ) # (\regs~2915_combout ) ) ) ) # ( !\regs~2919_combout  & ( !\imem~12_combout  & ( (\regs~2915_combout  & 
// !\imem~6_combout ) ) ) )

	.dataa(!\regs~2927_combout ),
	.datab(!\regs~2915_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\regs~2923_combout ),
	.datae(!\regs~2919_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2931_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2931 .extended_lut = "off";
defparam \regs~2931 .lut_mask = 64'h30303F3F05F505F5;
defparam \regs~2931 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N21
cyclonev_lcell_comb \aluin2_A[11]~19 (
// Equation(s):
// \aluin2_A[11]~19_combout  = ( \WideOr2~1_combout  & ( \regs~2965_combout  & ( (\PC[15]~DUPLICATE_q ) # (\imem~117_combout ) ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2965_combout  ) ) # ( \WideOr2~1_combout  & ( !\regs~2965_combout  & ( 
// (\PC[15]~DUPLICATE_q ) # (\imem~117_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem~117_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2965_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[11]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[11]~19 .extended_lut = "off";
defparam \aluin2_A[11]~19 .lut_mask = 64'h00003F3FFFFF3F3F;
defparam \aluin2_A[11]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N18
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \regs~2948_combout  & ( \aluin2_A[11]~19_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout )) # (\Selector37~0_combout  & (\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) # ( 
// !\regs~2948_combout  & ( \aluin2_A[11]~19_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout  $ (!\Selector38~0_combout ))) # (\Selector37~0_combout  & (!\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) # 
// ( \regs~2948_combout  & ( !\aluin2_A[11]~19_combout  & ( (\Selector36~1_combout  & ((!\Selector37~0_combout  & (!\Selector35~0_combout  $ (!\Selector38~0_combout ))) # (\Selector37~0_combout  & (!\Selector35~0_combout  & !\Selector38~0_combout )))) ) ) ) 
// # ( !\regs~2948_combout  & ( !\aluin2_A[11]~19_combout  & ( (\Selector36~1_combout  & (\Selector35~0_combout  & ((!\Selector37~0_combout ) # (!\Selector38~0_combout )))) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector37~0_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(!\regs~2948_combout ),
	.dataf(!\aluin2_A[11]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h0504144014404140;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = ( \Selector20~0_combout  & ( \Add1~21_sumout  & ( \Selector33~0_combout  ) ) ) # ( !\Selector20~0_combout  & ( \Add1~21_sumout  & ( (\Selector30~0_combout  & (\Selector33~0_combout  & ((!\Selector35~0_combout ) # (\Add2~21_sumout 
// )))) ) ) ) # ( \Selector20~0_combout  & ( !\Add1~21_sumout  & ( \Selector33~0_combout  ) ) ) # ( !\Selector20~0_combout  & ( !\Add1~21_sumout  & ( (\Selector30~0_combout  & (\Add2~21_sumout  & (\Selector35~0_combout  & \Selector33~0_combout ))) ) ) )

	.dataa(!\Selector30~0_combout ),
	.datab(!\Add2~21_sumout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(!\Selector20~0_combout ),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~1 .extended_lut = "off";
defparam \Selector20~1 .lut_mask = 64'h000100FF005100FF;
defparam \Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N8
dffeas \aluout_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector20~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[11] .is_wysiwyg = "true";
defparam \aluout_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N44
dffeas \HexOut[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[11]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[11] .is_wysiwyg = "true";
defparam \HexOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N48
cyclonev_lcell_comb \wregval_M[11]~67 (
// Equation(s):
// \wregval_M[11]~67_combout  = ( !\wregval_M[25]~1_combout  & ( \dbus[11]~90_combout  & ( (!\wregval_M[10]~6_combout ) # (!HexOut[11]) ) ) ) # ( \wregval_M[25]~1_combout  & ( !\dbus[11]~90_combout  & ( (!\wregval_M[10]~6_combout ) # (!HexOut[11]) ) ) ) # ( 
// !\wregval_M[25]~1_combout  & ( !\dbus[11]~90_combout  & ( (!\wregval_M[10]~6_combout ) # (!HexOut[11]) ) ) )

	.dataa(!\wregval_M[10]~6_combout ),
	.datab(gnd),
	.datac(!HexOut[11]),
	.datad(gnd),
	.datae(!\wregval_M[25]~1_combout ),
	.dataf(!\dbus[11]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[11]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[11]~67 .extended_lut = "off";
defparam \wregval_M[11]~67 .lut_mask = 64'hFAFAFAFAFAFA0000;
defparam \wregval_M[11]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N18
cyclonev_lcell_comb \wregval_M[11]~68 (
// Equation(s):
// \wregval_M[11]~68_combout  = ( \selpcplus_M~q  & ( \wregval_M[11]~67_combout  & ( (!\selaluout_M~q  & (pcplus_M[11] & (!\selmemout_M~q ))) # (\selaluout_M~q  & (((aluout_M[11])))) ) ) ) # ( !\selpcplus_M~q  & ( \wregval_M[11]~67_combout  & ( 
// (\selaluout_M~q  & aluout_M[11]) ) ) ) # ( \selpcplus_M~q  & ( !\wregval_M[11]~67_combout  & ( (!\selaluout_M~q  & (((\selmemout_M~q )) # (pcplus_M[11]))) # (\selaluout_M~q  & (((aluout_M[11])))) ) ) ) # ( !\selpcplus_M~q  & ( !\wregval_M[11]~67_combout  
// & ( (!\selaluout_M~q  & (\selmemout_M~q )) # (\selaluout_M~q  & ((aluout_M[11]))) ) ) )

	.dataa(!pcplus_M[11]),
	.datab(!\selmemout_M~q ),
	.datac(!\selaluout_M~q ),
	.datad(!aluout_M[11]),
	.datae(!\selpcplus_M~q ),
	.dataf(!\wregval_M[11]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[11]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[11]~68 .extended_lut = "off";
defparam \wregval_M[11]~68 .lut_mask = 64'h303F707F000F404F;
defparam \wregval_M[11]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N50
dffeas \regs~747 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~747 .is_wysiwyg = "true";
defparam \regs~747 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N55
dffeas \regs~715DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~715DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~715DUPLICATE .is_wysiwyg = "true";
defparam \regs~715DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \regs~3972 (
// Equation(s):
// \regs~3972_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~523_q ))) # (\imem~153_combout  & (\regs~555_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & ((!\imem~153_combout  & ((\regs~587_q ))) # (\imem~153_combout  & (\regs~619_q )))) # (\imem~126_combout  & (((\imem~153_combout ))))) ) )

	.dataa(!\regs~555_q ),
	.datab(!\regs~619_q ),
	.datac(!\regs~587_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~153_combout ),
	.datag(!\regs~523_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3972_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3972 .extended_lut = "on";
defparam \regs~3972 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3972 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N44
dffeas \regs~651 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~651feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4173_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~651 .is_wysiwyg = "true";
defparam \regs~651 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \regs~2936 (
// Equation(s):
// \regs~2936_combout  = ( !\imem~164_combout  & ( (!\imem~126_combout  & ((((\regs~3972_combout ))))) # (\imem~126_combout  & (((!\regs~3972_combout  & (\regs~651_q )) # (\regs~3972_combout  & ((\regs~683_q )))))) ) ) # ( \imem~164_combout  & ( 
// (!\imem~126_combout  & ((((\regs~3972_combout ))))) # (\imem~126_combout  & (((!\regs~3972_combout  & ((\regs~715DUPLICATE_q ))) # (\regs~3972_combout  & (\regs~747_q ))))) ) )

	.dataa(!\imem~126_combout ),
	.datab(!\regs~747_q ),
	.datac(!\regs~715DUPLICATE_q ),
	.datad(!\regs~683_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3972_combout ),
	.datag(!\regs~651_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2936_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2936 .extended_lut = "on";
defparam \regs~2936 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regs~2936 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N55
dffeas \regs~1227DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1227feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1227DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1227DUPLICATE .is_wysiwyg = "true";
defparam \regs~1227DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N0
cyclonev_lcell_comb \regs~3976 (
// Equation(s):
// \regs~3976_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1035_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1067_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~1099_q  
// & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~1131_q )))) ) )

	.dataa(!\regs~1067_q ),
	.datab(!\regs~1131_q ),
	.datac(!\regs~1099_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1035_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3976_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3976 .extended_lut = "on";
defparam \regs~3976 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3976 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N6
cyclonev_lcell_comb \regs~2940 (
// Equation(s):
// \regs~2940_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3976_combout )))) # (\imem~126_combout  & ((!\regs~3976_combout  & ((\regs~1163_q ))) # (\regs~3976_combout  & (\regs~1195_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3976_combout )))) # (\imem~126_combout  & ((!\regs~3976_combout  & ((\regs~1227DUPLICATE_q ))) # (\regs~3976_combout  & (\regs~1259_q ))))) ) )

	.dataa(!\regs~1259_q ),
	.datab(!\regs~1195_q ),
	.datac(!\regs~1227DUPLICATE_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3976_combout ),
	.datag(!\regs~1163_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2940_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2940 .extended_lut = "on";
defparam \regs~2940 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2940 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N16
dffeas \regs~1771DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1771feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1771DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1771DUPLICATE .is_wysiwyg = "true";
defparam \regs~1771DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N44
dffeas \regs~1579 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1579 .is_wysiwyg = "true";
defparam \regs~1579 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N1
dffeas \regs~1611DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1611feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1611DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1611DUPLICATE .is_wysiwyg = "true";
defparam \regs~1611DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N58
dffeas \regs~1643DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1643feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1643DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1643DUPLICATE .is_wysiwyg = "true";
defparam \regs~1643DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N27
cyclonev_lcell_comb \regs~3980 (
// Equation(s):
// \regs~3980_combout  = ( !\imem~164_combout  & ( (!\imem~153_combout  & (((\regs~1547_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ))) # (\regs~1579_q ))) ) ) # ( \imem~164_combout  & ( (!\imem~153_combout  & 
// (((\regs~1611DUPLICATE_q  & ((!\imem~126_combout )))))) # (\imem~153_combout  & ((((\imem~126_combout ) # (\regs~1643DUPLICATE_q ))))) ) )

	.dataa(!\imem~153_combout ),
	.datab(!\regs~1579_q ),
	.datac(!\regs~1611DUPLICATE_q ),
	.datad(!\regs~1643DUPLICATE_q ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~1547_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3980_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3980 .extended_lut = "on";
defparam \regs~3980 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regs~3980 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N36
cyclonev_lcell_comb \regs~2944 (
// Equation(s):
// \regs~2944_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3980_combout )))) # (\imem~126_combout  & ((!\regs~3980_combout  & ((\regs~1675_q ))) # (\regs~3980_combout  & (\regs~1707_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3980_combout )))) # (\imem~126_combout  & ((!\regs~3980_combout  & ((\regs~1739_q ))) # (\regs~3980_combout  & (\regs~1771DUPLICATE_q ))))) ) )

	.dataa(!\regs~1707_q ),
	.datab(!\regs~1771DUPLICATE_q ),
	.datac(!\regs~1739_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3980_combout ),
	.datag(!\regs~1675_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2944_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2944 .extended_lut = "on";
defparam \regs~2944 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2944 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y8_N23
dffeas \regs~171DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~171DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~171DUPLICATE .is_wysiwyg = "true";
defparam \regs~171DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N0
cyclonev_lcell_comb \regs~3968 (
// Equation(s):
// \regs~3968_combout  = ( !\imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~11_q  & !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~43_q )))) ) ) # ( \imem~164_combout  & ( ((!\imem~153_combout  & (((\regs~75_q  & 
// !\imem~126_combout )))) # (\imem~153_combout  & (((\imem~126_combout )) # (\regs~107_q )))) ) )

	.dataa(!\regs~43_q ),
	.datab(!\regs~107_q ),
	.datac(!\regs~75_q ),
	.datad(!\imem~153_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\imem~126_combout ),
	.datag(!\regs~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3968_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3968 .extended_lut = "on";
defparam \regs~3968 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regs~3968 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N42
cyclonev_lcell_comb \regs~2932 (
// Equation(s):
// \regs~2932_combout  = ( !\imem~164_combout  & ( ((!\imem~126_combout  & (((\regs~3968_combout )))) # (\imem~126_combout  & ((!\regs~3968_combout  & ((\regs~139_q ))) # (\regs~3968_combout  & (\regs~171DUPLICATE_q ))))) ) ) # ( \imem~164_combout  & ( 
// ((!\imem~126_combout  & (((\regs~3968_combout )))) # (\imem~126_combout  & ((!\regs~3968_combout  & ((\regs~203_q ))) # (\regs~3968_combout  & (\regs~235_q ))))) ) )

	.dataa(!\regs~171DUPLICATE_q ),
	.datab(!\regs~235_q ),
	.datac(!\regs~203_q ),
	.datad(!\imem~126_combout ),
	.datae(!\imem~164_combout ),
	.dataf(!\regs~3968_combout ),
	.datag(!\regs~139_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2932_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2932 .extended_lut = "on";
defparam \regs~2932 .lut_mask = 64'h000F000FFF55FF33;
defparam \regs~2932 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N39
cyclonev_lcell_comb \regs~2948 (
// Equation(s):
// \regs~2948_combout  = ( \regs~2944_combout  & ( \regs~2932_combout  & ( (!\imem~46_combout  & (((!\imem~51_combout ) # (\regs~2940_combout )))) # (\imem~46_combout  & (((\imem~51_combout )) # (\regs~2936_combout ))) ) ) ) # ( !\regs~2944_combout  & ( 
// \regs~2932_combout  & ( (!\imem~46_combout  & (((!\imem~51_combout ) # (\regs~2940_combout )))) # (\imem~46_combout  & (\regs~2936_combout  & (!\imem~51_combout ))) ) ) ) # ( \regs~2944_combout  & ( !\regs~2932_combout  & ( (!\imem~46_combout  & 
// (((\imem~51_combout  & \regs~2940_combout )))) # (\imem~46_combout  & (((\imem~51_combout )) # (\regs~2936_combout ))) ) ) ) # ( !\regs~2944_combout  & ( !\regs~2932_combout  & ( (!\imem~46_combout  & (((\imem~51_combout  & \regs~2940_combout )))) # 
// (\imem~46_combout  & (\regs~2936_combout  & (!\imem~51_combout ))) ) ) )

	.dataa(!\regs~2936_combout ),
	.datab(!\imem~46_combout ),
	.datac(!\imem~51_combout ),
	.datad(!\regs~2940_combout ),
	.datae(!\regs~2944_combout ),
	.dataf(!\regs~2932_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2948_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2948 .extended_lut = "off";
defparam \regs~2948 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \regs~2948 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N36
cyclonev_lcell_comb \pcgood_B[11]~22 (
// Equation(s):
// \pcgood_B[11]~22_combout  = ( \dobranch_A~0_combout  & ( \Add4~105_sumout  & ( (!\Selector31~19_combout  & (((\Add0~105_sumout )) # (\isjump_D~0_combout ))) # (\Selector31~19_combout  & (((\Add3~105_sumout )))) ) ) ) # ( !\dobranch_A~0_combout  & ( 
// \Add4~105_sumout  & ( (\Add0~105_sumout ) # (\isjump_D~0_combout ) ) ) ) # ( \dobranch_A~0_combout  & ( !\Add4~105_sumout  & ( (!\Selector31~19_combout  & (!\isjump_D~0_combout  & ((\Add0~105_sumout )))) # (\Selector31~19_combout  & (((\Add3~105_sumout 
// )))) ) ) ) # ( !\dobranch_A~0_combout  & ( !\Add4~105_sumout  & ( (!\isjump_D~0_combout  & \Add0~105_sumout ) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\Add3~105_sumout ),
	.datac(!\Add0~105_sumout ),
	.datad(!\Selector31~19_combout ),
	.datae(!\dobranch_A~0_combout ),
	.dataf(!\Add4~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[11]~22 .extended_lut = "off";
defparam \pcgood_B[11]~22 .lut_mask = 64'h0A0A0A335F5F5F33;
defparam \pcgood_B[11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N30
cyclonev_lcell_comb \PC~107 (
// Equation(s):
// \PC~107_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[11]~22_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[11]~22_combout ))) # (\Equal1~17_combout  & 
// (\Add0~105_sumout )))))) ) ) # ( \flush_D~q  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[11]))) ) )

	.dataa(!\Add0~105_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[11]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[11]~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~107 .extended_lut = "on";
defparam \PC~107 .lut_mask = 64'h0303030303110303;
defparam \PC~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N31
dffeas \PC[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N48
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( !PC[12] & ( (!PC[11] & !PC[10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[11]),
	.datad(!PC[10]),
	.datae(gnd),
	.dataf(!PC[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'hF000F00000000000;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N18
cyclonev_lcell_comb \imem~137 (
// Equation(s):
// \imem~137_combout  = ( \imem~52_combout  & ( \imem~57_combout  ) )

	.dataa(!\imem~57_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~137 .extended_lut = "off";
defparam \imem~137 .lut_mask = 64'h0000000055555555;
defparam \imem~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \pcgood_B[15]~2 (
// Equation(s):
// \pcgood_B[15]~2_combout  = ( \Selector31~19_combout  & ( \Add4~9_sumout  & ( (!\dobranch_A~0_combout  & (((\Add0~9_sumout )) # (\isjump_D~0_combout ))) # (\dobranch_A~0_combout  & (((\Add3~9_sumout )))) ) ) ) # ( !\Selector31~19_combout  & ( 
// \Add4~9_sumout  & ( (\Add0~9_sumout ) # (\isjump_D~0_combout ) ) ) ) # ( \Selector31~19_combout  & ( !\Add4~9_sumout  & ( (!\dobranch_A~0_combout  & (!\isjump_D~0_combout  & (\Add0~9_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~9_sumout )))) ) ) ) # ( 
// !\Selector31~19_combout  & ( !\Add4~9_sumout  & ( (!\isjump_D~0_combout  & \Add0~9_sumout ) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Add0~9_sumout ),
	.datad(!\Add3~9_sumout ),
	.datae(!\Selector31~19_combout ),
	.dataf(!\Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[15]~2 .extended_lut = "off";
defparam \pcgood_B[15]~2 .lut_mask = 64'h0A0A083B5F5F4C7F;
defparam \pcgood_B[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \PC~103 (
// Equation(s):
// \PC~103_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~17_combout  & (((\pcgood_B[15]~2_combout )))) # (\Equal1~17_combout  & ((!\Equal1~6_combout  & ((\pcgood_B[15]~2_combout ))) # (\Equal1~6_combout  & 
// (\Add0~9_sumout )))))) ) ) # ( \flush_D~q  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[15]))) ) )

	.dataa(!\Add0~9_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[15]),
	.datad(!\Equal1~17_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~6_combout ),
	.datag(!\pcgood_B[15]~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~103 .extended_lut = "on";
defparam \PC~103 .lut_mask = 64'h0303030303110303;
defparam \PC~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N49
dffeas \PC[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N27
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( (!PC[14] & (!\PC[15]~DUPLICATE_q  & (!PC[13] & \imem~137_combout ))) ) + ( \Add0~117_sumout  ) + ( \Add3~90  ))

	.dataa(!PC[14]),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!PC[13]),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\Add0~117_sumout ),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000FF0000000080;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N27
cyclonev_lcell_comb \Add4~117 (
// Equation(s):
// \Add4~117_sumout  = SUM(( (!PC[13] & (!PC[14] & (!\PC[15]~DUPLICATE_q  & \imem~137_combout ))) ) + ( \regs~3118_combout  ) + ( \Add4~90  ))

	.dataa(!PC[13]),
	.datab(!PC[14]),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\imem~137_combout ),
	.datae(gnd),
	.dataf(!\regs~3118_combout ),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~117 .extended_lut = "off";
defparam \Add4~117 .lut_mask = 64'h0000FF0000000080;
defparam \Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N24
cyclonev_lcell_comb \pcgood_B[31]~24 (
// Equation(s):
// \pcgood_B[31]~24_combout  = ( \Add3~117_sumout  & ( \Add4~117_sumout  & ( (((\Selector31~19_combout  & \dobranch_A~0_combout )) # (\isjump_D~0_combout )) # (\Add0~117_sumout ) ) ) ) # ( !\Add3~117_sumout  & ( \Add4~117_sumout  & ( (!\Selector31~19_combout 
//  & (((\isjump_D~0_combout )) # (\Add0~117_sumout ))) # (\Selector31~19_combout  & (!\dobranch_A~0_combout  & ((\isjump_D~0_combout ) # (\Add0~117_sumout )))) ) ) ) # ( \Add3~117_sumout  & ( !\Add4~117_sumout  & ( (!\Selector31~19_combout  & 
// (\Add0~117_sumout  & (!\isjump_D~0_combout ))) # (\Selector31~19_combout  & (((\Add0~117_sumout  & !\isjump_D~0_combout )) # (\dobranch_A~0_combout ))) ) ) ) # ( !\Add3~117_sumout  & ( !\Add4~117_sumout  & ( (\Add0~117_sumout  & (!\isjump_D~0_combout  & 
// ((!\Selector31~19_combout ) # (!\dobranch_A~0_combout )))) ) ) )

	.dataa(!\Selector31~19_combout ),
	.datab(!\Add0~117_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Add3~117_sumout ),
	.dataf(!\Add4~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[31]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[31]~24 .extended_lut = "off";
defparam \pcgood_B[31]~24 .lut_mask = 64'h302030753F2A3F7F;
defparam \pcgood_B[31]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N0
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[31]~24_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[31]~24_combout ))) # (\Equal1~17_combout  & 
// (\Add0~117_sumout )))))) ) ) # ( \flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((PC[31])))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~117_sumout ),
	.datac(!PC[31]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[31]~24_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "on";
defparam \PC~3 .lut_mask = 64'h0505050505110505;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N2
dffeas \PC[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N57
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( PC[31] ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N51
cyclonev_lcell_comb \Equal1~34 (
// Equation(s):
// \Equal1~34_combout  = ( \Add4~117_sumout  & ( !\Add0~117_sumout  ) ) # ( !\Add4~117_sumout  & ( \Add0~117_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~34 .extended_lut = "off";
defparam \Equal1~34 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Equal1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N42
cyclonev_lcell_comb \Equal1~31 (
// Equation(s):
// \Equal1~31_combout  = ( \Add4~109_sumout  & ( \Add4~1_sumout  & ( (!\Add0~109_sumout ) # ((!\Add0~1_sumout ) # (!\Add0~113_sumout  $ (!\Add4~113_sumout ))) ) ) ) # ( !\Add4~109_sumout  & ( \Add4~1_sumout  & ( ((!\Add0~1_sumout ) # (!\Add0~113_sumout  $ 
// (!\Add4~113_sumout ))) # (\Add0~109_sumout ) ) ) ) # ( \Add4~109_sumout  & ( !\Add4~1_sumout  & ( (!\Add0~109_sumout ) # ((!\Add0~113_sumout  $ (!\Add4~113_sumout )) # (\Add0~1_sumout )) ) ) ) # ( !\Add4~109_sumout  & ( !\Add4~1_sumout  & ( 
// ((!\Add0~113_sumout  $ (!\Add4~113_sumout )) # (\Add0~1_sumout )) # (\Add0~109_sumout ) ) ) )

	.dataa(!\Add0~109_sumout ),
	.datab(!\Add0~1_sumout ),
	.datac(!\Add0~113_sumout ),
	.datad(!\Add4~113_sumout ),
	.datae(!\Add4~109_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~31 .extended_lut = "off";
defparam \Equal1~31 .lut_mask = 64'h7FF7BFFBDFFDEFFE;
defparam \Equal1~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N3
cyclonev_lcell_comb \Equal1~32 (
// Equation(s):
// \Equal1~32_combout  = ( \Add3~113_sumout  & ( \Add3~109_sumout  & ( (!\Add0~113_sumout ) # ((!\Add0~109_sumout ) # (!\Add3~1_sumout  $ (!\Add0~1_sumout ))) ) ) ) # ( !\Add3~113_sumout  & ( \Add3~109_sumout  & ( ((!\Add0~109_sumout ) # (!\Add3~1_sumout  $ 
// (!\Add0~1_sumout ))) # (\Add0~113_sumout ) ) ) ) # ( \Add3~113_sumout  & ( !\Add3~109_sumout  & ( (!\Add0~113_sumout ) # ((!\Add3~1_sumout  $ (!\Add0~1_sumout )) # (\Add0~109_sumout )) ) ) ) # ( !\Add3~113_sumout  & ( !\Add3~109_sumout  & ( 
// ((!\Add3~1_sumout  $ (!\Add0~1_sumout )) # (\Add0~109_sumout )) # (\Add0~113_sumout ) ) ) )

	.dataa(!\Add0~113_sumout ),
	.datab(!\Add3~1_sumout ),
	.datac(!\Add0~1_sumout ),
	.datad(!\Add0~109_sumout ),
	.datae(!\Add3~113_sumout ),
	.dataf(!\Add3~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~32 .extended_lut = "off";
defparam \Equal1~32 .lut_mask = 64'h7DFFBEFFFF7DFFBE;
defparam \Equal1~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N57
cyclonev_lcell_comb \Equal1~33 (
// Equation(s):
// \Equal1~33_combout  = ( \Equal1~32_combout  & ( (\dobranch_A~0_combout ) # (\isjump_D~0_combout ) ) ) # ( !\Equal1~32_combout  & ( (!\dobranch_A~0_combout  & (\isjump_D~0_combout )) # (\dobranch_A~0_combout  & ((!\Add0~117_sumout  $ (!\Add3~117_sumout 
// )))) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Add0~117_sumout ),
	.datad(!\Add3~117_sumout ),
	.datae(gnd),
	.dataf(!\Equal1~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~33 .extended_lut = "off";
defparam \Equal1~33 .lut_mask = 64'h4774477477777777;
defparam \Equal1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N36
cyclonev_lcell_comb \Equal1~16 (
// Equation(s):
// \Equal1~16_combout  = ( \Equal1~33_combout  & ( \Selector31~19_combout  & ( ((\Equal1~31_combout ) # (\Equal1~34_combout )) # (\dobranch_A~0_combout ) ) ) ) # ( \Equal1~33_combout  & ( !\Selector31~19_combout  & ( (\isjump_D~0_combout  & 
// ((\Equal1~31_combout ) # (\Equal1~34_combout ))) ) ) ) # ( !\Equal1~33_combout  & ( !\Selector31~19_combout  & ( (\isjump_D~0_combout  & ((\Equal1~31_combout ) # (\Equal1~34_combout ))) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Equal1~34_combout ),
	.datad(!\Equal1~31_combout ),
	.datae(!\Equal1~33_combout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~16 .extended_lut = "off";
defparam \Equal1~16 .lut_mask = 64'h0555055500003FFF;
defparam \Equal1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N54
cyclonev_lcell_comb \Equal1~28 (
// Equation(s):
// \Equal1~28_combout  = ( \Add3~57_sumout  & ( \Add0~57_sumout  ) ) # ( !\Add3~57_sumout  & ( !\Add0~57_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~57_sumout ),
	.datae(gnd),
	.dataf(!\Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~28 .extended_lut = "off";
defparam \Equal1~28 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \Equal1~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N48
cyclonev_lcell_comb \Equal1~27 (
// Equation(s):
// \Equal1~27_combout  = ( \isjump_D~0_combout  & ( (!\Add0~61_sumout  & (!\Add4~61_sumout  & (!\Add0~57_sumout  $ (\Add4~57_sumout )))) # (\Add0~61_sumout  & (\Add4~61_sumout  & (!\Add0~57_sumout  $ (\Add4~57_sumout )))) ) ) # ( !\isjump_D~0_combout  )

	.dataa(!\Add0~61_sumout ),
	.datab(!\Add0~57_sumout ),
	.datac(!\Add4~57_sumout ),
	.datad(!\Add4~61_sumout ),
	.datae(gnd),
	.dataf(!\isjump_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~27 .extended_lut = "off";
defparam \Equal1~27 .lut_mask = 64'hFFFFFFFF82418241;
defparam \Equal1~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N30
cyclonev_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = ( \Add3~61_sumout  & ( \Equal1~27_combout  & ( (!\dobranch_A~0_combout ) # ((!\Selector31~19_combout ) # ((\Add0~61_sumout  & \Equal1~28_combout ))) ) ) ) # ( !\Add3~61_sumout  & ( \Equal1~27_combout  & ( (!\dobranch_A~0_combout ) # 
// ((!\Selector31~19_combout ) # ((!\Add0~61_sumout  & \Equal1~28_combout ))) ) ) ) # ( \Add3~61_sumout  & ( !\Equal1~27_combout  & ( (\Add0~61_sumout  & (\dobranch_A~0_combout  & (\Selector31~19_combout  & \Equal1~28_combout ))) ) ) ) # ( !\Add3~61_sumout  
// & ( !\Equal1~27_combout  & ( (!\Add0~61_sumout  & (\dobranch_A~0_combout  & (\Selector31~19_combout  & \Equal1~28_combout ))) ) ) )

	.dataa(!\Add0~61_sumout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Selector31~19_combout ),
	.datad(!\Equal1~28_combout ),
	.datae(!\Add3~61_sumout ),
	.dataf(!\Equal1~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~8 .extended_lut = "off";
defparam \Equal1~8 .lut_mask = 64'h00020001FCFEFCFD;
defparam \Equal1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N6
cyclonev_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = ( \Add3~73_sumout  & ( \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (\isjump_D~0_combout  & (!\Add0~73_sumout  $ (!\Add4~73_sumout )))) # (\dobranch_A~0_combout  & (!\Add0~73_sumout )) ) ) ) # ( !\Add3~73_sumout  & ( 
// \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (\isjump_D~0_combout  & (!\Add0~73_sumout  $ (!\Add4~73_sumout )))) # (\dobranch_A~0_combout  & (\Add0~73_sumout )) ) ) ) # ( \Add3~73_sumout  & ( !\Selector31~19_combout  & ( (\isjump_D~0_combout  & 
// (!\Add0~73_sumout  $ (!\Add4~73_sumout ))) ) ) ) # ( !\Add3~73_sumout  & ( !\Selector31~19_combout  & ( (\isjump_D~0_combout  & (!\Add0~73_sumout  $ (!\Add4~73_sumout ))) ) ) )

	.dataa(!\dobranch_A~0_combout ),
	.datab(!\Add0~73_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add4~73_sumout ),
	.datae(!\Add3~73_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~10 .extended_lut = "off";
defparam \Equal1~10 .lut_mask = 64'h030C030C1319464C;
defparam \Equal1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N12
cyclonev_lcell_comb \Equal1~12 (
// Equation(s):
// \Equal1~12_combout  = ( \Add3~81_sumout  & ( \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (\isjump_D~0_combout  & (!\Add4~81_sumout  $ (!\Add0~81_sumout )))) # (\dobranch_A~0_combout  & (((!\Add0~81_sumout )))) ) ) ) # ( !\Add3~81_sumout  & ( 
// \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (\isjump_D~0_combout  & (!\Add4~81_sumout  $ (!\Add0~81_sumout )))) # (\dobranch_A~0_combout  & (((\Add0~81_sumout )))) ) ) ) # ( \Add3~81_sumout  & ( !\Selector31~19_combout  & ( (\isjump_D~0_combout 
//  & (!\Add4~81_sumout  $ (!\Add0~81_sumout ))) ) ) ) # ( !\Add3~81_sumout  & ( !\Selector31~19_combout  & ( (\isjump_D~0_combout  & (!\Add4~81_sumout  $ (!\Add0~81_sumout ))) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\Add4~81_sumout ),
	.datac(!\Add0~81_sumout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Add3~81_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~12 .extended_lut = "off";
defparam \Equal1~12 .lut_mask = 64'h14141414140F14F0;
defparam \Equal1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N36
cyclonev_lcell_comb \Equal1~11 (
// Equation(s):
// \Equal1~11_combout  = ( \Add4~77_sumout  & ( \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (!\Add0~77_sumout  & ((\isjump_D~0_combout )))) # (\dobranch_A~0_combout  & (!\Add0~77_sumout  $ ((!\Add3~77_sumout )))) ) ) ) # ( !\Add4~77_sumout  & ( 
// \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (\Add0~77_sumout  & ((\isjump_D~0_combout )))) # (\dobranch_A~0_combout  & (!\Add0~77_sumout  $ ((!\Add3~77_sumout )))) ) ) ) # ( \Add4~77_sumout  & ( !\Selector31~19_combout  & ( (!\Add0~77_sumout  & 
// \isjump_D~0_combout ) ) ) ) # ( !\Add4~77_sumout  & ( !\Selector31~19_combout  & ( (\Add0~77_sumout  & \isjump_D~0_combout ) ) ) )

	.dataa(!\Add0~77_sumout ),
	.datab(!\Add3~77_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Add4~77_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~11 .extended_lut = "off";
defparam \Equal1~11 .lut_mask = 64'h05050A0A05660A66;
defparam \Equal1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \Equal1~13 (
// Equation(s):
// \Equal1~13_combout  = ( \Add0~85_sumout  & ( \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (\isjump_D~0_combout  & (!\Add4~85_sumout ))) # (\dobranch_A~0_combout  & (((!\Add3~85_sumout )))) ) ) ) # ( !\Add0~85_sumout  & ( \Selector31~19_combout  
// & ( (!\dobranch_A~0_combout  & (\isjump_D~0_combout  & (\Add4~85_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~85_sumout )))) ) ) ) # ( \Add0~85_sumout  & ( !\Selector31~19_combout  & ( (\isjump_D~0_combout  & !\Add4~85_sumout ) ) ) ) # ( 
// !\Add0~85_sumout  & ( !\Selector31~19_combout  & ( (\isjump_D~0_combout  & \Add4~85_sumout ) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Add4~85_sumout ),
	.datad(!\Add3~85_sumout ),
	.datae(!\Add0~85_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~13 .extended_lut = "off";
defparam \Equal1~13 .lut_mask = 64'h0505505004377340;
defparam \Equal1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N48
cyclonev_lcell_comb \Equal1~14 (
// Equation(s):
// \Equal1~14_combout  = ( !\Equal1~11_combout  & ( !\Equal1~13_combout  & ( (!\Equal1~10_combout  & (!\Equal1~12_combout  & (!\Add0~89_sumout  $ (\pcgood_B[30]~20_combout )))) ) ) )

	.dataa(!\Add0~89_sumout ),
	.datab(!\pcgood_B[30]~20_combout ),
	.datac(!\Equal1~10_combout ),
	.datad(!\Equal1~12_combout ),
	.datae(!\Equal1~11_combout ),
	.dataf(!\Equal1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~14 .extended_lut = "off";
defparam \Equal1~14 .lut_mask = 64'h9000000000000000;
defparam \Equal1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N54
cyclonev_lcell_comb \Equal1~30 (
// Equation(s):
// \Equal1~30_combout  = ( \Add3~65_sumout  & ( \Add0~65_sumout  ) ) # ( !\Add3~65_sumout  & ( !\Add0~65_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~30 .extended_lut = "off";
defparam \Equal1~30 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \Equal1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N45
cyclonev_lcell_comb \Equal1~29 (
// Equation(s):
// \Equal1~29_combout  = ( \isjump_D~0_combout  & ( (!\Add0~69_sumout  & (!\Add4~69_sumout  & (!\Add0~65_sumout  $ (\Add4~65_sumout )))) # (\Add0~69_sumout  & (\Add4~69_sumout  & (!\Add0~65_sumout  $ (\Add4~65_sumout )))) ) ) # ( !\isjump_D~0_combout  )

	.dataa(!\Add0~69_sumout ),
	.datab(!\Add0~65_sumout ),
	.datac(!\Add4~65_sumout ),
	.datad(!\Add4~69_sumout ),
	.datae(gnd),
	.dataf(!\isjump_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~29 .extended_lut = "off";
defparam \Equal1~29 .lut_mask = 64'hFFFFFFFF82418241;
defparam \Equal1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N36
cyclonev_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = ( \Equal1~29_combout  & ( \Selector31~19_combout  & ( (!\dobranch_A~0_combout ) # ((\Equal1~30_combout  & (!\Add0~69_sumout  $ (\Add3~69_sumout )))) ) ) ) # ( !\Equal1~29_combout  & ( \Selector31~19_combout  & ( (\Equal1~30_combout  & 
// (\dobranch_A~0_combout  & (!\Add0~69_sumout  $ (\Add3~69_sumout )))) ) ) ) # ( \Equal1~29_combout  & ( !\Selector31~19_combout  ) )

	.dataa(!\Add0~69_sumout ),
	.datab(!\Equal1~30_combout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Add3~69_sumout ),
	.datae(!\Equal1~29_combout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~9 .extended_lut = "off";
defparam \Equal1~9 .lut_mask = 64'h0000FFFF0201F2F1;
defparam \Equal1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N15
cyclonev_lcell_comb \Equal1~24 (
// Equation(s):
// \Equal1~24_combout  = ( \Add0~49_sumout  & ( \Add3~49_sumout  ) ) # ( !\Add0~49_sumout  & ( !\Add3~49_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add0~49_sumout ),
	.dataf(!\Add3~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~24 .extended_lut = "off";
defparam \Equal1~24 .lut_mask = 64'hFFFF00000000FFFF;
defparam \Equal1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \Equal1~23 (
// Equation(s):
// \Equal1~23_combout  = ( \Add4~49_sumout  & ( \Add4~53_sumout  & ( (!\isjump_D~0_combout ) # ((\Add0~53_sumout  & \Add0~49_sumout )) ) ) ) # ( !\Add4~49_sumout  & ( \Add4~53_sumout  & ( (!\isjump_D~0_combout ) # ((\Add0~53_sumout  & !\Add0~49_sumout )) ) ) 
// ) # ( \Add4~49_sumout  & ( !\Add4~53_sumout  & ( (!\isjump_D~0_combout ) # ((!\Add0~53_sumout  & \Add0~49_sumout )) ) ) ) # ( !\Add4~49_sumout  & ( !\Add4~53_sumout  & ( (!\isjump_D~0_combout ) # ((!\Add0~53_sumout  & !\Add0~49_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\isjump_D~0_combout ),
	.datac(!\Add0~53_sumout ),
	.datad(!\Add0~49_sumout ),
	.datae(!\Add4~49_sumout ),
	.dataf(!\Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~23 .extended_lut = "off";
defparam \Equal1~23 .lut_mask = 64'hFCCCCCFCCFCCCCCF;
defparam \Equal1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N18
cyclonev_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = ( \Selector31~19_combout  & ( \Equal1~23_combout  & ( (!\dobranch_A~0_combout ) # ((\Equal1~24_combout  & (!\Add0~53_sumout  $ (\Add3~53_sumout )))) ) ) ) # ( !\Selector31~19_combout  & ( \Equal1~23_combout  ) ) # ( 
// \Selector31~19_combout  & ( !\Equal1~23_combout  & ( (\dobranch_A~0_combout  & (\Equal1~24_combout  & (!\Add0~53_sumout  $ (\Add3~53_sumout )))) ) ) )

	.dataa(!\Add0~53_sumout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Add3~53_sumout ),
	.datad(!\Equal1~24_combout ),
	.datae(!\Selector31~19_combout ),
	.dataf(!\Equal1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~7 .extended_lut = "off";
defparam \Equal1~7 .lut_mask = 64'h00000021FFFFCCED;
defparam \Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N18
cyclonev_lcell_comb \Equal1~19 (
// Equation(s):
// \Equal1~19_combout  = ( \Add3~97_sumout  & ( \Add3~93_sumout  & ( (\Add0~93_sumout  & (\Add0~97_sumout  & (!\Add0~105_sumout  $ (\Add3~105_sumout )))) ) ) ) # ( !\Add3~97_sumout  & ( \Add3~93_sumout  & ( (\Add0~93_sumout  & (!\Add0~97_sumout  & 
// (!\Add0~105_sumout  $ (\Add3~105_sumout )))) ) ) ) # ( \Add3~97_sumout  & ( !\Add3~93_sumout  & ( (!\Add0~93_sumout  & (\Add0~97_sumout  & (!\Add0~105_sumout  $ (\Add3~105_sumout )))) ) ) ) # ( !\Add3~97_sumout  & ( !\Add3~93_sumout  & ( (!\Add0~93_sumout 
//  & (!\Add0~97_sumout  & (!\Add0~105_sumout  $ (\Add3~105_sumout )))) ) ) )

	.dataa(!\Add0~93_sumout ),
	.datab(!\Add0~97_sumout ),
	.datac(!\Add0~105_sumout ),
	.datad(!\Add3~105_sumout ),
	.datae(!\Add3~97_sumout ),
	.dataf(!\Add3~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~19 .extended_lut = "off";
defparam \Equal1~19 .lut_mask = 64'h8008200240041001;
defparam \Equal1~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N24
cyclonev_lcell_comb \Equal1~18 (
// Equation(s):
// \Equal1~18_combout  = ( \Add4~97_sumout  & ( \Add4~105_sumout  & ( (\Add0~97_sumout  & (\Add0~105_sumout  & (!\Add0~93_sumout  $ (\Add4~93_sumout )))) ) ) ) # ( !\Add4~97_sumout  & ( \Add4~105_sumout  & ( (!\Add0~97_sumout  & (\Add0~105_sumout  & 
// (!\Add0~93_sumout  $ (\Add4~93_sumout )))) ) ) ) # ( \Add4~97_sumout  & ( !\Add4~105_sumout  & ( (\Add0~97_sumout  & (!\Add0~105_sumout  & (!\Add0~93_sumout  $ (\Add4~93_sumout )))) ) ) ) # ( !\Add4~97_sumout  & ( !\Add4~105_sumout  & ( (!\Add0~97_sumout  
// & (!\Add0~105_sumout  & (!\Add0~93_sumout  $ (\Add4~93_sumout )))) ) ) )

	.dataa(!\Add0~93_sumout ),
	.datab(!\Add0~97_sumout ),
	.datac(!\Add0~105_sumout ),
	.datad(!\Add4~93_sumout ),
	.datae(!\Add4~97_sumout ),
	.dataf(!\Add4~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~18 .extended_lut = "off";
defparam \Equal1~18 .lut_mask = 64'h8040201008040201;
defparam \Equal1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N51
cyclonev_lcell_comb \Equal1~20 (
// Equation(s):
// \Equal1~20_combout  = ( \Equal1~18_combout  & ( (!\isjump_D~0_combout ) # (!\Add4~101_sumout  $ (\Add0~101_sumout )) ) ) # ( !\Equal1~18_combout  & ( !\isjump_D~0_combout  ) )

	.dataa(!\Add4~101_sumout ),
	.datab(!\Add0~101_sumout ),
	.datac(gnd),
	.datad(!\isjump_D~0_combout ),
	.datae(gnd),
	.dataf(!\Equal1~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~20 .extended_lut = "off";
defparam \Equal1~20 .lut_mask = 64'hFF00FF00FF99FF99;
defparam \Equal1~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N12
cyclonev_lcell_comb \Equal1~15 (
// Equation(s):
// \Equal1~15_combout  = ( \Add3~101_sumout  & ( \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (((\Equal1~20_combout )))) # (\dobranch_A~0_combout  & (\Equal1~19_combout  & (\Add0~101_sumout ))) ) ) ) # ( !\Add3~101_sumout  & ( 
// \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (((\Equal1~20_combout )))) # (\dobranch_A~0_combout  & (\Equal1~19_combout  & (!\Add0~101_sumout ))) ) ) ) # ( \Add3~101_sumout  & ( !\Selector31~19_combout  & ( \Equal1~20_combout  ) ) ) # ( 
// !\Add3~101_sumout  & ( !\Selector31~19_combout  & ( \Equal1~20_combout  ) ) )

	.dataa(!\Equal1~19_combout ),
	.datab(!\Add0~101_sumout ),
	.datac(!\Equal1~20_combout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Add3~101_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~15 .extended_lut = "off";
defparam \Equal1~15 .lut_mask = 64'h0F0F0F0F0F440F11;
defparam \Equal1~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \Equal1~17 (
// Equation(s):
// \Equal1~17_combout  = ( \Equal1~7_combout  & ( \Equal1~15_combout  & ( (!\Equal1~16_combout  & (\Equal1~8_combout  & (\Equal1~14_combout  & \Equal1~9_combout ))) ) ) )

	.dataa(!\Equal1~16_combout ),
	.datab(!\Equal1~8_combout ),
	.datac(!\Equal1~14_combout ),
	.datad(!\Equal1~9_combout ),
	.datae(!\Equal1~7_combout ),
	.dataf(!\Equal1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~17 .extended_lut = "off";
defparam \Equal1~17 .lut_mask = 64'h0000000000000002;
defparam \Equal1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N12
cyclonev_lcell_comb \pcgood_B[13]~23 (
// Equation(s):
// \pcgood_B[13]~23_combout  = ( \Add3~113_sumout  & ( \Add4~113_sumout  & ( (((\Selector31~19_combout  & \dobranch_A~0_combout )) # (\isjump_D~0_combout )) # (\Add0~113_sumout ) ) ) ) # ( !\Add3~113_sumout  & ( \Add4~113_sumout  & ( (!\Add0~113_sumout  & 
// (\isjump_D~0_combout  & ((!\Selector31~19_combout ) # (!\dobranch_A~0_combout )))) # (\Add0~113_sumout  & ((!\Selector31~19_combout ) # ((!\dobranch_A~0_combout )))) ) ) ) # ( \Add3~113_sumout  & ( !\Add4~113_sumout  & ( (!\Add0~113_sumout  & 
// (\Selector31~19_combout  & ((\dobranch_A~0_combout )))) # (\Add0~113_sumout  & ((!\isjump_D~0_combout ) # ((\Selector31~19_combout  & \dobranch_A~0_combout )))) ) ) ) # ( !\Add3~113_sumout  & ( !\Add4~113_sumout  & ( (\Add0~113_sumout  & 
// (!\isjump_D~0_combout  & ((!\Selector31~19_combout ) # (!\dobranch_A~0_combout )))) ) ) )

	.dataa(!\Add0~113_sumout ),
	.datab(!\Selector31~19_combout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Add3~113_sumout ),
	.dataf(!\Add4~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[13]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[13]~23 .extended_lut = "off";
defparam \pcgood_B[13]~23 .lut_mask = 64'h504050735F4C5F7F;
defparam \pcgood_B[13]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N54
cyclonev_lcell_comb \PC~99 (
// Equation(s):
// \PC~99_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~17_combout  & (((\pcgood_B[13]~23_combout )))) # (\Equal1~17_combout  & ((!\Equal1~6_combout  & ((\pcgood_B[13]~23_combout ))) # (\Equal1~6_combout  & 
// (\Add0~113_sumout )))))) ) ) # ( \flush_D~q  & ( (((\PC[13]~DUPLICATE_q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0])))) ) )

	.dataa(!\Equal1~17_combout ),
	.datab(!\Add0~113_sumout ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~6_combout ),
	.datag(!\pcgood_B[13]~23_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~99 .extended_lut = "on";
defparam \PC~99 .lut_mask = 64'h000F000F001B000F;
defparam \PC~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N55
dffeas \PC[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \pcgood_B[14]~1 (
// Equation(s):
// \pcgood_B[14]~1_combout  = ( \Selector31~19_combout  & ( \isjump_D~0_combout  & ( (!\dobranch_A~0_combout  & ((\Add4~5_sumout ))) # (\dobranch_A~0_combout  & (\Add3~5_sumout )) ) ) ) # ( !\Selector31~19_combout  & ( \isjump_D~0_combout  & ( \Add4~5_sumout 
//  ) ) ) # ( \Selector31~19_combout  & ( !\isjump_D~0_combout  & ( (!\dobranch_A~0_combout  & ((\Add0~5_sumout ))) # (\dobranch_A~0_combout  & (\Add3~5_sumout )) ) ) ) # ( !\Selector31~19_combout  & ( !\isjump_D~0_combout  & ( \Add0~5_sumout  ) ) )

	.dataa(!\Add3~5_sumout ),
	.datab(!\Add4~5_sumout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Add0~5_sumout ),
	.datae(!\Selector31~19_combout ),
	.dataf(!\isjump_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[14]~1 .extended_lut = "off";
defparam \pcgood_B[14]~1 .lut_mask = 64'h00FF05F533333535;
defparam \pcgood_B[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \PC~95 (
// Equation(s):
// \PC~95_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (\pcgood_B[14]~1_combout )) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & (\pcgood_B[14]~1_combout )) # (\Equal1~17_combout  & ((\Add0~5_sumout 
// ))))))) ) ) # ( \flush_D~q  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[14]))) ) )

	.dataa(!\Equal1~6_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[14]),
	.datad(!\Add0~5_sumout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[14]~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~95 .extended_lut = "on";
defparam \PC~95 .lut_mask = 64'h0303030302130303;
defparam \PC~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N13
dffeas \PC[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N42
cyclonev_lcell_comb \aluin2_A[0]~6 (
// Equation(s):
// \aluin2_A[0]~6_combout  = ( \imem~73_combout  ) # ( !\imem~73_combout  & ( ((!\imem~52_combout ) # ((\PC[15]~DUPLICATE_q ) # (\PC[13]~DUPLICATE_q ))) # (\PC[14]~DUPLICATE_q ) ) )

	.dataa(!\PC[14]~DUPLICATE_q ),
	.datab(!\imem~52_combout ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!\PC[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[0]~6 .extended_lut = "off";
defparam \aluin2_A[0]~6 .lut_mask = 64'hDFFFDFFFFFFFFFFF;
defparam \aluin2_A[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N24
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( \imem~39_combout  & ( \imem~34_combout  ) ) # ( !\imem~39_combout  & ( ((!\imem~24_combout  & (!\imem~18_combout  & \aluin2_A[0]~6_combout ))) # (\imem~34_combout ) ) )

	.dataa(!\imem~24_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\imem~34_combout ),
	.datad(!\aluin2_A[0]~6_combout ),
	.datae(gnd),
	.dataf(!\imem~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h0F8F0F8F0F0F0F0F;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \Selector31~15 (
// Equation(s):
// \Selector31~15_combout  = ( \regs~2064_combout  & ( (\regs~2540_combout  & ((!\WideOr2~1_combout ) # (\aluin2_A[0]~6_combout ))) ) ) # ( !\regs~2064_combout  & ( (\aluin2_A[0]~6_combout  & (\WideOr2~1_combout  & \regs~2540_combout )) ) )

	.dataa(!\aluin2_A[0]~6_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(gnd),
	.datad(!\regs~2540_combout ),
	.datae(gnd),
	.dataf(!\regs~2064_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~15 .extended_lut = "off";
defparam \Selector31~15 .lut_mask = 64'h0011001100DD00DD;
defparam \Selector31~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N18
cyclonev_lcell_comb \Selector31~16 (
// Equation(s):
// \Selector31~16_combout  = ( \Selector31~15_combout  & ( \Add2~1_sumout  & ( (!\Selector36~1_combout  & (!\Selector37~0_combout  & ((\Add1~1_sumout ) # (\Selector35~0_combout )))) # (\Selector36~1_combout  & (!\Selector35~0_combout  $ (((!\Add1~1_sumout  & 
// \Selector37~0_combout ))))) ) ) ) # ( !\Selector31~15_combout  & ( \Add2~1_sumout  & ( (!\Selector35~0_combout  & (\Add1~1_sumout  & (!\Selector37~0_combout  $ (\Selector36~1_combout )))) # (\Selector35~0_combout  & ((!\Selector37~0_combout ) # 
// ((!\Add1~1_sumout  & \Selector36~1_combout )))) ) ) ) # ( \Selector31~15_combout  & ( !\Add2~1_sumout  & ( (!\Add1~1_sumout  & (\Selector36~1_combout  & (!\Selector35~0_combout  $ (\Selector37~0_combout )))) # (\Add1~1_sumout  & (!\Selector35~0_combout  & 
// ((!\Selector37~0_combout ) # (\Selector36~1_combout )))) ) ) ) # ( !\Selector31~15_combout  & ( !\Add2~1_sumout  & ( (!\Selector35~0_combout  & (\Add1~1_sumout  & (!\Selector37~0_combout  $ (\Selector36~1_combout )))) # (\Selector35~0_combout  & 
// (\Selector36~1_combout  & ((!\Add1~1_sumout ) # (!\Selector37~0_combout )))) ) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Selector37~0_combout ),
	.datad(!\Selector36~1_combout ),
	.datae(!\Selector31~15_combout ),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~16 .extended_lut = "off";
defparam \Selector31~16 .lut_mask = 64'h205620A6705670A6;
defparam \Selector31~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \Selector31~17 (
// Equation(s):
// \Selector31~17_combout  = ( \Selector36~1_combout  & ( !\Selector37~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector37~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~17 .extended_lut = "off";
defparam \Selector31~17 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector31~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \Selector31~18 (
// Equation(s):
// \Selector31~18_combout  = ( \regs~2540_combout  & ( \Selector31~17_combout  & ( !\Selector35~0_combout  ) ) ) # ( !\regs~2540_combout  & ( \Selector31~17_combout  & ( !\Selector35~0_combout  $ (((!\WideOr2~1_combout  & (!\regs~2064_combout )) # 
// (\WideOr2~1_combout  & ((!\aluin2_A[0]~6_combout ))))) ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\regs~2064_combout ),
	.datac(!\aluin2_A[0]~6_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\regs~2540_combout ),
	.dataf(!\Selector31~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~18 .extended_lut = "off";
defparam \Selector31~18 .lut_mask = 64'h0000000027D8FF00;
defparam \Selector31~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \regs~2268_combout  & ( \regs~2251_combout  & ( (!\aluin2_A[13]~0_combout  & ((!\regs~2285_combout  $ (!\regs~2302_combout )) # (\WideOr2~1_combout ))) # (\aluin2_A[13]~0_combout  & (((!\regs~2285_combout )))) ) ) ) # ( 
// !\regs~2268_combout  & ( \regs~2251_combout  & ( (!\aluin2_A[13]~0_combout ) # (!\regs~2285_combout ) ) ) ) # ( \regs~2268_combout  & ( !\regs~2251_combout  & ( (!\WideOr2~1_combout ) # ((\regs~2285_combout ) # (\aluin2_A[13]~0_combout )) ) ) ) # ( 
// !\regs~2268_combout  & ( !\regs~2251_combout  & ( (!\regs~2285_combout  $ (((!\regs~2302_combout ) # (\WideOr2~1_combout )))) # (\aluin2_A[13]~0_combout ) ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(!\regs~2285_combout ),
	.datad(!\regs~2302_combout ),
	.datae(!\regs~2268_combout ),
	.dataf(!\regs~2251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h3FB7BFBFFCFC7CF4;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( \regs~2217_combout  & ( \regs~2234_combout  & ( (!\aluin2_A[13]~0_combout  & (!\WideOr2~1_combout  & (!\regs~2200_combout  $ (\regs~2183_combout )))) # (\aluin2_A[13]~0_combout  & (((\regs~2183_combout )))) ) ) ) # ( 
// !\regs~2217_combout  & ( \regs~2234_combout  & ( (\WideOr2~1_combout  & (!\aluin2_A[13]~0_combout  & !\regs~2183_combout )) ) ) ) # ( \regs~2217_combout  & ( !\regs~2234_combout  & ( (\aluin2_A[13]~0_combout  & \regs~2183_combout ) ) ) ) # ( 
// !\regs~2217_combout  & ( !\regs~2234_combout  & ( (!\aluin2_A[13]~0_combout  & (!\regs~2183_combout  $ (((!\WideOr2~1_combout  & \regs~2200_combout ))))) ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(!\regs~2200_combout ),
	.datad(!\regs~2183_combout ),
	.datae(!\regs~2217_combout ),
	.dataf(!\regs~2234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'hC40800334400803B;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \regs~2132_combout  & ( \regs~2166_combout  & ( (!\regs~2149_combout  & (\WideOr2~1_combout  & (!\aluin2_A[13]~0_combout  & !\regs~2115_combout ))) # (\regs~2149_combout  & (\regs~2115_combout  & ((!\WideOr2~1_combout ) # 
// (\aluin2_A[13]~0_combout )))) ) ) ) # ( !\regs~2132_combout  & ( \regs~2166_combout  & ( (!\aluin2_A[13]~0_combout  & (!\regs~2115_combout  & (!\WideOr2~1_combout  $ (!\regs~2149_combout )))) # (\aluin2_A[13]~0_combout  & (((\regs~2149_combout  & 
// \regs~2115_combout )))) ) ) ) # ( \regs~2132_combout  & ( !\regs~2166_combout  & ( (!\aluin2_A[13]~0_combout  & (!\regs~2149_combout  & (!\WideOr2~1_combout  $ (!\regs~2115_combout )))) # (\aluin2_A[13]~0_combout  & (((\regs~2149_combout  & 
// \regs~2115_combout )))) ) ) ) # ( !\regs~2132_combout  & ( !\regs~2166_combout  & ( (!\aluin2_A[13]~0_combout  & (!\regs~2149_combout  & !\regs~2115_combout )) # (\aluin2_A[13]~0_combout  & (\regs~2149_combout  & \regs~2115_combout )) ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(!\regs~2149_combout ),
	.datad(!\regs~2115_combout ),
	.datae(!\regs~2132_combout ),
	.dataf(!\regs~2166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'hC00340834803400B;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \LessThan1~1_combout  & ( \LessThan1~0_combout  & ( (!\LessThan1~2_combout  & (!\regs~2081_combout  $ (\aluin2_A[22]~1_combout ))) ) ) )

	.dataa(!\regs~2081_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[22]~1_combout ),
	.datad(!\LessThan1~2_combout ),
	.datae(!\LessThan1~1_combout ),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h000000000000A500;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \WideOr2~1_combout  & ( \regs~2404_combout  & ( (!\aluin2_A[13]~0_combout  & ((\regs~2421_combout ) # (\regs~2387_combout ))) ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2404_combout  & ( (!\regs~2438_combout  & 
// (!\aluin2_A[13]~0_combout  & \regs~2421_combout )) ) ) ) # ( \WideOr2~1_combout  & ( !\regs~2404_combout  & ( (!\aluin2_A[13]~0_combout  & ((\regs~2421_combout ) # (\regs~2387_combout ))) ) ) ) # ( !\WideOr2~1_combout  & ( !\regs~2404_combout  & ( 
// (!\aluin2_A[13]~0_combout  & ((!\regs~2438_combout  & ((\regs~2421_combout ) # (\regs~2387_combout ))) # (\regs~2438_combout  & (\regs~2387_combout  & \regs~2421_combout )))) ) ) )

	.dataa(!\regs~2438_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(!\regs~2387_combout ),
	.datad(!\regs~2421_combout ),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2404_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h088C0CCC00880CCC;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \LessThan1~3_combout  & ( \aluin2_A[20]~2_combout  & ( (!\aluin2_A[21]~3_combout  & ((\regs~2353_combout ) # (\regs~2319_combout ))) # (\aluin2_A[21]~3_combout  & (\regs~2319_combout  & \regs~2353_combout )) ) ) ) # ( 
// !\LessThan1~3_combout  & ( \aluin2_A[20]~2_combout  & ( (!\aluin2_A[21]~3_combout  & \regs~2353_combout ) ) ) ) # ( \LessThan1~3_combout  & ( !\aluin2_A[20]~2_combout  & ( (!\aluin2_A[21]~3_combout ) # (\regs~2353_combout ) ) ) ) # ( !\LessThan1~3_combout 
//  & ( !\aluin2_A[20]~2_combout  & ( (!\aluin2_A[21]~3_combout  & ((\regs~2353_combout ) # (\regs~2319_combout ))) # (\aluin2_A[21]~3_combout  & (\regs~2319_combout  & \regs~2353_combout )) ) ) )

	.dataa(!\aluin2_A[21]~3_combout ),
	.datab(gnd),
	.datac(!\regs~2319_combout ),
	.datad(!\regs~2353_combout ),
	.datae(!\LessThan1~3_combout ),
	.dataf(!\aluin2_A[20]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h0AAFAAFF00AA0AAF;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N36
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( \regs~3118_combout  & ( \aluin2_A[29]~20_combout  & ( (\regs~3050_combout  & (\aluin2_A[31]~22_combout  & (!\aluin2_A[30]~21_combout  $ (\regs~3084_combout )))) ) ) ) # ( !\regs~3118_combout  & ( \aluin2_A[29]~20_combout  & ( 
// (\regs~3050_combout  & (!\aluin2_A[31]~22_combout  & (!\aluin2_A[30]~21_combout  $ (\regs~3084_combout )))) ) ) ) # ( \regs~3118_combout  & ( !\aluin2_A[29]~20_combout  & ( (!\regs~3050_combout  & (\aluin2_A[31]~22_combout  & (!\aluin2_A[30]~21_combout  $ 
// (\regs~3084_combout )))) ) ) ) # ( !\regs~3118_combout  & ( !\aluin2_A[29]~20_combout  & ( (!\regs~3050_combout  & (!\aluin2_A[31]~22_combout  & (!\aluin2_A[30]~21_combout  $ (\regs~3084_combout )))) ) ) )

	.dataa(!\regs~3050_combout ),
	.datab(!\aluin2_A[30]~21_combout ),
	.datac(!\aluin2_A[31]~22_combout ),
	.datad(!\regs~3084_combout ),
	.datae(!\regs~3118_combout ),
	.dataf(!\aluin2_A[29]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h8020080240100401;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N45
cyclonev_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = ( \regs~3050_combout  & ( \WideOr2~1_combout  & ( !\aluin2_A[13]~0_combout  ) ) ) # ( \regs~3050_combout  & ( !\WideOr2~1_combout  & ( (!\aluin2_A[13]~0_combout  & !\regs~3067_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(!\regs~3067_combout ),
	.datae(!\regs~3050_combout ),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~17 .extended_lut = "off";
defparam \LessThan1~17 .lut_mask = 64'h0000F0000000F0F0;
defparam \LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N48
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( !\Selector36~1_combout  & ( \Decoder1~1_combout  & ( (\Selector37~0_combout  & (((\imem~69_combout ) # (\PC[15]~DUPLICATE_q )) # (\imem~18_combout ))) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\imem~69_combout ),
	.datad(!\Selector37~0_combout ),
	.datae(!\Selector36~1_combout ),
	.dataf(!\Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h00000000007F0000;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N24
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( \regs~3118_combout  & ( \aluin2_A[30]~21_combout  & ( (\Selector31~0_combout  & ((!\aluin2_A[31]~22_combout ) # ((!\LessThan1~17_combout ) # (!\regs~3084_combout )))) ) ) ) # ( !\regs~3118_combout  & ( \aluin2_A[30]~21_combout  
// & ( (!\aluin2_A[31]~22_combout  & (\Selector31~0_combout  & ((!\LessThan1~17_combout ) # (!\regs~3084_combout )))) ) ) ) # ( \regs~3118_combout  & ( !\aluin2_A[30]~21_combout  & ( (\Selector31~0_combout  & ((!\aluin2_A[31]~22_combout ) # 
// ((!\LessThan1~17_combout  & !\regs~3084_combout )))) ) ) ) # ( !\regs~3118_combout  & ( !\aluin2_A[30]~21_combout  & ( (!\aluin2_A[31]~22_combout  & (!\LessThan1~17_combout  & (\Selector31~0_combout  & !\regs~3084_combout ))) ) ) )

	.dataa(!\aluin2_A[31]~22_combout ),
	.datab(!\LessThan1~17_combout ),
	.datac(!\Selector31~0_combout ),
	.datad(!\regs~3084_combout ),
	.datae(!\regs~3118_combout ),
	.dataf(!\aluin2_A[30]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h08000E0A0A080F0E;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N3
cyclonev_lcell_comb \aluout_A~1 (
// Equation(s):
// \aluout_A~1_combout  = ( \regs~2608_combout  & ( !\regs~2625_combout  $ (((\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & !\imem~87_combout )))) ) ) # ( !\regs~2608_combout  & ( !\regs~2625_combout  $ (((!\WideOr2~1_combout ) # ((!\PC[15]~DUPLICATE_q  & 
// !\imem~87_combout )))) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2625_combout ),
	.datad(!\imem~87_combout ),
	.datae(gnd),
	.dataf(!\regs~2608_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~1 .extended_lut = "off";
defparam \aluout_A~1 .lut_mask = 64'h1E5A1E5AB4F0B4F0;
defparam \aluout_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N0
cyclonev_lcell_comb \aluout_A~5 (
// Equation(s):
// \aluout_A~5_combout  = ( \regs~2744_combout  & ( \regs~2761_combout  & ( (!\imem~110_combout  & (!\PC[15]~DUPLICATE_q  & \WideOr2~1_combout )) ) ) ) # ( !\regs~2744_combout  & ( \regs~2761_combout  & ( ((!\WideOr2~1_combout ) # (\PC[15]~DUPLICATE_q )) # 
// (\imem~110_combout ) ) ) ) # ( \regs~2744_combout  & ( !\regs~2761_combout  & ( (!\WideOr2~1_combout ) # ((!\imem~110_combout  & !\PC[15]~DUPLICATE_q )) ) ) ) # ( !\regs~2744_combout  & ( !\regs~2761_combout  & ( (\WideOr2~1_combout  & 
// ((\PC[15]~DUPLICATE_q ) # (\imem~110_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\imem~110_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\WideOr2~1_combout ),
	.datae(!\regs~2744_combout ),
	.dataf(!\regs~2761_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~5 .extended_lut = "off";
defparam \aluout_A~5 .lut_mask = 64'h003FFFC0FF3F00C0;
defparam \aluout_A~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N0
cyclonev_lcell_comb \aluout_A~4 (
// Equation(s):
// \aluout_A~4_combout  = ( \regs~2727_combout  & ( (!\WideOr2~1_combout  & (((!\regs~2710_combout )))) # (\WideOr2~1_combout  & (((!\imem~104_combout )) # (\PC[15]~DUPLICATE_q ))) ) ) # ( !\regs~2727_combout  & ( (!\WideOr2~1_combout  & 
// (((\regs~2710_combout )))) # (\WideOr2~1_combout  & (!\PC[15]~DUPLICATE_q  & ((\imem~104_combout )))) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2710_combout ),
	.datad(!\imem~104_combout ),
	.datae(gnd),
	.dataf(!\regs~2727_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~4 .extended_lut = "off";
defparam \aluout_A~4 .lut_mask = 64'h0A4E0A4EF5B1F5B1;
defparam \aluout_A~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N15
cyclonev_lcell_comb \aluout_A~3 (
// Equation(s):
// \aluout_A~3_combout  = ( \regs~2676_combout  & ( \WideOr2~1_combout  & ( !\regs~2693_combout  $ (((!\PC[15]~DUPLICATE_q  & !\imem~98_combout ))) ) ) ) # ( !\regs~2676_combout  & ( \WideOr2~1_combout  & ( !\regs~2693_combout  $ (((!\PC[15]~DUPLICATE_q  & 
// !\imem~98_combout ))) ) ) ) # ( \regs~2676_combout  & ( !\WideOr2~1_combout  & ( !\regs~2693_combout  ) ) ) # ( !\regs~2676_combout  & ( !\WideOr2~1_combout  & ( \regs~2693_combout  ) ) )

	.dataa(!\PC[15]~DUPLICATE_q ),
	.datab(!\imem~98_combout ),
	.datac(!\regs~2693_combout ),
	.datad(gnd),
	.datae(!\regs~2676_combout ),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~3 .extended_lut = "off";
defparam \aluout_A~3 .lut_mask = 64'h0F0FF0F078787878;
defparam \aluout_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \aluout_A~2 (
// Equation(s):
// \aluout_A~2_combout  = ( \WideOr2~1_combout  & ( !\regs~2659_combout  $ (((!\imem~93_combout ) # (\PC[15]~DUPLICATE_q ))) ) ) # ( !\WideOr2~1_combout  & ( !\regs~2642_combout  $ (!\regs~2659_combout ) ) )

	.dataa(!\imem~93_combout ),
	.datab(!\PC[15]~DUPLICATE_q ),
	.datac(!\regs~2642_combout ),
	.datad(!\regs~2659_combout ),
	.datae(gnd),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~2 .extended_lut = "off";
defparam \aluout_A~2 .lut_mask = 64'h0FF00FF044BB44BB;
defparam \aluout_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N6
cyclonev_lcell_comb \aluout_A~0 (
// Equation(s):
// \aluout_A~0_combout  = ( \WideOr2~1_combout  & ( \regs~2591_combout  & ( (!\imem~83_combout ) # (\PC[15]~DUPLICATE_q ) ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2591_combout  & ( !\regs~2574_combout  ) ) ) # ( \WideOr2~1_combout  & ( !\regs~2591_combout  & 
// ( (\imem~83_combout  & !\PC[15]~DUPLICATE_q ) ) ) ) # ( !\WideOr2~1_combout  & ( !\regs~2591_combout  & ( \regs~2574_combout  ) ) )

	.dataa(!\imem~83_combout ),
	.datab(gnd),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2574_combout ),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2591_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~0 .extended_lut = "off";
defparam \aluout_A~0 .lut_mask = 64'h00FF5050FF00AFAF;
defparam \aluout_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N6
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !\aluout_A~2_combout  & ( !\aluout_A~0_combout  & ( (!\aluout_A~1_combout  & (!\aluout_A~5_combout  & (!\aluout_A~4_combout  & !\aluout_A~3_combout ))) ) ) )

	.dataa(!\aluout_A~1_combout ),
	.datab(!\aluout_A~5_combout ),
	.datac(!\aluout_A~4_combout ),
	.datad(!\aluout_A~3_combout ),
	.datae(!\aluout_A~2_combout ),
	.dataf(!\aluout_A~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N27
cyclonev_lcell_comb \aluout_A~8 (
// Equation(s):
// \aluout_A~8_combout  = ( \regs~3016_combout  & ( \regs~3033_combout  & ( (\WideOr2~1_combout  & !\aluin2_A[13]~0_combout ) ) ) ) # ( !\regs~3016_combout  & ( \regs~3033_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) ) # ( 
// \regs~3016_combout  & ( !\regs~3033_combout  & ( !\aluin2_A[13]~0_combout  ) ) ) # ( !\regs~3016_combout  & ( !\regs~3033_combout  & ( \aluin2_A[13]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\regs~3016_combout ),
	.dataf(!\regs~3033_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~8 .extended_lut = "off";
defparam \aluout_A~8 .lut_mask = 64'h00FFFF00F0FF0F00;
defparam \aluout_A~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N48
cyclonev_lcell_comb \aluout_A~7 (
// Equation(s):
// \aluout_A~7_combout  = ( \WideOr2~1_combout  & ( \regs~2948_combout  & ( (!\imem~117_combout  & !\PC[15]~DUPLICATE_q ) ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2948_combout  & ( !\regs~2965_combout  ) ) ) # ( \WideOr2~1_combout  & ( !\regs~2948_combout  & 
// ( (\PC[15]~DUPLICATE_q ) # (\imem~117_combout ) ) ) ) # ( !\WideOr2~1_combout  & ( !\regs~2948_combout  & ( \regs~2965_combout  ) ) )

	.dataa(gnd),
	.datab(!\imem~117_combout ),
	.datac(!\PC[15]~DUPLICATE_q ),
	.datad(!\regs~2965_combout ),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2948_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~7 .extended_lut = "off";
defparam \aluout_A~7 .lut_mask = 64'h00FF3F3FFF00C0C0;
defparam \aluout_A~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N3
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( !\aluout_A~7_combout  & ( \aluin2_A[10]~10_combout  & ( (\regs~2914_combout  & (!\aluout_A~8_combout  & (!\regs~2982_combout  $ (\aluin2_A[12]~11_combout )))) ) ) ) # ( !\aluout_A~7_combout  & ( !\aluin2_A[10]~10_combout  & ( 
// (!\regs~2914_combout  & (!\aluout_A~8_combout  & (!\regs~2982_combout  $ (\aluin2_A[12]~11_combout )))) ) ) )

	.dataa(!\regs~2982_combout ),
	.datab(!\aluin2_A[12]~11_combout ),
	.datac(!\regs~2914_combout ),
	.datad(!\aluout_A~8_combout ),
	.datae(!\aluout_A~7_combout ),
	.dataf(!\aluin2_A[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h9000000009000000;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \aluout_A~6 (
// Equation(s):
// \aluout_A~6_combout  = ( \regs~2812_combout  & ( (!\aluin2_A[13]~0_combout  & ((!\regs~2829_combout ) # (\WideOr2~1_combout ))) ) ) # ( !\regs~2812_combout  & ( ((!\WideOr2~1_combout  & \regs~2829_combout )) # (\aluin2_A[13]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\WideOr2~1_combout ),
	.datac(!\aluin2_A[13]~0_combout ),
	.datad(!\regs~2829_combout ),
	.datae(gnd),
	.dataf(!\regs~2812_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~6 .extended_lut = "off";
defparam \aluout_A~6 .lut_mask = 64'h0FCF0FCFF030F030;
defparam \aluout_A~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N51
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( \regs~2863_combout  & ( \regs~2846_combout  & ( (!\aluin2_A[13]~0_combout  & (!\WideOr2~1_combout  & (!\regs~2897_combout  $ (\regs~2880_combout )))) # (\aluin2_A[13]~0_combout  & (((\regs~2880_combout )))) ) ) ) # ( 
// !\regs~2863_combout  & ( \regs~2846_combout  & ( (\regs~2880_combout  & \aluin2_A[13]~0_combout ) ) ) ) # ( \regs~2863_combout  & ( !\regs~2846_combout  & ( (\WideOr2~1_combout  & (!\regs~2880_combout  & !\aluin2_A[13]~0_combout )) ) ) ) # ( 
// !\regs~2863_combout  & ( !\regs~2846_combout  & ( (!\aluin2_A[13]~0_combout  & (!\regs~2880_combout  $ (((\regs~2897_combout  & !\WideOr2~1_combout ))))) ) ) )

	.dataa(!\regs~2897_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2880_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\regs~2863_combout ),
	.dataf(!\regs~2846_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'hB4003000000F840F;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \aluin2_A[13]~0_combout  & ( \regs~2319_combout  & ( \regs~2353_combout  ) ) ) # ( !\aluin2_A[13]~0_combout  & ( \regs~2319_combout  & ( (\regs~2336_combout  & (!\WideOr2~1_combout  & (!\regs~2370_combout  $ (\regs~2353_combout 
// )))) ) ) ) # ( !\aluin2_A[13]~0_combout  & ( !\regs~2319_combout  & ( (!\WideOr2~1_combout  & (!\regs~2336_combout  & (!\regs~2370_combout  $ (\regs~2353_combout )))) # (\WideOr2~1_combout  & (((!\regs~2353_combout )))) ) ) )

	.dataa(!\regs~2370_combout ),
	.datab(!\regs~2353_combout ),
	.datac(!\regs~2336_combout ),
	.datad(!\WideOr2~1_combout ),
	.datae(!\aluin2_A[13]~0_combout ),
	.dataf(!\regs~2319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h90CC000009003333;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( \WideOr2~1_combout  & ( \regs~2387_combout  & ( (\aluin2_A[13]~0_combout  & \regs~2421_combout ) ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2387_combout  & ( (!\aluin2_A[13]~0_combout  & (\regs~2404_combout  & (!\regs~2438_combout  
// $ (\regs~2421_combout )))) # (\aluin2_A[13]~0_combout  & (((\regs~2421_combout )))) ) ) ) # ( \WideOr2~1_combout  & ( !\regs~2387_combout  & ( (!\aluin2_A[13]~0_combout  & !\regs~2421_combout ) ) ) ) # ( !\WideOr2~1_combout  & ( !\regs~2387_combout  & ( 
// (!\regs~2404_combout  & (!\aluin2_A[13]~0_combout  & (!\regs~2438_combout  $ (\regs~2421_combout )))) ) ) )

	.dataa(!\regs~2404_combout ),
	.datab(!\aluin2_A[13]~0_combout ),
	.datac(!\regs~2438_combout ),
	.datad(!\regs~2421_combout ),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2387_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h8008CC0040370033;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \LessThan0~0_combout  & ( \LessThan0~1_combout  & ( (!\aluout_A~6_combout  & (\LessThan0~2_combout  & (!\regs~2778_combout  $ (\aluin2_A[14]~9_combout )))) ) ) )

	.dataa(!\regs~2778_combout ),
	.datab(!\aluout_A~6_combout ),
	.datac(!\LessThan0~2_combout ),
	.datad(!\aluin2_A[14]~9_combout ),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000000804;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N45
cyclonev_lcell_comb \aluout_A~9 (
// Equation(s):
// \aluout_A~9_combout  = ( \regs~2489_combout  & ( \WideOr2~1_combout  & ( !\Selector36~0_combout  $ (!\regs~2472_combout ) ) ) ) # ( !\regs~2489_combout  & ( \WideOr2~1_combout  & ( !\Selector36~0_combout  $ (!\regs~2472_combout ) ) ) ) # ( 
// \regs~2489_combout  & ( !\WideOr2~1_combout  & ( !\regs~2472_combout  ) ) ) # ( !\regs~2489_combout  & ( !\WideOr2~1_combout  & ( \regs~2472_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector36~0_combout ),
	.datad(!\regs~2472_combout ),
	.datae(!\regs~2489_combout ),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~9 .extended_lut = "off";
defparam \aluout_A~9 .lut_mask = 64'h00FFFF000FF00FF0;
defparam \aluout_A~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( \WideOr2~1_combout  & ( \regs~2540_combout  & ( !\aluin2_A[0]~6_combout  ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2540_combout  & ( !\regs~2064_combout  ) ) ) # ( \WideOr2~1_combout  & ( !\regs~2540_combout  & ( 
// \aluin2_A[0]~6_combout  ) ) ) # ( !\WideOr2~1_combout  & ( !\regs~2540_combout  & ( \regs~2064_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[0]~6_combout ),
	.datad(!\regs~2064_combout ),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2540_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'h00FF0F0FFF00F0F0;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = ( \aluin2_A[1]~8_combout  & ( \aluin2_A[3]~5_combout  & ( (\regs~2523_combout  & (!\aluout_A~9_combout  & (!\Equal0~6_combout  & \regs~2455_combout ))) ) ) ) # ( !\aluin2_A[1]~8_combout  & ( \aluin2_A[3]~5_combout  & ( 
// (!\regs~2523_combout  & (!\aluout_A~9_combout  & (!\Equal0~6_combout  & \regs~2455_combout ))) ) ) ) # ( \aluin2_A[1]~8_combout  & ( !\aluin2_A[3]~5_combout  & ( (\regs~2523_combout  & (!\aluout_A~9_combout  & (!\Equal0~6_combout  & !\regs~2455_combout 
// ))) ) ) ) # ( !\aluin2_A[1]~8_combout  & ( !\aluin2_A[3]~5_combout  & ( (!\regs~2523_combout  & (!\aluout_A~9_combout  & (!\Equal0~6_combout  & !\regs~2455_combout ))) ) ) )

	.dataa(!\regs~2523_combout ),
	.datab(!\aluout_A~9_combout ),
	.datac(!\Equal0~6_combout ),
	.datad(!\regs~2455_combout ),
	.datae(!\aluin2_A[1]~8_combout ),
	.dataf(!\aluin2_A[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~7 .extended_lut = "off";
defparam \Equal0~7 .lut_mask = 64'h8000400000800040;
defparam \Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = ( \Equal0~0_combout  & ( \Equal0~7_combout  & ( (\Equal0~1_combout  & (\Equal0~3_combout  & (\Equal0~2_combout  & \Equal0~5_combout ))) ) ) )

	.dataa(!\Equal0~1_combout ),
	.datab(!\Equal0~3_combout ),
	.datac(!\Equal0~2_combout ),
	.datad(!\Equal0~5_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~8 .extended_lut = "off";
defparam \Equal0~8 .lut_mask = 64'h0000000000000001;
defparam \Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( \Selector31~1_combout  & ( \Equal0~8_combout  & ( (!\Equal0~5_combout ) # ((\Selector35~0_combout  & (!\Selector36~1_combout  & !\Selector37~0_combout ))) ) ) ) # ( !\Selector31~1_combout  & ( \Equal0~8_combout  & ( 
// (\Selector35~0_combout  & (!\Selector36~1_combout  & !\Selector37~0_combout )) ) ) ) # ( \Selector31~1_combout  & ( !\Equal0~8_combout  & ( !\Equal0~5_combout  ) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(!\Equal0~5_combout ),
	.datae(!\Selector31~1_combout ),
	.dataf(!\Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h0000FF004040FF40;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N42
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \regs~2744_combout  & ( \aluin2_A[8]~12_combout  & ( !\aluin2_A[9]~13_combout  ) ) ) # ( \regs~2744_combout  & ( !\aluin2_A[8]~12_combout  & ( (!\aluin2_A[9]~13_combout ) # (\regs~2591_combout ) ) ) ) # ( !\regs~2744_combout  & ( 
// !\aluin2_A[8]~12_combout  & ( (\regs~2591_combout  & !\aluin2_A[9]~13_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~2591_combout ),
	.datad(!\aluin2_A[9]~13_combout ),
	.datae(!\regs~2744_combout ),
	.dataf(!\aluin2_A[8]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h0F00FF0F0000FF00;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \aluin2_A[0]~7 (
// Equation(s):
// \aluin2_A[0]~7_combout  = ( \WideOr2~1_combout  & ( \aluin2_A[0]~6_combout  ) ) # ( !\WideOr2~1_combout  & ( \regs~2064_combout  ) )

	.dataa(!\aluin2_A[0]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regs~2064_combout ),
	.datae(gnd),
	.dataf(!\WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[0]~7 .extended_lut = "off";
defparam \aluin2_A[0]~7 .lut_mask = 64'h00FF00FF55555555;
defparam \aluin2_A[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( \regs~2523_combout  & ( \aluin2_A[0]~7_combout  & ( !\aluin2_A[1]~8_combout  ) ) ) # ( \regs~2523_combout  & ( !\aluin2_A[0]~7_combout  & ( (!\aluin2_A[1]~8_combout ) # (\regs~2540_combout ) ) ) ) # ( !\regs~2523_combout  & ( 
// !\aluin2_A[0]~7_combout  & ( (!\aluin2_A[1]~8_combout  & \regs~2540_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[1]~8_combout ),
	.datad(!\regs~2540_combout ),
	.datae(!\regs~2523_combout ),
	.dataf(!\aluin2_A[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h00F0F0FF0000F0F0;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N42
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \LessThan1~5_combout  & ( \Equal0~1_combout  & ( (!\aluin2_A[3]~5_combout  & (((!\aluin2_A[2]~4_combout ) # (\regs~2455_combout )) # (\regs~2472_combout ))) # (\aluin2_A[3]~5_combout  & (\regs~2455_combout  & 
// ((!\aluin2_A[2]~4_combout ) # (\regs~2472_combout )))) ) ) ) # ( !\LessThan1~5_combout  & ( \Equal0~1_combout  & ( (!\aluin2_A[3]~5_combout  & (((\regs~2472_combout  & !\aluin2_A[2]~4_combout )) # (\regs~2455_combout ))) # (\aluin2_A[3]~5_combout  & 
// (\regs~2472_combout  & (!\aluin2_A[2]~4_combout  & \regs~2455_combout ))) ) ) )

	.dataa(!\aluin2_A[3]~5_combout ),
	.datab(!\regs~2472_combout ),
	.datac(!\aluin2_A[2]~4_combout ),
	.datad(!\regs~2455_combout ),
	.datae(!\LessThan1~5_combout ),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h0000000020BAA2FB;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N21
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( !\aluout_A~0_combout  & ( !\aluout_A~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluout_A~5_combout ),
	.datae(gnd),
	.dataf(!\aluout_A~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'hFF00FF0000000000;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N45
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( !\aluin2_A[4]~16_combout  & ( \aluin2_A[5]~17_combout  & ( (\regs~2693_combout  & \regs~2659_combout ) ) ) ) # ( \aluin2_A[4]~16_combout  & ( !\aluin2_A[5]~17_combout  & ( \regs~2693_combout  ) ) ) # ( !\aluin2_A[4]~16_combout  & 
// ( !\aluin2_A[5]~17_combout  & ( (\regs~2659_combout ) # (\regs~2693_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~2693_combout ),
	.datad(!\regs~2659_combout ),
	.datae(!\aluin2_A[4]~16_combout ),
	.dataf(!\aluin2_A[5]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h0FFF0F0F000F0000;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N54
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( \LessThan1~8_combout  & ( \LessThan1~9_combout  & ( (!\regs~2625_combout  & (!\aluin2_A[7]~14_combout  & ((!\aluin2_A[6]~15_combout ) # (\regs~2727_combout )))) # (\regs~2625_combout  & (((!\aluin2_A[7]~14_combout ) # 
// (!\aluin2_A[6]~15_combout )) # (\regs~2727_combout ))) ) ) ) # ( \LessThan1~8_combout  & ( !\LessThan1~9_combout  & ( (!\regs~2625_combout  & (\regs~2727_combout  & (!\aluin2_A[7]~14_combout  & !\aluin2_A[6]~15_combout ))) # (\regs~2625_combout  & 
// ((!\aluin2_A[7]~14_combout ) # ((\regs~2727_combout  & !\aluin2_A[6]~15_combout )))) ) ) )

	.dataa(!\regs~2727_combout ),
	.datab(!\regs~2625_combout ),
	.datac(!\aluin2_A[7]~14_combout ),
	.datad(!\aluin2_A[6]~15_combout ),
	.datae(!\LessThan1~8_combout ),
	.dataf(!\LessThan1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h000071300000F371;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N54
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( \aluin2_A[10]~10_combout  & ( \regs~2948_combout  & ( !\aluin2_A[11]~19_combout  ) ) ) # ( !\aluin2_A[10]~10_combout  & ( \regs~2948_combout  & ( (!\aluin2_A[11]~19_combout ) # (\regs~2914_combout ) ) ) ) # ( 
// !\aluin2_A[10]~10_combout  & ( !\regs~2948_combout  & ( (\regs~2914_combout  & !\aluin2_A[11]~19_combout ) ) ) )

	.dataa(!\regs~2914_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[11]~19_combout ),
	.datad(gnd),
	.datae(!\aluin2_A[10]~10_combout ),
	.dataf(!\regs~2948_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h50500000F5F5F0F0;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N30
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( \regs~3016_combout  & ( \Equal0~2_combout  & ( (!\aluin2_A[13]~18_combout ) # ((!\regs~2982_combout  & (\LessThan1~14_combout  & !\aluin2_A[12]~11_combout )) # (\regs~2982_combout  & ((!\aluin2_A[12]~11_combout ) # 
// (\LessThan1~14_combout )))) ) ) ) # ( !\regs~3016_combout  & ( \Equal0~2_combout  & ( (!\aluin2_A[13]~18_combout  & ((!\regs~2982_combout  & (\LessThan1~14_combout  & !\aluin2_A[12]~11_combout )) # (\regs~2982_combout  & ((!\aluin2_A[12]~11_combout ) # 
// (\LessThan1~14_combout ))))) ) ) )

	.dataa(!\regs~2982_combout ),
	.datab(!\LessThan1~14_combout ),
	.datac(!\aluin2_A[12]~11_combout ),
	.datad(!\aluin2_A[13]~18_combout ),
	.datae(!\regs~3016_combout ),
	.dataf(!\Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h000000007100FF71;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N6
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( \regs~2795_combout  & ( \regs~2778_combout  & ( (!\aluin2_A[13]~0_combout  & (((\regs~2812_combout  & !\regs~2829_combout )) # (\WideOr2~1_combout ))) ) ) ) # ( !\regs~2795_combout  & ( \regs~2778_combout  & ( 
// (!\aluin2_A[13]~0_combout  & (((!\regs~2829_combout ) # (\WideOr2~1_combout )) # (\regs~2812_combout ))) ) ) ) # ( \regs~2795_combout  & ( !\regs~2778_combout  & ( (\regs~2812_combout  & (!\aluin2_A[13]~0_combout  & ((!\regs~2829_combout ) # 
// (\WideOr2~1_combout )))) ) ) ) # ( !\regs~2795_combout  & ( !\regs~2778_combout  & ( (\regs~2812_combout  & (!\aluin2_A[13]~0_combout  & ((!\regs~2829_combout ) # (\WideOr2~1_combout )))) ) ) )

	.dataa(!\regs~2812_combout ),
	.datab(!\regs~2829_combout ),
	.datac(!\WideOr2~1_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\regs~2795_combout ),
	.dataf(!\regs~2778_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h45004500DF004F00;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( \regs~2880_combout  & ( \regs~2863_combout  & ( (!\aluin2_A[13]~0_combout  & ((!\regs~2897_combout ) # (\WideOr2~1_combout ))) ) ) ) # ( !\regs~2880_combout  & ( \regs~2863_combout  & ( (\WideOr2~1_combout  & (\regs~2846_combout 
//  & !\aluin2_A[13]~0_combout )) ) ) ) # ( \regs~2880_combout  & ( !\regs~2863_combout  & ( (!\aluin2_A[13]~0_combout  & ((!\regs~2897_combout ) # ((\regs~2846_combout ) # (\WideOr2~1_combout )))) ) ) ) # ( !\regs~2880_combout  & ( !\regs~2863_combout  & ( 
// (\regs~2846_combout  & (!\aluin2_A[13]~0_combout  & ((!\regs~2897_combout ) # (\WideOr2~1_combout )))) ) ) )

	.dataa(!\regs~2897_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2846_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\regs~2880_combout ),
	.dataf(!\regs~2863_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h0B00BF000300BB00;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N39
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( \LessThan1~11_combout  & ( \LessThan0~2_combout  & ( (\LessThan0~0_combout  & \LessThan0~1_combout ) ) ) ) # ( !\LessThan1~11_combout  & ( \LessThan0~2_combout  & ( (\LessThan1~12_combout  & (\LessThan0~0_combout  & 
// \LessThan0~1_combout )) ) ) ) # ( \LessThan1~11_combout  & ( !\LessThan0~2_combout  & ( (\LessThan0~0_combout  & \LessThan0~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\LessThan1~12_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\LessThan1~11_combout ),
	.dataf(!\LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h0000000F0003000F;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N15
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( \Equal0~3_combout  & ( \Equal0~2_combout  ) )

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h0000000055555555;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N36
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( \LessThan1~13_combout  & ( \Equal0~4_combout  ) ) # ( !\LessThan1~13_combout  & ( \Equal0~4_combout  & ( (((\LessThan1~15_combout ) # (\LessThan1~10_combout )) # (\LessThan1~6_combout )) # (\LessThan1~7_combout ) ) ) ) # ( 
// \LessThan1~13_combout  & ( !\Equal0~4_combout  ) ) # ( !\LessThan1~13_combout  & ( !\Equal0~4_combout  & ( \LessThan1~15_combout  ) ) )

	.dataa(!\LessThan1~7_combout ),
	.datab(!\LessThan1~6_combout ),
	.datac(!\LessThan1~10_combout ),
	.datad(!\LessThan1~15_combout ),
	.datae(!\LessThan1~13_combout ),
	.dataf(!\Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'h00FFFFFF7FFFFFFF;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N42
cyclonev_lcell_comb \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = ( \regs~2132_combout  & ( \regs~2115_combout  & ( (!\aluin2_A[13]~0_combout  & (((!\regs~2166_combout  & \regs~2149_combout )) # (\WideOr2~1_combout ))) ) ) ) # ( !\regs~2132_combout  & ( \regs~2115_combout  & ( 
// (!\aluin2_A[13]~0_combout  & ((!\regs~2166_combout ) # ((\WideOr2~1_combout ) # (\regs~2149_combout )))) ) ) ) # ( \regs~2132_combout  & ( !\regs~2115_combout  & ( (!\aluin2_A[13]~0_combout  & (\regs~2149_combout  & ((!\regs~2166_combout ) # 
// (\WideOr2~1_combout )))) ) ) ) # ( !\regs~2132_combout  & ( !\regs~2115_combout  & ( (!\aluin2_A[13]~0_combout  & (\regs~2149_combout  & ((!\regs~2166_combout ) # (\WideOr2~1_combout )))) ) ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(!\regs~2166_combout ),
	.datac(!\regs~2149_combout ),
	.datad(!\WideOr2~1_combout ),
	.datae(!\regs~2132_combout ),
	.dataf(!\regs~2115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~19 .extended_lut = "off";
defparam \LessThan1~19 .lut_mask = 64'h080A080A8AAA08AA;
defparam \LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N27
cyclonev_lcell_comb \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = ( \LessThan1~1_combout  & ( \LessThan1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LessThan1~1_combout ),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~18 .extended_lut = "off";
defparam \LessThan1~18 .lut_mask = 64'h000000000000FFFF;
defparam \LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( \aluin2_A[24]~26_combout  & ( \aluin2_A[22]~1_combout  & ( (\regs~2285_combout  & (!\aluin2_A[23]~25_combout  & \regs~2251_combout )) ) ) ) # ( !\aluin2_A[24]~26_combout  & ( \aluin2_A[22]~1_combout  & ( 
// ((!\aluin2_A[23]~25_combout  & \regs~2251_combout )) # (\regs~2285_combout ) ) ) ) # ( \aluin2_A[24]~26_combout  & ( !\aluin2_A[22]~1_combout  & ( (\regs~2285_combout  & ((!\aluin2_A[23]~25_combout  & ((\regs~2081_combout ) # (\regs~2251_combout ))) # 
// (\aluin2_A[23]~25_combout  & (\regs~2251_combout  & \regs~2081_combout )))) ) ) ) # ( !\aluin2_A[24]~26_combout  & ( !\aluin2_A[22]~1_combout  & ( ((!\aluin2_A[23]~25_combout  & ((\regs~2081_combout ) # (\regs~2251_combout ))) # (\aluin2_A[23]~25_combout  
// & (\regs~2251_combout  & \regs~2081_combout ))) # (\regs~2285_combout ) ) ) )

	.dataa(!\regs~2285_combout ),
	.datab(!\aluin2_A[23]~25_combout ),
	.datac(!\regs~2251_combout ),
	.datad(!\regs~2081_combout ),
	.datae(!\aluin2_A[24]~26_combout ),
	.dataf(!\aluin2_A[22]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h5DDF04455D5D0404;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N36
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( !\aluin2_A[25]~23_combout  & ( \aluin2_A[26]~24_combout  & ( (\regs~2183_combout  & (\LessThan1~0_combout  & \regs~2217_combout )) ) ) ) # ( \aluin2_A[25]~23_combout  & ( !\aluin2_A[26]~24_combout  & ( (\LessThan1~0_combout  & 
// \regs~2217_combout ) ) ) ) # ( !\aluin2_A[25]~23_combout  & ( !\aluin2_A[26]~24_combout  & ( (\LessThan1~0_combout  & ((\regs~2217_combout ) # (\regs~2183_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\regs~2183_combout ),
	.datac(!\LessThan1~0_combout ),
	.datad(!\regs~2217_combout ),
	.datae(!\aluin2_A[25]~23_combout ),
	.dataf(!\aluin2_A[26]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h030F000F00030000;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N12
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( \Selector31~4_combout  & ( !\Selector31~3_combout  & ( (!\LessThan1~19_combout  & (!\LessThan1~18_combout  & \Selector31~1_combout )) ) ) ) # ( !\Selector31~4_combout  & ( !\Selector31~3_combout  & ( (!\LessThan1~19_combout  & 
// \Selector31~1_combout ) ) ) )

	.dataa(!\LessThan1~19_combout ),
	.datab(gnd),
	.datac(!\LessThan1~18_combout ),
	.datad(!\Selector31~1_combout ),
	.datae(!\Selector31~4_combout ),
	.dataf(!\Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "off";
defparam \Selector31~5 .lut_mask = 64'h00AA00A000000000;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N18
cyclonev_lcell_comb \Selector31~6 (
// Equation(s):
// \Selector31~6_combout  = ( \Selector31~5_combout  & ( (!\Equal0~0_combout ) # (((!\LessThan1~4_combout  & !\LessThan1~16_combout )) # (\Selector31~2_combout )) ) ) # ( !\Selector31~5_combout  & ( \Selector31~2_combout  ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\LessThan1~4_combout ),
	.datac(!\Selector31~2_combout ),
	.datad(!\LessThan1~16_combout ),
	.datae(gnd),
	.dataf(!\Selector31~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~6 .extended_lut = "off";
defparam \Selector31~6 .lut_mask = 64'h0F0F0F0FEFAFEFAF;
defparam \Selector31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \WideOr2~1_combout  & ( \regs~2404_combout  & ( (\aluin2_A[13]~0_combout  & ((!\regs~2421_combout ) # (!\regs~2387_combout ))) ) ) ) # ( !\WideOr2~1_combout  & ( \regs~2404_combout  & ( (!\regs~2421_combout  & 
// (((!\regs~2387_combout ) # (\aluin2_A[13]~0_combout )) # (\regs~2438_combout ))) # (\regs~2421_combout  & (!\regs~2387_combout  & ((\aluin2_A[13]~0_combout ) # (\regs~2438_combout )))) ) ) ) # ( \WideOr2~1_combout  & ( !\regs~2404_combout  & ( 
// (\aluin2_A[13]~0_combout  & ((!\regs~2421_combout ) # (!\regs~2387_combout ))) ) ) ) # ( !\WideOr2~1_combout  & ( !\regs~2404_combout  & ( (!\regs~2421_combout  & (((\aluin2_A[13]~0_combout )) # (\regs~2438_combout ))) # (\regs~2421_combout  & 
// (((!\regs~2387_combout  & \aluin2_A[13]~0_combout )))) ) ) )

	.dataa(!\regs~2438_combout ),
	.datab(!\regs~2421_combout ),
	.datac(!\regs~2387_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\WideOr2~1_combout ),
	.dataf(!\regs~2404_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h44FC00FCD4FC00FC;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N27
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \regs~2353_combout  & ( (\aluin2_A[21]~3_combout  & ((!\regs~2319_combout  & ((\aluin2_A[20]~2_combout ) # (\LessThan0~3_combout ))) # (\regs~2319_combout  & (\LessThan0~3_combout  & \aluin2_A[20]~2_combout )))) ) ) # ( 
// !\regs~2353_combout  & ( ((!\regs~2319_combout  & ((\aluin2_A[20]~2_combout ) # (\LessThan0~3_combout ))) # (\regs~2319_combout  & (\LessThan0~3_combout  & \aluin2_A[20]~2_combout ))) # (\aluin2_A[21]~3_combout ) ) )

	.dataa(!\regs~2319_combout ),
	.datab(!\LessThan0~3_combout ),
	.datac(!\aluin2_A[21]~3_combout ),
	.datad(!\aluin2_A[20]~2_combout ),
	.datae(gnd),
	.dataf(!\regs~2353_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h2FBF2FBF020B020B;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \Selector31~13 (
// Equation(s):
// \Selector31~13_combout  = ( !\Selector37~0_combout  & ( (\Equal0~5_combout  & \Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Equal0~5_combout ),
	.datac(gnd),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~13 .extended_lut = "off";
defparam \Selector31~13 .lut_mask = 64'h0033003300000000;
defparam \Selector31~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N24
cyclonev_lcell_comb \Selector31~9 (
// Equation(s):
// \Selector31~9_combout  = ( \regs~2234_combout  & ( \regs~2217_combout  & ( (!\regs~2183_combout  & (((!\WideOr2~1_combout  & \regs~2200_combout )) # (\aluin2_A[13]~0_combout ))) ) ) ) # ( !\regs~2234_combout  & ( \regs~2217_combout  & ( 
// (\aluin2_A[13]~0_combout  & !\regs~2183_combout ) ) ) ) # ( \regs~2234_combout  & ( !\regs~2217_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) ) # ( !\regs~2234_combout  & ( !\regs~2217_combout  & ( ((!\WideOr2~1_combout  & 
// (\regs~2200_combout  & !\regs~2183_combout ))) # (\aluin2_A[13]~0_combout ) ) ) )

	.dataa(!\aluin2_A[13]~0_combout ),
	.datab(!\WideOr2~1_combout ),
	.datac(!\regs~2200_combout ),
	.datad(!\regs~2183_combout ),
	.datae(!\regs~2234_combout ),
	.dataf(!\regs~2217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~9 .extended_lut = "off";
defparam \Selector31~9 .lut_mask = 64'h5D55DDDD55005D00;
defparam \Selector31~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N18
cyclonev_lcell_comb \Selector31~10 (
// Equation(s):
// \Selector31~10_combout  = ( \Selector31~9_combout  & ( (!\regs~2149_combout  & (((!\regs~2115_combout ) # (\aluin2_A[27]~27_combout )) # (\aluin2_A[28]~28_combout ))) # (\regs~2149_combout  & (\aluin2_A[28]~28_combout  & ((!\regs~2115_combout ) # 
// (\aluin2_A[27]~27_combout )))) ) ) # ( !\Selector31~9_combout  & ( (!\regs~2149_combout  & (((!\regs~2115_combout  & \aluin2_A[27]~27_combout )) # (\aluin2_A[28]~28_combout ))) # (\regs~2149_combout  & (\aluin2_A[28]~28_combout  & (!\regs~2115_combout  & 
// \aluin2_A[27]~27_combout ))) ) )

	.dataa(!\regs~2149_combout ),
	.datab(!\aluin2_A[28]~28_combout ),
	.datac(!\regs~2115_combout ),
	.datad(!\aluin2_A[27]~27_combout ),
	.datae(gnd),
	.dataf(!\Selector31~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~10 .extended_lut = "off";
defparam \Selector31~10 .lut_mask = 64'h22B222B2B2BBB2BB;
defparam \Selector31~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \Selector31~7 (
// Equation(s):
// \Selector31~7_combout  = ( !\regs~3050_combout  & ( \regs~3067_combout  & ( (!\WideOr2~1_combout ) # (\aluin2_A[13]~0_combout ) ) ) ) # ( !\regs~3050_combout  & ( !\regs~3067_combout  & ( \aluin2_A[13]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr2~1_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\regs~3050_combout ),
	.dataf(!\regs~3067_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~7 .extended_lut = "off";
defparam \Selector31~7 .lut_mask = 64'h00FF0000F0FF0000;
defparam \Selector31~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \Selector31~8 (
// Equation(s):
// \Selector31~8_combout  = ( \aluin2_A[30]~21_combout  & ( \regs~3118_combout  & ( (!\regs~3084_combout ) # ((!\aluin2_A[31]~22_combout ) # ((\Selector31~7_combout ) # (\Selector37~0_combout ))) ) ) ) # ( !\aluin2_A[30]~21_combout  & ( \regs~3118_combout  & 
// ( (!\aluin2_A[31]~22_combout ) # (((!\regs~3084_combout  & \Selector31~7_combout )) # (\Selector37~0_combout )) ) ) ) # ( \aluin2_A[30]~21_combout  & ( !\regs~3118_combout  & ( ((!\aluin2_A[31]~22_combout  & ((!\regs~3084_combout ) # 
// (\Selector31~7_combout )))) # (\Selector37~0_combout ) ) ) ) # ( !\aluin2_A[30]~21_combout  & ( !\regs~3118_combout  & ( ((!\regs~3084_combout  & (!\aluin2_A[31]~22_combout  & \Selector31~7_combout ))) # (\Selector37~0_combout ) ) ) )

	.dataa(!\regs~3084_combout ),
	.datab(!\aluin2_A[31]~22_combout ),
	.datac(!\Selector37~0_combout ),
	.datad(!\Selector31~7_combout ),
	.datae(!\aluin2_A[30]~21_combout ),
	.dataf(!\regs~3118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~8 .extended_lut = "off";
defparam \Selector31~8 .lut_mask = 64'h0F8F8FCFCFEFEFFF;
defparam \Selector31~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \Selector31~11 (
// Equation(s):
// \Selector31~11_combout  = ( \aluin2_A[24]~26_combout  & ( \aluin2_A[22]~1_combout  & ( (!\regs~2285_combout ) # ((!\aluin2_A[23]~25_combout  & (!\regs~2251_combout  & !\regs~2081_combout )) # (\aluin2_A[23]~25_combout  & ((!\regs~2251_combout ) # 
// (!\regs~2081_combout )))) ) ) ) # ( !\aluin2_A[24]~26_combout  & ( \aluin2_A[22]~1_combout  & ( (!\regs~2285_combout  & ((!\aluin2_A[23]~25_combout  & (!\regs~2251_combout  & !\regs~2081_combout )) # (\aluin2_A[23]~25_combout  & ((!\regs~2251_combout ) # 
// (!\regs~2081_combout ))))) ) ) ) # ( \aluin2_A[24]~26_combout  & ( !\aluin2_A[22]~1_combout  & ( (!\regs~2285_combout ) # ((\aluin2_A[23]~25_combout  & !\regs~2251_combout )) ) ) ) # ( !\aluin2_A[24]~26_combout  & ( !\aluin2_A[22]~1_combout  & ( 
// (!\regs~2285_combout  & (\aluin2_A[23]~25_combout  & !\regs~2251_combout )) ) ) )

	.dataa(!\regs~2285_combout ),
	.datab(!\aluin2_A[23]~25_combout ),
	.datac(!\regs~2251_combout ),
	.datad(!\regs~2081_combout ),
	.datae(!\aluin2_A[24]~26_combout ),
	.dataf(!\aluin2_A[22]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~11 .extended_lut = "off";
defparam \Selector31~11 .lut_mask = 64'h2020BABAA220FBBA;
defparam \Selector31~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \Selector31~20 (
// Equation(s):
// \Selector31~20_combout  = ( !\Selector31~8_combout  & ( (!\Selector37~0_combout  & (\Equal0~5_combout  & (((\LessThan1~18_combout  & \Selector31~11_combout )) # (\Selector31~10_combout )))) ) ) # ( \Selector31~8_combout  & ( (!\Selector37~0_combout ) # 
// (((!\Equal0~8_combout ))) ) )

	.dataa(!\Selector37~0_combout ),
	.datab(!\Selector31~10_combout ),
	.datac(!\Equal0~8_combout ),
	.datad(!\LessThan1~18_combout ),
	.datae(!\Selector31~8_combout ),
	.dataf(!\Selector31~11_combout ),
	.datag(!\Equal0~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~20 .extended_lut = "on";
defparam \Selector31~20 .lut_mask = 64'h0202FAFA020AFAFA;
defparam \Selector31~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( \regs~2846_combout  & ( \regs~2863_combout  & ( (!\regs~2880_combout  & (((!\WideOr2~1_combout  & \regs~2897_combout )) # (\aluin2_A[13]~0_combout ))) ) ) ) # ( !\regs~2846_combout  & ( \regs~2863_combout  & ( 
// ((!\WideOr2~1_combout  & ((!\regs~2880_combout ) # (\regs~2897_combout )))) # (\aluin2_A[13]~0_combout ) ) ) ) # ( \regs~2846_combout  & ( !\regs~2863_combout  & ( (!\regs~2880_combout  & (((!\WideOr2~1_combout  & \regs~2897_combout )) # 
// (\aluin2_A[13]~0_combout ))) ) ) ) # ( !\regs~2846_combout  & ( !\regs~2863_combout  & ( ((!\WideOr2~1_combout  & (!\regs~2880_combout  & \regs~2897_combout ))) # (\aluin2_A[13]~0_combout ) ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\regs~2880_combout ),
	.datac(!\regs~2897_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\regs~2846_combout ),
	.dataf(!\regs~2863_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h08FF08CC8AFF08CC;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N18
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( \regs~2795_combout  & ( \regs~2778_combout  & ( (!\regs~2812_combout  & (((!\WideOr2~1_combout  & \regs~2829_combout )) # (\aluin2_A[13]~0_combout ))) ) ) ) # ( !\regs~2795_combout  & ( \regs~2778_combout  & ( 
// (!\regs~2812_combout  & (((!\WideOr2~1_combout  & \regs~2829_combout )) # (\aluin2_A[13]~0_combout ))) ) ) ) # ( \regs~2795_combout  & ( !\regs~2778_combout  & ( ((!\WideOr2~1_combout  & ((!\regs~2812_combout ) # (\regs~2829_combout )))) # 
// (\aluin2_A[13]~0_combout ) ) ) ) # ( !\regs~2795_combout  & ( !\regs~2778_combout  & ( ((!\WideOr2~1_combout  & (\regs~2829_combout  & !\regs~2812_combout ))) # (\aluin2_A[13]~0_combout ) ) ) )

	.dataa(!\WideOr2~1_combout ),
	.datab(!\regs~2829_combout ),
	.datac(!\regs~2812_combout ),
	.datad(!\aluin2_A[13]~0_combout ),
	.datae(!\regs~2795_combout ),
	.dataf(!\regs~2778_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h20FFA2FF20F020F0;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( \LessThan0~0_combout  & ( \LessThan0~11_combout  & ( (\LessThan0~1_combout  & ((\LessThan0~10_combout ) # (\LessThan0~2_combout ))) ) ) ) # ( \LessThan0~0_combout  & ( !\LessThan0~11_combout  & ( (\LessThan0~10_combout  & 
// \LessThan0~1_combout ) ) ) )

	.dataa(!\LessThan0~2_combout ),
	.datab(!\LessThan0~10_combout ),
	.datac(!\LessThan0~1_combout ),
	.datad(gnd),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h0000030300000707;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N51
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( \regs~2744_combout  & ( \aluin2_A[8]~12_combout  & ( (\aluin2_A[9]~13_combout  & !\regs~2591_combout ) ) ) ) # ( !\regs~2744_combout  & ( \aluin2_A[8]~12_combout  & ( (!\regs~2591_combout ) # (\aluin2_A[9]~13_combout ) ) ) ) # ( 
// !\regs~2744_combout  & ( !\aluin2_A[8]~12_combout  & ( \aluin2_A[9]~13_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[9]~13_combout ),
	.datad(!\regs~2591_combout ),
	.datae(!\regs~2744_combout ),
	.dataf(!\aluin2_A[8]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h0F0F0000FF0F0F00;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N45
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( \aluin2_A[10]~10_combout  & ( \regs~2948_combout  & ( (!\regs~2914_combout  & \aluin2_A[11]~19_combout ) ) ) ) # ( \aluin2_A[10]~10_combout  & ( !\regs~2948_combout  & ( (!\regs~2914_combout ) # (\aluin2_A[11]~19_combout ) ) ) ) 
// # ( !\aluin2_A[10]~10_combout  & ( !\regs~2948_combout  & ( \aluin2_A[11]~19_combout  ) ) )

	.dataa(!\regs~2914_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluin2_A[11]~19_combout ),
	.datae(!\aluin2_A[10]~10_combout ),
	.dataf(!\regs~2948_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h00FFAAFF000000AA;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( \aluin2_A[12]~11_combout  & ( \Equal0~2_combout  & ( (!\regs~3016_combout  & (((!\regs~2982_combout ) # (\LessThan0~13_combout )) # (\aluin2_A[13]~18_combout ))) # (\regs~3016_combout  & (\aluin2_A[13]~18_combout  & 
// ((!\regs~2982_combout ) # (\LessThan0~13_combout )))) ) ) ) # ( !\aluin2_A[12]~11_combout  & ( \Equal0~2_combout  & ( (!\regs~3016_combout  & (((!\regs~2982_combout  & \LessThan0~13_combout )) # (\aluin2_A[13]~18_combout ))) # (\regs~3016_combout  & 
// (\aluin2_A[13]~18_combout  & (!\regs~2982_combout  & \LessThan0~13_combout ))) ) ) )

	.dataa(!\regs~3016_combout ),
	.datab(!\aluin2_A[13]~18_combout ),
	.datac(!\regs~2982_combout ),
	.datad(!\LessThan0~13_combout ),
	.datae(!\aluin2_A[12]~11_combout ),
	.dataf(!\Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h0000000022B2B2BB;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \aluin2_A[0]~7_combout  & ( (!\regs~2540_combout  & ((!\regs~2523_combout ) # (\aluin2_A[1]~8_combout ))) # (\regs~2540_combout  & (\aluin2_A[1]~8_combout  & !\regs~2523_combout )) ) ) # ( !\aluin2_A[0]~7_combout  & ( 
// (\aluin2_A[1]~8_combout  & !\regs~2523_combout ) ) )

	.dataa(gnd),
	.datab(!\regs~2540_combout ),
	.datac(!\aluin2_A[1]~8_combout ),
	.datad(!\regs~2523_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h0F000F00CF0CCF0C;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N48
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( \regs~2472_combout  & ( \LessThan0~5_combout  & ( (\Equal0~1_combout  & ((!\aluin2_A[2]~4_combout  & (\aluin2_A[3]~5_combout  & !\regs~2455_combout )) # (\aluin2_A[2]~4_combout  & ((!\regs~2455_combout ) # (\aluin2_A[3]~5_combout 
// ))))) ) ) ) # ( !\regs~2472_combout  & ( \LessThan0~5_combout  & ( (\Equal0~1_combout  & ((!\regs~2455_combout ) # (\aluin2_A[3]~5_combout ))) ) ) ) # ( \regs~2472_combout  & ( !\LessThan0~5_combout  & ( (\Equal0~1_combout  & (\aluin2_A[3]~5_combout  & 
// !\regs~2455_combout )) ) ) ) # ( !\regs~2472_combout  & ( !\LessThan0~5_combout  & ( (\Equal0~1_combout  & ((!\aluin2_A[2]~4_combout  & (\aluin2_A[3]~5_combout  & !\regs~2455_combout )) # (\aluin2_A[2]~4_combout  & ((!\regs~2455_combout ) # 
// (\aluin2_A[3]~5_combout ))))) ) ) )

	.dataa(!\aluin2_A[2]~4_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\aluin2_A[3]~5_combout ),
	.datad(!\regs~2455_combout ),
	.datae(!\regs~2472_combout ),
	.dataf(!\LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h1301030033031301;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( \aluin2_A[5]~17_combout  & ( \aluin2_A[4]~16_combout  & ( (!\regs~2693_combout ) # (!\regs~2659_combout ) ) ) ) # ( !\aluin2_A[5]~17_combout  & ( \aluin2_A[4]~16_combout  & ( (!\regs~2693_combout  & !\regs~2659_combout ) ) ) ) # 
// ( \aluin2_A[5]~17_combout  & ( !\aluin2_A[4]~16_combout  & ( !\regs~2693_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~2693_combout ),
	.datad(!\regs~2659_combout ),
	.datae(!\aluin2_A[5]~17_combout ),
	.dataf(!\aluin2_A[4]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h0000F0F0F000FFF0;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N24
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( \LessThan1~8_combout  & ( \LessThan0~8_combout  & ( (!\regs~2625_combout  & ((!\regs~2727_combout ) # ((\aluin2_A[6]~15_combout ) # (\aluin2_A[7]~14_combout )))) # (\regs~2625_combout  & (\aluin2_A[7]~14_combout  & 
// ((!\regs~2727_combout ) # (\aluin2_A[6]~15_combout )))) ) ) ) # ( \LessThan1~8_combout  & ( !\LessThan0~8_combout  & ( (!\regs~2625_combout  & (((!\regs~2727_combout  & \aluin2_A[6]~15_combout )) # (\aluin2_A[7]~14_combout ))) # (\regs~2625_combout  & 
// (!\regs~2727_combout  & (\aluin2_A[7]~14_combout  & \aluin2_A[6]~15_combout ))) ) ) )

	.dataa(!\regs~2727_combout ),
	.datab(!\regs~2625_combout ),
	.datac(!\aluin2_A[7]~14_combout ),
	.datad(!\aluin2_A[6]~15_combout ),
	.datae(!\LessThan1~8_combout ),
	.dataf(!\LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h00000C8E00008ECF;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \Selector31~12 (
// Equation(s):
// \Selector31~12_combout  = ( \LessThan0~6_combout  & ( \LessThan0~9_combout  & ( ((\LessThan0~14_combout ) # (\Equal0~4_combout )) # (\LessThan0~12_combout ) ) ) ) # ( !\LessThan0~6_combout  & ( \LessThan0~9_combout  & ( ((\LessThan0~14_combout ) # 
// (\Equal0~4_combout )) # (\LessThan0~12_combout ) ) ) ) # ( \LessThan0~6_combout  & ( !\LessThan0~9_combout  & ( ((\LessThan0~14_combout ) # (\Equal0~4_combout )) # (\LessThan0~12_combout ) ) ) ) # ( !\LessThan0~6_combout  & ( !\LessThan0~9_combout  & ( 
// (((\Equal0~4_combout  & \LessThan0~7_combout )) # (\LessThan0~14_combout )) # (\LessThan0~12_combout ) ) ) )

	.dataa(!\LessThan0~12_combout ),
	.datab(!\Equal0~4_combout ),
	.datac(!\LessThan0~7_combout ),
	.datad(!\LessThan0~14_combout ),
	.datae(!\LessThan0~6_combout ),
	.dataf(!\LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~12 .extended_lut = "off";
defparam \Selector31~12 .lut_mask = 64'h57FF77FF77FF77FF;
defparam \Selector31~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \Selector31~14 (
// Equation(s):
// \Selector31~14_combout  = ( \Selector31~20_combout  & ( \Selector31~12_combout  & ( (\Selector35~0_combout  & !\Selector36~1_combout ) ) ) ) # ( !\Selector31~20_combout  & ( \Selector31~12_combout  & ( (\Selector31~13_combout  & (\Selector35~0_combout  & 
// !\Selector36~1_combout )) ) ) ) # ( \Selector31~20_combout  & ( !\Selector31~12_combout  & ( (\Selector35~0_combout  & !\Selector36~1_combout ) ) ) ) # ( !\Selector31~20_combout  & ( !\Selector31~12_combout  & ( (\LessThan0~4_combout  & 
// (\Selector31~13_combout  & (\Selector35~0_combout  & !\Selector36~1_combout ))) ) ) )

	.dataa(!\LessThan0~4_combout ),
	.datab(!\Selector31~13_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!\Selector36~1_combout ),
	.datae(!\Selector31~20_combout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~14 .extended_lut = "off";
defparam \Selector31~14 .lut_mask = 64'h01000F0003000F00;
defparam \Selector31~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N33
cyclonev_lcell_comb \Selector31~19 (
// Equation(s):
// \Selector31~19_combout  = ( \Selector31~6_combout  & ( \Selector31~14_combout  & ( (!\Selector33~0_combout ) # ((!\Selector38~0_combout  & (\Selector31~16_combout )) # (\Selector38~0_combout  & ((\Selector31~18_combout )))) ) ) ) # ( 
// !\Selector31~6_combout  & ( \Selector31~14_combout  & ( (!\Selector33~0_combout  & (\Selector38~0_combout )) # (\Selector33~0_combout  & ((!\Selector38~0_combout  & (\Selector31~16_combout )) # (\Selector38~0_combout  & ((\Selector31~18_combout ))))) ) ) 
// ) # ( \Selector31~6_combout  & ( !\Selector31~14_combout  & ( (!\Selector33~0_combout  & (!\Selector38~0_combout )) # (\Selector33~0_combout  & ((!\Selector38~0_combout  & (\Selector31~16_combout )) # (\Selector38~0_combout  & ((\Selector31~18_combout 
// ))))) ) ) ) # ( !\Selector31~6_combout  & ( !\Selector31~14_combout  & ( (\Selector33~0_combout  & ((!\Selector38~0_combout  & (\Selector31~16_combout )) # (\Selector38~0_combout  & ((\Selector31~18_combout ))))) ) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!\Selector38~0_combout ),
	.datac(!\Selector31~16_combout ),
	.datad(!\Selector31~18_combout ),
	.datae(!\Selector31~6_combout ),
	.dataf(!\Selector31~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~19 .extended_lut = "off";
defparam \Selector31~19 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Selector31~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N27
cyclonev_lcell_comb \Equal1~40 (
// Equation(s):
// \Equal1~40_combout  = ( \Add3~33_sumout  & ( !\Add0~33_sumout  ) ) # ( !\Add3~33_sumout  & ( \Add0~33_sumout  ) )

	.dataa(gnd),
	.datab(!\Add0~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~40 .extended_lut = "off";
defparam \Equal1~40 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Equal1~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \Equal1~39 (
// Equation(s):
// \Equal1~39_combout  = ( \Add4~37_sumout  & ( (\isjump_D~0_combout  & ((!\Add0~37_sumout ) # (!\Add0~33_sumout  $ (!\Add4~33_sumout )))) ) ) # ( !\Add4~37_sumout  & ( (\isjump_D~0_combout  & ((!\Add0~33_sumout  $ (!\Add4~33_sumout )) # (\Add0~37_sumout ))) 
// ) )

	.dataa(!\Add0~37_sumout ),
	.datab(!\Add0~33_sumout ),
	.datac(!\Add4~33_sumout ),
	.datad(!\isjump_D~0_combout ),
	.datae(gnd),
	.dataf(!\Add4~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~39 .extended_lut = "off";
defparam \Equal1~39 .lut_mask = 64'h007D007D00BE00BE;
defparam \Equal1~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( \Add3~37_sumout  & ( \Equal1~39_combout  & ( (!\Add0~37_sumout ) # ((!\dobranch_A~0_combout ) # ((!\Selector31~19_combout ) # (\Equal1~40_combout ))) ) ) ) # ( !\Add3~37_sumout  & ( \Equal1~39_combout  & ( ((!\dobranch_A~0_combout ) 
// # ((!\Selector31~19_combout ) # (\Equal1~40_combout ))) # (\Add0~37_sumout ) ) ) ) # ( \Add3~37_sumout  & ( !\Equal1~39_combout  & ( (\dobranch_A~0_combout  & (\Selector31~19_combout  & ((!\Add0~37_sumout ) # (\Equal1~40_combout )))) ) ) ) # ( 
// !\Add3~37_sumout  & ( !\Equal1~39_combout  & ( (\dobranch_A~0_combout  & (\Selector31~19_combout  & ((\Equal1~40_combout ) # (\Add0~37_sumout )))) ) ) )

	.dataa(!\Add0~37_sumout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Selector31~19_combout ),
	.datad(!\Equal1~40_combout ),
	.datae(!\Add3~37_sumout ),
	.dataf(!\Equal1~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'h01030203FDFFFEFF;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N39
cyclonev_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = ( \pcgood_B[0]~10_combout  & ( (\PC[0]~DUPLICATE_q  & (!PC[1] $ (\pcgood_B[1]~11_combout ))) ) ) # ( !\pcgood_B[0]~10_combout  & ( (!\PC[0]~DUPLICATE_q  & (!PC[1] $ (\pcgood_B[1]~11_combout ))) ) )

	.dataa(!PC[1]),
	.datab(gnd),
	.datac(!\PC[0]~DUPLICATE_q ),
	.datad(!\pcgood_B[1]~11_combout ),
	.datae(gnd),
	.dataf(!\pcgood_B[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~4 .extended_lut = "off";
defparam \Equal1~4 .lut_mask = 64'hA050A0500A050A05;
defparam \Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N21
cyclonev_lcell_comb \Equal1~22 (
// Equation(s):
// \Equal1~22_combout  = ( \Add3~5_sumout  & ( \Add0~5_sumout  ) ) # ( !\Add3~5_sumout  & ( !\Add0~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Add0~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~22 .extended_lut = "off";
defparam \Equal1~22 .lut_mask = 64'hCCCCCCCC33333333;
defparam \Equal1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N18
cyclonev_lcell_comb \Equal1~21 (
// Equation(s):
// \Equal1~21_combout  = ( \Add4~9_sumout  & ( (!\isjump_D~0_combout ) # ((\Add0~9_sumout  & (!\Add0~5_sumout  $ (\Add4~5_sumout )))) ) ) # ( !\Add4~9_sumout  & ( (!\isjump_D~0_combout ) # ((!\Add0~9_sumout  & (!\Add0~5_sumout  $ (\Add4~5_sumout )))) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\Add0~5_sumout ),
	.datac(!\Add0~9_sumout ),
	.datad(!\Add4~5_sumout ),
	.datae(gnd),
	.dataf(!\Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~21 .extended_lut = "off";
defparam \Equal1~21 .lut_mask = 64'hEABAEABAAEABAEAB;
defparam \Equal1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N36
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \Add3~9_sumout  & ( \Equal1~21_combout  & ( (!\Selector31~19_combout ) # ((!\dobranch_A~0_combout ) # ((\Add0~9_sumout  & \Equal1~22_combout ))) ) ) ) # ( !\Add3~9_sumout  & ( \Equal1~21_combout  & ( (!\Selector31~19_combout ) # 
// ((!\dobranch_A~0_combout ) # ((!\Add0~9_sumout  & \Equal1~22_combout ))) ) ) ) # ( \Add3~9_sumout  & ( !\Equal1~21_combout  & ( (\Selector31~19_combout  & (\dobranch_A~0_combout  & (\Add0~9_sumout  & \Equal1~22_combout ))) ) ) ) # ( !\Add3~9_sumout  & ( 
// !\Equal1~21_combout  & ( (\Selector31~19_combout  & (\dobranch_A~0_combout  & (!\Add0~9_sumout  & \Equal1~22_combout ))) ) ) )

	.dataa(!\Selector31~19_combout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Add0~9_sumout ),
	.datad(!\Equal1~22_combout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Equal1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h00100001EEFEEEEF;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N24
cyclonev_lcell_comb \Equal1~36 (
// Equation(s):
// \Equal1~36_combout  = ( \Add3~13_sumout  & ( \Add3~17_sumout  & ( (!\Add0~17_sumout ) # ((!\Add0~13_sumout ) # (!\Add3~21_sumout  $ (!\Add0~21_sumout ))) ) ) ) # ( !\Add3~13_sumout  & ( \Add3~17_sumout  & ( (!\Add0~17_sumout ) # ((!\Add3~21_sumout  $ 
// (!\Add0~21_sumout )) # (\Add0~13_sumout )) ) ) ) # ( \Add3~13_sumout  & ( !\Add3~17_sumout  & ( ((!\Add0~13_sumout ) # (!\Add3~21_sumout  $ (!\Add0~21_sumout ))) # (\Add0~17_sumout ) ) ) ) # ( !\Add3~13_sumout  & ( !\Add3~17_sumout  & ( ((!\Add3~21_sumout 
//  $ (!\Add0~21_sumout )) # (\Add0~13_sumout )) # (\Add0~17_sumout ) ) ) )

	.dataa(!\Add3~21_sumout ),
	.datab(!\Add0~21_sumout ),
	.datac(!\Add0~17_sumout ),
	.datad(!\Add0~13_sumout ),
	.datae(!\Add3~13_sumout ),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~36 .extended_lut = "off";
defparam \Equal1~36 .lut_mask = 64'h6FFFFF6FF6FFFFF6;
defparam \Equal1~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N18
cyclonev_lcell_comb \Equal1~35 (
// Equation(s):
// \Equal1~35_combout  = ( \Add4~21_sumout  & ( \Add4~13_sumout  & ( (!\Add0~21_sumout ) # ((!\Add0~13_sumout ) # (!\Add0~17_sumout  $ (!\Add4~17_sumout ))) ) ) ) # ( !\Add4~21_sumout  & ( \Add4~13_sumout  & ( ((!\Add0~13_sumout ) # (!\Add0~17_sumout  $ 
// (!\Add4~17_sumout ))) # (\Add0~21_sumout ) ) ) ) # ( \Add4~21_sumout  & ( !\Add4~13_sumout  & ( (!\Add0~21_sumout ) # ((!\Add0~17_sumout  $ (!\Add4~17_sumout )) # (\Add0~13_sumout )) ) ) ) # ( !\Add4~21_sumout  & ( !\Add4~13_sumout  & ( ((!\Add0~17_sumout 
//  $ (!\Add4~17_sumout )) # (\Add0~13_sumout )) # (\Add0~21_sumout ) ) ) )

	.dataa(!\Add0~21_sumout ),
	.datab(!\Add0~13_sumout ),
	.datac(!\Add0~17_sumout ),
	.datad(!\Add4~17_sumout ),
	.datae(!\Add4~21_sumout ),
	.dataf(!\Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~35 .extended_lut = "off";
defparam \Equal1~35 .lut_mask = 64'h7FF7BFFBDFFDEFFE;
defparam \Equal1~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N42
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \Equal1~35_combout  & ( (!\Selector31~19_combout  & (((\isjump_D~0_combout )))) # (\Selector31~19_combout  & ((!\dobranch_A~0_combout  & ((\isjump_D~0_combout ))) # (\dobranch_A~0_combout  & (\Equal1~36_combout )))) ) ) # ( 
// !\Equal1~35_combout  & ( (\Selector31~19_combout  & (\dobranch_A~0_combout  & \Equal1~36_combout )) ) )

	.dataa(!\Selector31~19_combout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Equal1~36_combout ),
	.datad(!\isjump_D~0_combout ),
	.datae(gnd),
	.dataf(!\Equal1~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h0101010101EF01EF;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N57
cyclonev_lcell_comb \Equal1~25 (
// Equation(s):
// \Equal1~25_combout  = ( \Add3~45_sumout  & ( (\Add0~45_sumout  & (!\Add0~41_sumout  $ (\Add3~41_sumout ))) ) ) # ( !\Add3~45_sumout  & ( (!\Add0~45_sumout  & (!\Add0~41_sumout  $ (\Add3~41_sumout ))) ) )

	.dataa(!\Add0~41_sumout ),
	.datab(!\Add0~45_sumout ),
	.datac(!\Add3~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~25 .extended_lut = "off";
defparam \Equal1~25 .lut_mask = 64'h8484848421212121;
defparam \Equal1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \Equal1~26 (
// Equation(s):
// \Equal1~26_combout  = ( \Add4~45_sumout  & ( (\Add0~45_sumout  & (!\Add0~41_sumout  $ (\Add4~41_sumout ))) ) ) # ( !\Add4~45_sumout  & ( (!\Add0~45_sumout  & (!\Add0~41_sumout  $ (\Add4~41_sumout ))) ) )

	.dataa(!\Add0~41_sumout ),
	.datab(!\Add0~45_sumout ),
	.datac(gnd),
	.datad(!\Add4~41_sumout ),
	.datae(gnd),
	.dataf(!\Add4~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~26 .extended_lut = "off";
defparam \Equal1~26 .lut_mask = 64'h8844884422112211;
defparam \Equal1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N45
cyclonev_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = ( \Equal1~26_combout  & ( (!\Selector31~19_combout ) # ((!\dobranch_A~0_combout ) # (\Equal1~25_combout )) ) ) # ( !\Equal1~26_combout  & ( (!\Selector31~19_combout  & (((!\isjump_D~0_combout )))) # (\Selector31~19_combout  & 
// ((!\dobranch_A~0_combout  & ((!\isjump_D~0_combout ))) # (\dobranch_A~0_combout  & (\Equal1~25_combout )))) ) )

	.dataa(!\Selector31~19_combout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\Equal1~25_combout ),
	.datad(!\isjump_D~0_combout ),
	.datae(gnd),
	.dataf(!\Equal1~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~5 .extended_lut = "off";
defparam \Equal1~5 .lut_mask = 64'hEF01EF01EFEFEFEF;
defparam \Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N48
cyclonev_lcell_comb \Equal1~37 (
// Equation(s):
// \Equal1~37_combout  = ( \Add4~29_sumout  & ( (\isjump_D~0_combout  & ((!\Add0~29_sumout ) # (!\Add0~25_sumout  $ (!\Add4~25_sumout )))) ) ) # ( !\Add4~29_sumout  & ( (\isjump_D~0_combout  & ((!\Add0~25_sumout  $ (!\Add4~25_sumout )) # (\Add0~29_sumout ))) 
// ) )

	.dataa(!\Add0~29_sumout ),
	.datab(!\Add0~25_sumout ),
	.datac(!\Add4~25_sumout ),
	.datad(!\isjump_D~0_combout ),
	.datae(gnd),
	.dataf(!\Add4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~37 .extended_lut = "off";
defparam \Equal1~37 .lut_mask = 64'h007D007D00BE00BE;
defparam \Equal1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N51
cyclonev_lcell_comb \Equal1~38 (
// Equation(s):
// \Equal1~38_combout  = ( \Add3~25_sumout  & ( !\Add0~25_sumout  ) ) # ( !\Add3~25_sumout  & ( \Add0~25_sumout  ) )

	.dataa(gnd),
	.datab(!\Add0~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~38 .extended_lut = "off";
defparam \Equal1~38 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Equal1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N18
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( \Equal1~37_combout  & ( \Equal1~38_combout  ) ) # ( !\Equal1~37_combout  & ( \Equal1~38_combout  & ( (\Selector31~19_combout  & \dobranch_A~0_combout ) ) ) ) # ( \Equal1~37_combout  & ( !\Equal1~38_combout  & ( 
// (!\Selector31~19_combout ) # ((!\dobranch_A~0_combout ) # (!\Add3~29_sumout  $ (!\Add0~29_sumout ))) ) ) ) # ( !\Equal1~37_combout  & ( !\Equal1~38_combout  & ( (\Selector31~19_combout  & (\dobranch_A~0_combout  & (!\Add3~29_sumout  $ (!\Add0~29_sumout 
// )))) ) ) )

	.dataa(!\Selector31~19_combout ),
	.datab(!\Add3~29_sumout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Add0~29_sumout ),
	.datae(!\Equal1~37_combout ),
	.dataf(!\Equal1~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h0104FBFE0505FFFF;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N0
cyclonev_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = ( \Equal1~5_combout  & ( !\Equal1~2_combout  & ( (!\Equal1~3_combout  & (\Equal1~4_combout  & (\Equal1~0_combout  & !\Equal1~1_combout ))) ) ) )

	.dataa(!\Equal1~3_combout ),
	.datab(!\Equal1~4_combout ),
	.datac(!\Equal1~0_combout ),
	.datad(!\Equal1~1_combout ),
	.datae(!\Equal1~5_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~6 .extended_lut = "off";
defparam \Equal1~6 .lut_mask = 64'h0000020000000000;
defparam \Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \pcgood_B[2]~12 (
// Equation(s):
// \pcgood_B[2]~12_combout  = ( \Add4~41_sumout  & ( \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (((\isjump_D~0_combout )) # (\Add0~41_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~41_sumout )))) ) ) ) # ( !\Add4~41_sumout  & ( 
// \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (\Add0~41_sumout  & ((!\isjump_D~0_combout )))) # (\dobranch_A~0_combout  & (((\Add3~41_sumout )))) ) ) ) # ( \Add4~41_sumout  & ( !\Selector31~19_combout  & ( (\isjump_D~0_combout ) # 
// (\Add0~41_sumout ) ) ) ) # ( !\Add4~41_sumout  & ( !\Selector31~19_combout  & ( (\Add0~41_sumout  & !\isjump_D~0_combout ) ) ) )

	.dataa(!\Add0~41_sumout ),
	.datab(!\Add3~41_sumout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Add4~41_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[2]~12 .extended_lut = "off";
defparam \pcgood_B[2]~12 .lut_mask = 64'h50505F5F50335F33;
defparam \pcgood_B[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \PC~91 (
// Equation(s):
// \PC~91_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[2]~12_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[2]~12_combout ))) # (\Equal1~17_combout  & 
// (\Add0~41_sumout )))))) ) ) # ( \flush_D~q  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\PC[2]~DUPLICATE_q ))) ) )

	.dataa(!\Add0~41_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[2]~12_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~91 .extended_lut = "on";
defparam \PC~91 .lut_mask = 64'h0303030303110303;
defparam \PC~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N7
dffeas \PC[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N3
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \PC[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))
// \Add0~26  = CARRY(( \PC[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N30
cyclonev_lcell_comb \pcgood_B[3]~6 (
// Equation(s):
// \pcgood_B[3]~6_combout  = ( \Selector31~19_combout  & ( \Add3~25_sumout  & ( ((!\isjump_D~0_combout  & ((\Add0~25_sumout ))) # (\isjump_D~0_combout  & (\Add4~25_sumout ))) # (\dobranch_A~0_combout ) ) ) ) # ( !\Selector31~19_combout  & ( \Add3~25_sumout  
// & ( (!\isjump_D~0_combout  & ((\Add0~25_sumout ))) # (\isjump_D~0_combout  & (\Add4~25_sumout )) ) ) ) # ( \Selector31~19_combout  & ( !\Add3~25_sumout  & ( (!\dobranch_A~0_combout  & ((!\isjump_D~0_combout  & ((\Add0~25_sumout ))) # (\isjump_D~0_combout  
// & (\Add4~25_sumout )))) ) ) ) # ( !\Selector31~19_combout  & ( !\Add3~25_sumout  & ( (!\isjump_D~0_combout  & ((\Add0~25_sumout ))) # (\isjump_D~0_combout  & (\Add4~25_sumout )) ) ) )

	.dataa(!\Add4~25_sumout ),
	.datab(!\Add0~25_sumout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\isjump_D~0_combout ),
	.datae(!\Selector31~19_combout ),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[3]~6 .extended_lut = "off";
defparam \pcgood_B[3]~6 .lut_mask = 64'h3355305033553F5F;
defparam \pcgood_B[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \PC~87 (
// Equation(s):
// \PC~87_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[3]~6_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[3]~6_combout ))) # (\Equal1~17_combout  & 
// (\Add0~25_sumout )))))) ) ) # ( \flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\PC[3]~DUPLICATE_q )))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~25_sumout ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[3]~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~87 .extended_lut = "on";
defparam \PC~87 .lut_mask = 64'h0505050505110505;
defparam \PC~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N14
dffeas \PC[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N6
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \pcgood_B[4]~7 (
// Equation(s):
// \pcgood_B[4]~7_combout  = ( \Add3~29_sumout  & ( \Selector31~19_combout  & ( ((!\isjump_D~0_combout  & (\Add0~29_sumout )) # (\isjump_D~0_combout  & ((\Add4~29_sumout )))) # (\dobranch_A~0_combout ) ) ) ) # ( !\Add3~29_sumout  & ( \Selector31~19_combout  
// & ( (!\dobranch_A~0_combout  & ((!\isjump_D~0_combout  & (\Add0~29_sumout )) # (\isjump_D~0_combout  & ((\Add4~29_sumout ))))) ) ) ) # ( \Add3~29_sumout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & (\Add0~29_sumout )) # (\isjump_D~0_combout  
// & ((\Add4~29_sumout ))) ) ) ) # ( !\Add3~29_sumout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & (\Add0~29_sumout )) # (\isjump_D~0_combout  & ((\Add4~29_sumout ))) ) ) )

	.dataa(!\Add0~29_sumout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add4~29_sumout ),
	.datae(!\Add3~29_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[4]~7 .extended_lut = "off";
defparam \pcgood_B[4]~7 .lut_mask = 64'h505F505F404C737F;
defparam \pcgood_B[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \PC~83 (
// Equation(s):
// \PC~83_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[4]~7_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[4]~7_combout ))) # (\Equal1~17_combout  & 
// (\Add0~29_sumout )))))) ) ) # ( \flush_D~q  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\PC[4]~DUPLICATE_q ))) ) )

	.dataa(!\Add0~29_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[4]~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~83 .extended_lut = "on";
defparam \PC~83 .lut_mask = 64'h0303030303110303;
defparam \PC~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N31
dffeas \PC[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N9
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC[5] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( PC[5] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N36
cyclonev_lcell_comb \pcgood_B[5]~8 (
// Equation(s):
// \pcgood_B[5]~8_combout  = ( \Selector31~19_combout  & ( \Add3~33_sumout  & ( ((!\isjump_D~0_combout  & ((\Add0~33_sumout ))) # (\isjump_D~0_combout  & (\Add4~33_sumout ))) # (\dobranch_A~0_combout ) ) ) ) # ( !\Selector31~19_combout  & ( \Add3~33_sumout  
// & ( (!\isjump_D~0_combout  & ((\Add0~33_sumout ))) # (\isjump_D~0_combout  & (\Add4~33_sumout )) ) ) ) # ( \Selector31~19_combout  & ( !\Add3~33_sumout  & ( (!\dobranch_A~0_combout  & ((!\isjump_D~0_combout  & ((\Add0~33_sumout ))) # (\isjump_D~0_combout  
// & (\Add4~33_sumout )))) ) ) ) # ( !\Selector31~19_combout  & ( !\Add3~33_sumout  & ( (!\isjump_D~0_combout  & ((\Add0~33_sumout ))) # (\isjump_D~0_combout  & (\Add4~33_sumout )) ) ) )

	.dataa(!\Add4~33_sumout ),
	.datab(!\Add0~33_sumout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\isjump_D~0_combout ),
	.datae(!\Selector31~19_combout ),
	.dataf(!\Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[5]~8 .extended_lut = "off";
defparam \pcgood_B[5]~8 .lut_mask = 64'h3355305033553F5F;
defparam \pcgood_B[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N18
cyclonev_lcell_comb \PC~79 (
// Equation(s):
// \PC~79_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[5]~8_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[5]~8_combout ))) # (\Equal1~17_combout  & 
// (\Add0~33_sumout )))))) ) ) # ( \flush_D~q  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[5]))) ) )

	.dataa(!\Add0~33_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[5]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[5]~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~79 .extended_lut = "on";
defparam \PC~79 .lut_mask = 64'h0303030303110303;
defparam \PC~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N20
dffeas \PC[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N12
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \pcgood_B[6]~9 (
// Equation(s):
// \pcgood_B[6]~9_combout  = ( \Add3~37_sumout  & ( \Add4~37_sumout  & ( (((\dobranch_A~0_combout  & \Selector31~19_combout )) # (\isjump_D~0_combout )) # (\Add0~37_sumout ) ) ) ) # ( !\Add3~37_sumout  & ( \Add4~37_sumout  & ( (!\Add0~37_sumout  & 
// (\isjump_D~0_combout  & ((!\dobranch_A~0_combout ) # (!\Selector31~19_combout )))) # (\Add0~37_sumout  & (((!\dobranch_A~0_combout ) # (!\Selector31~19_combout )))) ) ) ) # ( \Add3~37_sumout  & ( !\Add4~37_sumout  & ( (!\Add0~37_sumout  & 
// (((\dobranch_A~0_combout  & \Selector31~19_combout )))) # (\Add0~37_sumout  & ((!\isjump_D~0_combout ) # ((\dobranch_A~0_combout  & \Selector31~19_combout )))) ) ) ) # ( !\Add3~37_sumout  & ( !\Add4~37_sumout  & ( (\Add0~37_sumout  & (!\isjump_D~0_combout 
//  & ((!\dobranch_A~0_combout ) # (!\Selector31~19_combout )))) ) ) )

	.dataa(!\Add0~37_sumout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Selector31~19_combout ),
	.datae(!\Add3~37_sumout ),
	.dataf(!\Add4~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[6]~9 .extended_lut = "off";
defparam \pcgood_B[6]~9 .lut_mask = 64'h4440444F7770777F;
defparam \pcgood_B[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N42
cyclonev_lcell_comb \PC~71 (
// Equation(s):
// \PC~71_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[6]~9_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[6]~9_combout ))) # (\Equal1~17_combout  & 
// (\Add0~37_sumout )))))) ) ) # ( \flush_D~q  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[6]))) ) )

	.dataa(!\Add0~37_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[6]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[6]~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~71 .extended_lut = "on";
defparam \PC~71 .lut_mask = 64'h0303030303110303;
defparam \PC~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N44
dffeas \PC[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N15
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( PC[7] ) + ( GND ) + ( \Add0~38  ))
// \Add0~110  = CARRY(( PC[7] ) + ( GND ) + ( \Add0~38  ))

	.dataa(!PC[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N54
cyclonev_lcell_comb \pcgood_B[7]~27 (
// Equation(s):
// \pcgood_B[7]~27_combout  = ( \Selector31~19_combout  & ( \Add4~109_sumout  & ( (!\dobranch_A~0_combout  & (((\isjump_D~0_combout )) # (\Add0~109_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~109_sumout )))) ) ) ) # ( !\Selector31~19_combout  & ( 
// \Add4~109_sumout  & ( (\isjump_D~0_combout ) # (\Add0~109_sumout ) ) ) ) # ( \Selector31~19_combout  & ( !\Add4~109_sumout  & ( (!\dobranch_A~0_combout  & (\Add0~109_sumout  & (!\isjump_D~0_combout ))) # (\dobranch_A~0_combout  & (((\Add3~109_sumout )))) 
// ) ) ) # ( !\Selector31~19_combout  & ( !\Add4~109_sumout  & ( (\Add0~109_sumout  & !\isjump_D~0_combout ) ) ) )

	.dataa(!\Add0~109_sumout ),
	.datab(!\dobranch_A~0_combout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\Add3~109_sumout ),
	.datae(!\Selector31~19_combout ),
	.dataf(!\Add4~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[7]~27 .extended_lut = "off";
defparam \pcgood_B[7]~27 .lut_mask = 64'h505040735F5F4C7F;
defparam \pcgood_B[7]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \PC~67 (
// Equation(s):
// \PC~67_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[7]~27_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[7]~27_combout ))) # (\Equal1~17_combout  & 
// (\Add0~109_sumout )))))) ) ) # ( \flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\PC[7]~DUPLICATE_q )))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~109_sumout ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[7]~27_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~67 .extended_lut = "on";
defparam \PC~67 .lut_mask = 64'h0505050505110505;
defparam \PC~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N32
dffeas \PC[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N18
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( PC[8] ) + ( GND ) + ( \Add0~110  ))
// \Add0~94  = CARRY(( PC[8] ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N30
cyclonev_lcell_comb \pcgood_B[8]~25 (
// Equation(s):
// \pcgood_B[8]~25_combout  = ( \Add4~93_sumout  & ( \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (((\Add0~93_sumout )) # (\isjump_D~0_combout ))) # (\dobranch_A~0_combout  & (((\Add3~93_sumout )))) ) ) ) # ( !\Add4~93_sumout  & ( 
// \Selector31~19_combout  & ( (!\dobranch_A~0_combout  & (!\isjump_D~0_combout  & (\Add0~93_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~93_sumout )))) ) ) ) # ( \Add4~93_sumout  & ( !\Selector31~19_combout  & ( (\Add0~93_sumout ) # (\isjump_D~0_combout 
// ) ) ) ) # ( !\Add4~93_sumout  & ( !\Selector31~19_combout  & ( (!\isjump_D~0_combout  & \Add0~93_sumout ) ) ) )

	.dataa(!\dobranch_A~0_combout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\Add0~93_sumout ),
	.datad(!\Add3~93_sumout ),
	.datae(!\Add4~93_sumout ),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[8]~25 .extended_lut = "off";
defparam \pcgood_B[8]~25 .lut_mask = 64'h0C0C3F3F085D2A7F;
defparam \pcgood_B[8]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N0
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( PC[8] & ( \Equal1~17_combout  & ( ((!\Equal1~6_combout  & ((\pcgood_B[8]~25_combout ))) # (\Equal1~6_combout  & (\Add0~93_sumout ))) # (\always10~0_combout ) ) ) ) # ( !PC[8] & ( \Equal1~17_combout  & ( (!\always10~0_combout  & 
// ((!\Equal1~6_combout  & ((\pcgood_B[8]~25_combout ))) # (\Equal1~6_combout  & (\Add0~93_sumout )))) ) ) ) # ( PC[8] & ( !\Equal1~17_combout  & ( (\pcgood_B[8]~25_combout ) # (\always10~0_combout ) ) ) ) # ( !PC[8] & ( !\Equal1~17_combout  & ( 
// (!\always10~0_combout  & \pcgood_B[8]~25_combout ) ) ) )

	.dataa(!\Add0~93_sumout ),
	.datab(!\always10~0_combout ),
	.datac(!\pcgood_B[8]~25_combout ),
	.datad(!\Equal1~6_combout ),
	.datae(!PC[8]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'h0C0C3F3F0C443F77;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N2
dffeas \PC[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N21
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \pcgood_B[9]~26 (
// Equation(s):
// \pcgood_B[9]~26_combout  = ( \Selector31~19_combout  & ( \Add4~97_sumout  & ( (!\dobranch_A~0_combout  & (((\isjump_D~0_combout )) # (\Add0~97_sumout ))) # (\dobranch_A~0_combout  & (((\Add3~97_sumout )))) ) ) ) # ( !\Selector31~19_combout  & ( 
// \Add4~97_sumout  & ( (\isjump_D~0_combout ) # (\Add0~97_sumout ) ) ) ) # ( \Selector31~19_combout  & ( !\Add4~97_sumout  & ( (!\dobranch_A~0_combout  & (\Add0~97_sumout  & (!\isjump_D~0_combout ))) # (\dobranch_A~0_combout  & (((\Add3~97_sumout )))) ) ) ) 
// # ( !\Selector31~19_combout  & ( !\Add4~97_sumout  & ( (\Add0~97_sumout  & !\isjump_D~0_combout ) ) ) )

	.dataa(!\Add0~97_sumout ),
	.datab(!\isjump_D~0_combout ),
	.datac(!\dobranch_A~0_combout ),
	.datad(!\Add3~97_sumout ),
	.datae(!\Selector31~19_combout ),
	.dataf(!\Add4~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[9]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[9]~26 .extended_lut = "off";
defparam \pcgood_B[9]~26 .lut_mask = 64'h4444404F7777707F;
defparam \pcgood_B[9]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \PC~75 (
// Equation(s):
// \PC~75_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[9]~26_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[9]~26_combout ))) # (\Equal1~17_combout  & 
// (\Add0~97_sumout )))))) ) ) # ( \flush_D~q  & ( ((\myPll|pll_inst|altera_pll_i|locked_wire [0] & (PC[9]))) ) )

	.dataa(!\Add0~97_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[9]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[9]~26_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~75 .extended_lut = "on";
defparam \PC~75 .lut_mask = 64'h0303030303110303;
defparam \PC~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N38
dffeas \PC[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N0
cyclonev_lcell_comb \pcgood_B[10]~21 (
// Equation(s):
// \pcgood_B[10]~21_combout  = ( \Add3~101_sumout  & ( \Add4~101_sumout  & ( (((\Selector31~19_combout  & \dobranch_A~0_combout )) # (\Add0~101_sumout )) # (\isjump_D~0_combout ) ) ) ) # ( !\Add3~101_sumout  & ( \Add4~101_sumout  & ( (!\isjump_D~0_combout  & 
// (\Add0~101_sumout  & ((!\Selector31~19_combout ) # (!\dobranch_A~0_combout )))) # (\isjump_D~0_combout  & ((!\Selector31~19_combout ) # ((!\dobranch_A~0_combout )))) ) ) ) # ( \Add3~101_sumout  & ( !\Add4~101_sumout  & ( (!\isjump_D~0_combout  & 
// (((\Selector31~19_combout  & \dobranch_A~0_combout )) # (\Add0~101_sumout ))) # (\isjump_D~0_combout  & (\Selector31~19_combout  & ((\dobranch_A~0_combout )))) ) ) ) # ( !\Add3~101_sumout  & ( !\Add4~101_sumout  & ( (!\isjump_D~0_combout  & 
// (\Add0~101_sumout  & ((!\Selector31~19_combout ) # (!\dobranch_A~0_combout )))) ) ) )

	.dataa(!\isjump_D~0_combout ),
	.datab(!\Selector31~19_combout ),
	.datac(!\Add0~101_sumout ),
	.datad(!\dobranch_A~0_combout ),
	.datae(!\Add3~101_sumout ),
	.dataf(!\Add4~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[10]~21 .extended_lut = "off";
defparam \pcgood_B[10]~21 .lut_mask = 64'h0A080A3B5F4C5F7F;
defparam \pcgood_B[10]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N6
cyclonev_lcell_comb \PC~111 (
// Equation(s):
// \PC~111_combout  = ( !\flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~6_combout  & (((\pcgood_B[10]~21_combout )))) # (\Equal1~6_combout  & ((!\Equal1~17_combout  & ((\pcgood_B[10]~21_combout ))) # (\Equal1~17_combout  & 
// (\Add0~101_sumout )))))) ) ) # ( \flush_D~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((PC[10])))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~101_sumout ),
	.datac(!PC[10]),
	.datad(!\Equal1~6_combout ),
	.datae(!\flush_D~q ),
	.dataf(!\Equal1~17_combout ),
	.datag(!\pcgood_B[10]~21_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~111 .extended_lut = "on";
defparam \PC~111 .lut_mask = 64'h0505050505110505;
defparam \PC~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N7
dffeas \PC[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( !\PC[15]~DUPLICATE_q  & ( !PC[11] & ( (!PC[10] & (!\PC[14]~DUPLICATE_q  & (!\PC[13]~DUPLICATE_q  & !PC[12]))) ) ) )

	.dataa(!PC[10]),
	.datab(!\PC[14]~DUPLICATE_q ),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(!PC[12]),
	.datae(!\PC[15]~DUPLICATE_q ),
	.dataf(!PC[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h8000000000000000;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( PC[5] & ( PC[6] & ( (!\PC[8]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q ))))) ) ) ) # ( !PC[5] & ( PC[6] & ( (!\PC[8]~DUPLICATE_q  & 
// (!\PC[2]~DUPLICATE_q  $ (\PC[3]~DUPLICATE_q ))) ) ) ) # ( PC[5] & ( !PC[6] & ( (!\PC[8]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[5] & ( !PC[6] & ( (!\PC[8]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'hF030F030C03050B0;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( PC[5] & ( PC[6] & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[8]~DUPLICATE_q ) # ((\PC[4]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & ((!\PC[8]~DUPLICATE_q  & ((\PC[2]~DUPLICATE_q ))) # (\PC[8]~DUPLICATE_q  & 
// (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( PC[6] & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # ((!\PC[8]~DUPLICATE_q ) # (!\PC[2]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & (((\PC[2]~DUPLICATE_q ) # (\PC[8]~DUPLICATE_q )))) ) ) ) # ( PC[5] & ( 
// !PC[6] & ( ((!\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (!\PC[8]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  & ((\PC[8]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q ) ) ) ) # ( !PC[5] & ( !PC[6] & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[8]~DUPLICATE_q ) # 
// (!\PC[4]~DUPLICATE_q  $ (\PC[2]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (!\PC[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'hC8F6CBFFCFFBC6F2;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( PC[5] & ( PC[6] & ( (\PC[8]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ))))) ) ) ) # ( !PC[5] & ( PC[6] & ( (\PC[8]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & 
// (!\PC[3]~DUPLICATE_q  & \PC[2]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q )))) ) ) ) # ( PC[5] & ( !PC[6] & ( (!\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (((\PC[2]~DUPLICATE_q ) # (\PC[8]~DUPLICATE_q ))))) # (\PC[4]~DUPLICATE_q  & 
// ((!\PC[3]~DUPLICATE_q ) # ((\PC[8]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( !PC[6] & ( (!\PC[8]~DUPLICATE_q  & (((\PC[2]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q ))) # (\PC[8]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # ((!\PC[4]~DUPLICATE_q 
//  & !\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h7FF8C76701090B08;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N18
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( PC[5] & ( PC[6] & ( (\PC[8]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[5] & ( PC[6] & ( (\PC[8]~DUPLICATE_q  & (((\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q ))) ) ) ) # ( 
// PC[5] & ( !PC[6] & ( (\PC[8]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))) # (\PC[2]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ))))) ) ) ) # ( !PC[5] & ( !PC[6] & ( (\PC[2]~DUPLICATE_q  & (\PC[8]~DUPLICATE_q  & 
// \PC[3]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h00030C0707030F03;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( \imem~7_combout  & ( \imem~9_combout  & ( (!\PC[9]~DUPLICATE_q ) # ((!\PC[7]~DUPLICATE_q  & ((\imem~8_combout ))) # (\PC[7]~DUPLICATE_q  & (\imem~10_combout ))) ) ) ) # ( !\imem~7_combout  & ( \imem~9_combout  & ( 
// (!\PC[7]~DUPLICATE_q  & (((\PC[9]~DUPLICATE_q  & \imem~8_combout )))) # (\PC[7]~DUPLICATE_q  & (((!\PC[9]~DUPLICATE_q )) # (\imem~10_combout ))) ) ) ) # ( \imem~7_combout  & ( !\imem~9_combout  & ( (!\PC[7]~DUPLICATE_q  & (((!\PC[9]~DUPLICATE_q ) # 
// (\imem~8_combout )))) # (\PC[7]~DUPLICATE_q  & (\imem~10_combout  & (\PC[9]~DUPLICATE_q ))) ) ) ) # ( !\imem~7_combout  & ( !\imem~9_combout  & ( (\PC[9]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & ((\imem~8_combout ))) # (\PC[7]~DUPLICATE_q  & 
// (\imem~10_combout )))) ) ) )

	.dataa(!\imem~10_combout ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[9]~DUPLICATE_q ),
	.datad(!\imem~8_combout ),
	.datae(!\imem~7_combout ),
	.dataf(!\imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N54
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( \imem~11_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N14
dffeas \regs~1186 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1186 .is_wysiwyg = "true";
defparam \regs~1186 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N53
dffeas \regs~1218 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1218 .is_wysiwyg = "true";
defparam \regs~1218 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \regs~1058 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1058feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1058 .is_wysiwyg = "true";
defparam \regs~1058 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N6
cyclonev_lcell_comb \regs~3544 (
// Equation(s):
// \regs~3544_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1026_q ))) # (\imem~134_combout  & (\regs~1058_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~1090_q ))) # (\imem~134_combout  & (\regs~1122_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~1058_q ),
	.datab(!\regs~1122_q ),
	.datac(!\regs~1090_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1026_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3544 .extended_lut = "on";
defparam \regs~3544 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3544 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N30
cyclonev_lcell_comb \regs~2481 (
// Equation(s):
// \regs~2481_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3544_combout ))))) # (\imem~123_combout  & (((!\regs~3544_combout  & ((\regs~1154_q ))) # (\regs~3544_combout  & (\regs~1186_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3544_combout ))))) # (\imem~123_combout  & (((!\regs~3544_combout  & (\regs~1218_q )) # (\regs~3544_combout  & ((\regs~1250_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1186_q ),
	.datac(!\regs~1218_q ),
	.datad(!\regs~1250_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3544_combout ),
	.datag(!\regs~1154_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2481_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2481 .extended_lut = "on";
defparam \regs~2481 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2481 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N53
dffeas \regs~738 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~738feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~738 .is_wysiwyg = "true";
defparam \regs~738 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N12
cyclonev_lcell_comb \regs~3540 (
// Equation(s):
// \regs~3540_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~514_q ))) # (\imem~134_combout  & (\regs~546_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~578_q ))) # (\imem~134_combout  & (\regs~610_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~546_q ),
	.datab(!\regs~610_q ),
	.datac(!\regs~578_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~514_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3540 .extended_lut = "on";
defparam \regs~3540 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3540 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N30
cyclonev_lcell_comb \regs~2477 (
// Equation(s):
// \regs~2477_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3540_combout )))) # (\imem~123_combout  & ((!\regs~3540_combout  & (\regs~642_q )) # (\regs~3540_combout  & ((\regs~674_q )))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3540_combout ))))) # (\imem~123_combout  & (((!\regs~3540_combout  & ((\regs~706_q ))) # (\regs~3540_combout  & (\regs~738_q ))))) ) )

	.dataa(!\regs~738_q ),
	.datab(!\imem~123_combout ),
	.datac(!\regs~706_q ),
	.datad(!\regs~674_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3540_combout ),
	.datag(!\regs~642_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2477_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2477 .extended_lut = "on";
defparam \regs~2477 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regs~2477 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N8
dffeas \regs~194DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~194feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4167_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~194DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~194DUPLICATE .is_wysiwyg = "true";
defparam \regs~194DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \regs~3536 (
// Equation(s):
// \regs~3536_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & ((!\imem~134_combout  & ((\regs~2_q ))) # (\imem~134_combout  & (\regs~34_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( ((!\imem~123_combout 
//  & ((!\imem~134_combout  & ((\regs~66_q ))) # (\imem~134_combout  & (\regs~98_q )))) # (\imem~123_combout  & (((\imem~134_combout ))))) ) )

	.dataa(!\regs~34_q ),
	.datab(!\regs~98_q ),
	.datac(!\regs~66_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3536 .extended_lut = "on";
defparam \regs~3536 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regs~3536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \regs~2473 (
// Equation(s):
// \regs~2473_combout  = ( !\imem~124_combout  & ( ((!\imem~123_combout  & (((\regs~3536_combout )))) # (\imem~123_combout  & ((!\regs~3536_combout  & ((\regs~130_q ))) # (\regs~3536_combout  & (\regs~162_q ))))) ) ) # ( \imem~124_combout  & ( 
// ((!\imem~123_combout  & (((\regs~3536_combout )))) # (\imem~123_combout  & ((!\regs~3536_combout  & ((\regs~194DUPLICATE_q ))) # (\regs~3536_combout  & (\regs~226_q ))))) ) )

	.dataa(!\regs~226_q ),
	.datab(!\regs~162_q ),
	.datac(!\regs~194DUPLICATE_q ),
	.datad(!\imem~123_combout ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3536_combout ),
	.datag(!\regs~130_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2473_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2473 .extended_lut = "on";
defparam \regs~2473 .lut_mask = 64'h000F000FFF33FF55;
defparam \regs~2473 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N28
dffeas \regs~1570 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1570feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~4217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1570 .is_wysiwyg = "true";
defparam \regs~1570 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N18
cyclonev_lcell_comb \regs~3548 (
// Equation(s):
// \regs~3548_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & (((!\imem~134_combout  & (\regs~1538_q )) # (\imem~134_combout  & ((\regs~1570_q )))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & (((!\imem~134_combout  & ((\regs~1602_q ))) # (\imem~134_combout  & (\regs~1634_q ))))) # (\imem~123_combout  & ((((\imem~134_combout ))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1634_q ),
	.datac(!\regs~1602_q ),
	.datad(!\regs~1570_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\imem~134_combout ),
	.datag(!\regs~1538_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3548 .extended_lut = "on";
defparam \regs~3548 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regs~3548 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N49
dffeas \regs~1666 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~4189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1666 .is_wysiwyg = "true";
defparam \regs~1666 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N30
cyclonev_lcell_comb \regs~2485 (
// Equation(s):
// \regs~2485_combout  = ( !\imem~124_combout  & ( (!\imem~123_combout  & ((((\regs~3548_combout ))))) # (\imem~123_combout  & (((!\regs~3548_combout  & ((\regs~1666_q ))) # (\regs~3548_combout  & (\regs~1698_q ))))) ) ) # ( \imem~124_combout  & ( 
// (!\imem~123_combout  & ((((\regs~3548_combout ))))) # (\imem~123_combout  & (((!\regs~3548_combout  & (\regs~1730_q )) # (\regs~3548_combout  & ((\regs~1762_q )))))) ) )

	.dataa(!\imem~123_combout ),
	.datab(!\regs~1698_q ),
	.datac(!\regs~1730_q ),
	.datad(!\regs~1762_q ),
	.datae(!\imem~124_combout ),
	.dataf(!\regs~3548_combout ),
	.datag(!\regs~1666_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2485_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2485 .extended_lut = "on";
defparam \regs~2485 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regs~2485 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N3
cyclonev_lcell_comb \regs~2489 (
// Equation(s):
// \regs~2489_combout  = ( \regs~2473_combout  & ( \regs~2485_combout  & ( (!\imem~12_combout  & (((!\imem~6_combout ) # (\regs~2477_combout )))) # (\imem~12_combout  & (((\imem~6_combout )) # (\regs~2481_combout ))) ) ) ) # ( !\regs~2473_combout  & ( 
// \regs~2485_combout  & ( (!\imem~12_combout  & (((\regs~2477_combout  & \imem~6_combout )))) # (\imem~12_combout  & (((\imem~6_combout )) # (\regs~2481_combout ))) ) ) ) # ( \regs~2473_combout  & ( !\regs~2485_combout  & ( (!\imem~12_combout  & 
// (((!\imem~6_combout ) # (\regs~2477_combout )))) # (\imem~12_combout  & (\regs~2481_combout  & ((!\imem~6_combout )))) ) ) ) # ( !\regs~2473_combout  & ( !\regs~2485_combout  & ( (!\imem~12_combout  & (((\regs~2477_combout  & \imem~6_combout )))) # 
// (\imem~12_combout  & (\regs~2481_combout  & ((!\imem~6_combout )))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\regs~2481_combout ),
	.datac(!\regs~2477_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\regs~2473_combout ),
	.dataf(!\regs~2485_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2489_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2489 .extended_lut = "off";
defparam \regs~2489 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \regs~2489 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N20
dffeas \wmemval_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regs~2489_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[2] .is_wysiwyg = "true";
defparam \wmemval_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N6
cyclonev_lcell_comb \HexOut[2]~1 (
// Equation(s):
// \HexOut[2]~1_combout  = ( !wmemval_M[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[2]~1 .extended_lut = "off";
defparam \HexOut[2]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \HexOut[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[2]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[2]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[2] .is_wysiwyg = "true";
defparam \HexOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N15
cyclonev_lcell_comb \ss0|OUT~0 (
// Equation(s):
// \ss0|OUT~0_combout  = ( HexOut[1] & ( (!HexOut[2] & (!HexOut[3] $ (HexOut[0]))) # (HexOut[2] & (!HexOut[3] & HexOut[0])) ) ) # ( !HexOut[1] & ( (HexOut[2] & (HexOut[3] & HexOut[0])) ) )

	.dataa(!HexOut[2]),
	.datab(!HexOut[3]),
	.datac(!HexOut[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0 .extended_lut = "off";
defparam \ss0|OUT~0 .lut_mask = 64'h0101010186868686;
defparam \ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N51
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( HexOut[1] & ( (!HexOut[2] & (!HexOut[0] $ (!HexOut[3]))) ) ) # ( !HexOut[1] & ( (!HexOut[0] & (!HexOut[2])) # (HexOut[0] & ((HexOut[3]))) ) )

	.dataa(!HexOut[2]),
	.datab(!HexOut[0]),
	.datac(!HexOut[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h8B8B8B8B28282828;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N54
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( HexOut[1] & ( (!HexOut[2] & (HexOut[3] & !HexOut[0])) ) ) # ( !HexOut[1] & ( (!HexOut[2] & (HexOut[3])) # (HexOut[2] & (!HexOut[3] & !HexOut[0])) ) )

	.dataa(!HexOut[2]),
	.datab(!HexOut[3]),
	.datac(!HexOut[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h6262626220202020;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N3
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( HexOut[1] & ( (!HexOut[3] & (!HexOut[2] $ (HexOut[0]))) ) ) # ( !HexOut[1] & ( (!HexOut[2] & (HexOut[0])) # (HexOut[2] & (!HexOut[0] & HexOut[3])) ) )

	.dataa(!HexOut[2]),
	.datab(!HexOut[0]),
	.datac(!HexOut[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h2626262690909090;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N12
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( HexOut[1] & ( (!HexOut[2] & (!HexOut[3])) # (HexOut[2] & ((HexOut[0]))) ) ) # ( !HexOut[1] & ( (!HexOut[3] & HexOut[0]) ) )

	.dataa(!HexOut[2]),
	.datab(!HexOut[3]),
	.datac(!HexOut[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h0C0C0C0C8D8D8D8D;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N57
cyclonev_lcell_comb \ss0|OUT~5 (
// Equation(s):
// \ss0|OUT~5_combout  = ( HexOut[1] & ( (HexOut[0] & (!HexOut[2] $ (!HexOut[3]))) ) ) # ( !HexOut[1] & ( (!HexOut[3] & ((HexOut[0]) # (HexOut[2]))) ) )

	.dataa(!HexOut[2]),
	.datab(!HexOut[3]),
	.datac(!HexOut[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5 .extended_lut = "off";
defparam \ss0|OUT~5 .lut_mask = 64'h4C4C4C4C06060606;
defparam \ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N6
cyclonev_lcell_comb \ss0|OUT~6 (
// Equation(s):
// \ss0|OUT~6_combout  = ( HexOut[1] & ( (!HexOut[3] & (!HexOut[2])) # (HexOut[3] & ((HexOut[0]) # (HexOut[2]))) ) ) # ( !HexOut[1] & ( ((!HexOut[0]) # (HexOut[2])) # (HexOut[3]) ) )

	.dataa(gnd),
	.datab(!HexOut[3]),
	.datac(!HexOut[2]),
	.datad(!HexOut[0]),
	.datae(gnd),
	.dataf(!HexOut[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6 .extended_lut = "off";
defparam \ss0|OUT~6 .lut_mask = 64'hFF3FFF3FC3F3C3F3;
defparam \ss0|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N38
dffeas \HexOut[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[5]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[5] .is_wysiwyg = "true";
defparam \HexOut[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N51
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( HexOut[4] & ( (!HexOut[6] & (!HexOut[7] & !HexOut[5])) ) ) # ( !HexOut[4] & ( (!HexOut[6] & (HexOut[7] & !HexOut[5])) # (HexOut[6] & (!HexOut[7] $ (HexOut[5]))) ) )

	.dataa(!HexOut[6]),
	.datab(!HexOut[7]),
	.datac(gnd),
	.datad(!HexOut[5]),
	.datae(gnd),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h6611661188008800;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( HexOut[4] & ( (!HexOut[6] & ((HexOut[5]) # (HexOut[7]))) ) ) # ( !HexOut[4] & ( (!HexOut[7] & (!HexOut[6] & !HexOut[5])) # (HexOut[7] & ((HexOut[5]))) ) )

	.dataa(!HexOut[6]),
	.datab(!HexOut[7]),
	.datac(!HexOut[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h838383832A2A2A2A;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( \HexOut[5]~DUPLICATE_q  & ( (!HexOut[6] & ((HexOut[7]))) # (HexOut[6] & (HexOut[4] & !HexOut[7])) ) ) # ( !\HexOut[5]~DUPLICATE_q  & ( (!HexOut[6] & (HexOut[4] & HexOut[7])) ) )

	.dataa(!HexOut[6]),
	.datab(!HexOut[4]),
	.datac(!HexOut[7]),
	.datad(gnd),
	.datae(!\HexOut[5]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h02021A1A02021A1A;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N27
cyclonev_lcell_comb \ss1|OUT~3 (
// Equation(s):
// \ss1|OUT~3_combout  = ( HexOut[4] & ( (!HexOut[6] & (!HexOut[7] & !HexOut[5])) # (HexOut[6] & (HexOut[7] & HexOut[5])) ) ) # ( !HexOut[4] & ( (!HexOut[6] & ((HexOut[5]))) # (HexOut[6] & (!HexOut[7] & !HexOut[5])) ) )

	.dataa(!HexOut[6]),
	.datab(gnd),
	.datac(!HexOut[7]),
	.datad(!HexOut[5]),
	.datae(gnd),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3 .extended_lut = "off";
defparam \ss1|OUT~3 .lut_mask = 64'h50AA50AAA005A005;
defparam \ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N48
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( HexOut[4] & ( (!HexOut[6] & (!HexOut[7] & !HexOut[5])) ) ) # ( !HexOut[4] & ( (!HexOut[7]) # ((HexOut[6] & !HexOut[5])) ) )

	.dataa(!HexOut[6]),
	.datab(!HexOut[7]),
	.datac(!HexOut[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'hDCDCDCDC80808080;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( HexOut[5] & ( (!HexOut[7] & ((!HexOut[4]) # (HexOut[6]))) ) ) # ( !HexOut[5] & ( (!HexOut[4] & (!HexOut[7] $ (!HexOut[6]))) ) )

	.dataa(!HexOut[4]),
	.datab(!HexOut[7]),
	.datac(!HexOut[6]),
	.datad(gnd),
	.datae(!HexOut[5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h28288C8C28288C8C;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N27
cyclonev_lcell_comb \ss1|OUT~6 (
// Equation(s):
// \ss1|OUT~6_combout  = ( \HexOut[5]~DUPLICATE_q  & ( HexOut[4] ) ) # ( !\HexOut[5]~DUPLICATE_q  & ( HexOut[4] & ( !HexOut[7] $ (HexOut[6]) ) ) ) # ( \HexOut[5]~DUPLICATE_q  & ( !HexOut[4] & ( (HexOut[6]) # (HexOut[7]) ) ) ) # ( !\HexOut[5]~DUPLICATE_q  & ( 
// !HexOut[4] & ( (!HexOut[6]) # (HexOut[7]) ) ) )

	.dataa(!HexOut[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!HexOut[6]),
	.datae(!\HexOut[5]~DUPLICATE_q ),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6 .extended_lut = "off";
defparam \ss1|OUT~6 .lut_mask = 64'hFF5555FFAA55FFFF;
defparam \ss1|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N32
dffeas \HexOut[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[8]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N45
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( HexOut[11] & ( (\HexOut[8]~DUPLICATE_q  & (!HexOut[10] $ (HexOut[9]))) ) ) # ( !HexOut[11] & ( (!HexOut[9] & (!HexOut[10] $ (\HexOut[8]~DUPLICATE_q ))) ) )

	.dataa(!HexOut[10]),
	.datab(!HexOut[9]),
	.datac(!\HexOut[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h8484848409090909;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N18
cyclonev_lcell_comb \ss2|OUT~1 (
// Equation(s):
// \ss2|OUT~1_combout  = ( HexOut[11] & ( (!\HexOut[8]~DUPLICATE_q  & (!HexOut[10])) # (\HexOut[8]~DUPLICATE_q  & ((HexOut[9]))) ) ) # ( !HexOut[11] & ( (!HexOut[10] & (!\HexOut[8]~DUPLICATE_q  $ (!HexOut[9]))) ) )

	.dataa(gnd),
	.datab(!\HexOut[8]~DUPLICATE_q ),
	.datac(!HexOut[10]),
	.datad(!HexOut[9]),
	.datae(gnd),
	.dataf(!HexOut[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1 .extended_lut = "off";
defparam \ss2|OUT~1 .lut_mask = 64'h30C030C0C0F3C0F3;
defparam \ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N54
cyclonev_lcell_comb \ss2|OUT~2 (
// Equation(s):
// \ss2|OUT~2_combout  = ( HexOut[11] & ( (!HexOut[10] & ((!\HexOut[8]~DUPLICATE_q ) # (HexOut[9]))) ) ) # ( !HexOut[11] & ( (HexOut[9] & (HexOut[10] & !\HexOut[8]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!HexOut[9]),
	.datac(!HexOut[10]),
	.datad(!\HexOut[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!HexOut[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2 .extended_lut = "off";
defparam \ss2|OUT~2 .lut_mask = 64'h03000300F030F030;
defparam \ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N3
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( HexOut[11] & ( (HexOut[9] & (!HexOut[10] $ (!\HexOut[8]~DUPLICATE_q ))) ) ) # ( !HexOut[11] & ( (!HexOut[10] & (!HexOut[9] $ (\HexOut[8]~DUPLICATE_q ))) # (HexOut[10] & (!HexOut[9] & \HexOut[8]~DUPLICATE_q )) ) )

	.dataa(!HexOut[10]),
	.datab(!HexOut[9]),
	.datac(!\HexOut[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h8686868612121212;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N0
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( HexOut[11] & ( (HexOut[10] & (!HexOut[9] & HexOut[8])) ) ) # ( !HexOut[11] & ( ((!HexOut[10] & !HexOut[9])) # (HexOut[8]) ) )

	.dataa(!HexOut[10]),
	.datab(!HexOut[9]),
	.datac(!HexOut[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h8F8F8F8F04040404;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N9
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( HexOut[11] & ( (!HexOut[10] & (\HexOut[8]~DUPLICATE_q  & !HexOut[9])) ) ) # ( !HexOut[11] & ( (!HexOut[10] & (\HexOut[8]~DUPLICATE_q  & HexOut[9])) # (HexOut[10] & ((HexOut[9]) # (\HexOut[8]~DUPLICATE_q ))) ) )

	.dataa(!HexOut[10]),
	.datab(gnd),
	.datac(!\HexOut[8]~DUPLICATE_q ),
	.datad(!HexOut[9]),
	.datae(gnd),
	.dataf(!HexOut[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h055F055F0A000A00;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N42
cyclonev_lcell_comb \ss2|OUT~6 (
// Equation(s):
// \ss2|OUT~6_combout  = ( \HexOut[8]~DUPLICATE_q  & ( (!HexOut[10] $ (HexOut[9])) # (HexOut[11]) ) ) # ( !\HexOut[8]~DUPLICATE_q  & ( (!HexOut[10] $ (HexOut[11])) # (HexOut[9]) ) )

	.dataa(!HexOut[10]),
	.datab(!HexOut[9]),
	.datac(gnd),
	.datad(!HexOut[11]),
	.datae(gnd),
	.dataf(!\HexOut[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6 .extended_lut = "off";
defparam \ss2|OUT~6 .lut_mask = 64'hBB77BB7799FF99FF;
defparam \ss2|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N9
cyclonev_lcell_comb \ss3|OUT~0 (
// Equation(s):
// \ss3|OUT~0_combout  = ( HexOut[13] & ( (!HexOut[15] & (!HexOut[12] $ (HexOut[14]))) # (HexOut[15] & (!HexOut[12] & HexOut[14])) ) ) # ( !HexOut[13] & ( (HexOut[15] & (!HexOut[12] & !HexOut[14])) ) )

	.dataa(!HexOut[15]),
	.datab(!HexOut[12]),
	.datac(gnd),
	.datad(!HexOut[14]),
	.datae(gnd),
	.dataf(!HexOut[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0 .extended_lut = "off";
defparam \ss3|OUT~0 .lut_mask = 64'h4400440088668866;
defparam \ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N15
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( HexOut[13] & ( (HexOut[14] & (!HexOut[15] $ (HexOut[12]))) ) ) # ( !HexOut[13] & ( (!HexOut[12] & (HexOut[15])) # (HexOut[12] & ((HexOut[14]))) ) )

	.dataa(!HexOut[15]),
	.datab(!HexOut[12]),
	.datac(gnd),
	.datad(!HexOut[14]),
	.datae(gnd),
	.dataf(!HexOut[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h4477447700990099;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( HexOut[12] & ( (!HexOut[14] & (!HexOut[13] & !HexOut[15])) # (HexOut[14] & ((HexOut[15]))) ) ) # ( !HexOut[12] & ( (HexOut[14] & (!HexOut[13] & HexOut[15])) ) )

	.dataa(!HexOut[14]),
	.datab(!HexOut[13]),
	.datac(!HexOut[15]),
	.datad(gnd),
	.datae(!HexOut[12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h0404858504048585;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( HexOut[13] & ( (!HexOut[15] & (!HexOut[12] $ (HexOut[14]))) ) ) # ( !HexOut[13] & ( (!HexOut[12] & ((HexOut[14]))) # (HexOut[12] & (HexOut[15] & !HexOut[14])) ) )

	.dataa(!HexOut[15]),
	.datab(!HexOut[12]),
	.datac(!HexOut[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h1C1C1C1C82828282;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( HexOut[13] & ( (!HexOut[14] & ((!HexOut[12]))) # (HexOut[14] & (!HexOut[15])) ) ) # ( !HexOut[13] & ( (!HexOut[15] & !HexOut[12]) ) )

	.dataa(!HexOut[15]),
	.datab(!HexOut[12]),
	.datac(!HexOut[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h88888888CACACACA;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N39
cyclonev_lcell_comb \ss3|OUT~5 (
// Equation(s):
// \ss3|OUT~5_combout  = ( !HexOut[12] & ( HexOut[15] & ( (HexOut[14] & HexOut[13]) ) ) ) # ( HexOut[12] & ( !HexOut[15] & ( (!HexOut[14] & !HexOut[13]) ) ) ) # ( !HexOut[12] & ( !HexOut[15] & ( (!HexOut[14]) # (!HexOut[13]) ) ) )

	.dataa(!HexOut[14]),
	.datab(gnd),
	.datac(!HexOut[13]),
	.datad(gnd),
	.datae(!HexOut[12]),
	.dataf(!HexOut[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5 .extended_lut = "off";
defparam \ss3|OUT~5 .lut_mask = 64'hFAFAA0A005050000;
defparam \ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \ss3|OUT~6 (
// Equation(s):
// \ss3|OUT~6_combout  = ( HexOut[12] & ( HexOut[15] & ( (!HexOut[14]) # (!HexOut[13]) ) ) ) # ( !HexOut[12] & ( HexOut[15] ) ) # ( HexOut[12] & ( !HexOut[15] & ( (!HexOut[13]) # (HexOut[14]) ) ) ) # ( !HexOut[12] & ( !HexOut[15] & ( !HexOut[14] $ 
// (HexOut[13]) ) ) )

	.dataa(!HexOut[14]),
	.datab(gnd),
	.datac(!HexOut[13]),
	.datad(gnd),
	.datae(!HexOut[12]),
	.dataf(!HexOut[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6 .extended_lut = "off";
defparam \ss3|OUT~6 .lut_mask = 64'hA5A5F5F5FFFFFAFA;
defparam \ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N48
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( HexOut[18] & ( (HexOut[17] & (!HexOut[16] $ (HexOut[19]))) ) ) # ( !HexOut[18] & ( (HexOut[16] & (!HexOut[17] $ (!HexOut[19]))) ) )

	.dataa(!HexOut[17]),
	.datab(!HexOut[16]),
	.datac(gnd),
	.datad(!HexOut[19]),
	.datae(gnd),
	.dataf(!HexOut[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h1122112244114411;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N39
cyclonev_lcell_comb \ss4|OUT~1 (
// Equation(s):
// \ss4|OUT~1_combout  = ( HexOut[19] & ( (!HexOut[16] & (HexOut[18])) # (HexOut[16] & ((!HexOut[17]))) ) ) # ( !HexOut[19] & ( (HexOut[18] & (!HexOut[17] $ (HexOut[16]))) ) )

	.dataa(gnd),
	.datab(!HexOut[18]),
	.datac(!HexOut[17]),
	.datad(!HexOut[16]),
	.datae(gnd),
	.dataf(!HexOut[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1 .extended_lut = "off";
defparam \ss4|OUT~1 .lut_mask = 64'h3003300333F033F0;
defparam \ss4|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N12
cyclonev_lcell_comb \ss4|OUT~2 (
// Equation(s):
// \ss4|OUT~2_combout  = ( HexOut[17] & ( (HexOut[19] & (!HexOut[16] & HexOut[18])) ) ) # ( !HexOut[17] & ( (!HexOut[19] & (!HexOut[16] & !HexOut[18])) # (HexOut[19] & ((HexOut[18]))) ) )

	.dataa(!HexOut[19]),
	.datab(!HexOut[16]),
	.datac(gnd),
	.datad(!HexOut[18]),
	.datae(gnd),
	.dataf(!HexOut[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2 .extended_lut = "off";
defparam \ss4|OUT~2 .lut_mask = 64'h8855885500440044;
defparam \ss4|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N51
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( HexOut[19] & ( (!HexOut[17] & (!HexOut[16] $ (HexOut[18]))) ) ) # ( !HexOut[19] & ( (!HexOut[17] & (HexOut[16] & HexOut[18])) # (HexOut[17] & (!HexOut[16] $ (!HexOut[18]))) ) )

	.dataa(!HexOut[17]),
	.datab(!HexOut[16]),
	.datac(!HexOut[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h1616161682828282;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N36
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( HexOut[16] & ( (!HexOut[19]) # ((!HexOut[18] & HexOut[17])) ) ) # ( !HexOut[16] & ( (!HexOut[19] & (HexOut[18] & HexOut[17])) ) )

	.dataa(!HexOut[19]),
	.datab(!HexOut[18]),
	.datac(!HexOut[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h02020202AEAEAEAE;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N15
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( HexOut[18] & ( (HexOut[16] & (!HexOut[19] $ (HexOut[17]))) ) ) # ( !HexOut[18] & ( (!HexOut[19] & ((!HexOut[17]) # (HexOut[16]))) ) )

	.dataa(!HexOut[19]),
	.datab(!HexOut[16]),
	.datac(!HexOut[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'hA2A2A2A221212121;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N24
cyclonev_lcell_comb \ss4|OUT~6 (
// Equation(s):
// \ss4|OUT~6_combout  = ( HexOut[16] & ( (!HexOut[18] $ (HexOut[17])) # (HexOut[19]) ) ) # ( !HexOut[16] & ( (!HexOut[17]) # (!HexOut[18] $ (!HexOut[19])) ) )

	.dataa(gnd),
	.datab(!HexOut[18]),
	.datac(!HexOut[19]),
	.datad(!HexOut[17]),
	.datae(gnd),
	.dataf(!HexOut[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6 .extended_lut = "off";
defparam \ss4|OUT~6 .lut_mask = 64'hFF3CFF3CCF3FCF3F;
defparam \ss4|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N51
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( HexOut[22] & ( (!HexOut[21] & (!HexOut[20] $ (!HexOut[23]))) ) ) # ( !HexOut[22] & ( (!HexOut[20] & (!HexOut[23] $ (HexOut[21]))) ) )

	.dataa(!HexOut[20]),
	.datab(!HexOut[23]),
	.datac(gnd),
	.datad(!HexOut[21]),
	.datae(gnd),
	.dataf(!HexOut[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h8822882266006600;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N0
cyclonev_lcell_comb \ss5|OUT~1 (
// Equation(s):
// \ss5|OUT~1_combout  = ( HexOut[22] & ( (!HexOut[23] & (!HexOut[20] $ (HexOut[21]))) # (HexOut[23] & ((HexOut[21]) # (HexOut[20]))) ) ) # ( !HexOut[22] & ( (HexOut[23] & (!HexOut[20] & HexOut[21])) ) )

	.dataa(!HexOut[23]),
	.datab(gnd),
	.datac(!HexOut[20]),
	.datad(!HexOut[21]),
	.datae(gnd),
	.dataf(!HexOut[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1 .extended_lut = "off";
defparam \ss5|OUT~1 .lut_mask = 64'h00500050A55FA55F;
defparam \ss5|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N48
cyclonev_lcell_comb \ss5|OUT~2 (
// Equation(s):
// \ss5|OUT~2_combout  = ( HexOut[22] & ( (HexOut[23] & ((HexOut[21]) # (HexOut[20]))) ) ) # ( !HexOut[22] & ( (HexOut[20] & (!HexOut[23] & HexOut[21])) ) )

	.dataa(!HexOut[20]),
	.datab(!HexOut[23]),
	.datac(!HexOut[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2 .extended_lut = "off";
defparam \ss5|OUT~2 .lut_mask = 64'h0404040413131313;
defparam \ss5|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N39
cyclonev_lcell_comb \ss5|OUT~3 (
// Equation(s):
// \ss5|OUT~3_combout  = ( HexOut[20] & ( (!HexOut[22] & (HexOut[23] & HexOut[21])) # (HexOut[22] & (!HexOut[23] & !HexOut[21])) ) ) # ( !HexOut[20] & ( (!HexOut[22] & (!HexOut[23] & !HexOut[21])) # (HexOut[22] & ((HexOut[21]))) ) )

	.dataa(gnd),
	.datab(!HexOut[22]),
	.datac(!HexOut[23]),
	.datad(!HexOut[21]),
	.datae(gnd),
	.dataf(!HexOut[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3 .extended_lut = "off";
defparam \ss5|OUT~3 .lut_mask = 64'hC033C033300C300C;
defparam \ss5|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N15
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = (!HexOut[21] & ((!HexOut[22] & (!HexOut[20])) # (HexOut[22] & ((!HexOut[23]))))) # (HexOut[21] & (!HexOut[20] & (!HexOut[23])))

	.dataa(!HexOut[21]),
	.datab(!HexOut[20]),
	.datac(!HexOut[23]),
	.datad(!HexOut[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'hC8E0C8E0C8E0C8E0;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N12
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( HexOut[22] & ( (!HexOut[20] & (!HexOut[21] $ (!HexOut[23]))) ) ) # ( !HexOut[22] & ( (!HexOut[23] & ((!HexOut[20]) # (HexOut[21]))) ) )

	.dataa(!HexOut[21]),
	.datab(!HexOut[20]),
	.datac(gnd),
	.datad(!HexOut[23]),
	.datae(gnd),
	.dataf(!HexOut[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'hDD00DD0044884488;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N36
cyclonev_lcell_comb \ss5|OUT~6 (
// Equation(s):
// \ss5|OUT~6_combout  = ( HexOut[23] & ( (!HexOut[20]) # ((!HexOut[22]) # (HexOut[21])) ) ) # ( !HexOut[23] & ( (!HexOut[22] & ((HexOut[21]))) # (HexOut[22] & ((!HexOut[21]) # (HexOut[20]))) ) )

	.dataa(!HexOut[20]),
	.datab(!HexOut[22]),
	.datac(gnd),
	.datad(!HexOut[21]),
	.datae(gnd),
	.dataf(!HexOut[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6 .extended_lut = "off";
defparam \ss5|OUT~6 .lut_mask = 64'h33DD33DDEEFFEEFF;
defparam \ss5|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
