m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vproblem2
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1738190597
!i10b 1
!s100 H::c:Fjn_CXm8CHVA_C?I2
IozJEGGfQDhJX>@EFClhi`1
VDg1SIo80bB@j0V0VzS_@n1
!s105 problem2_tb_sv_unit
S1
dC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/assignment1/problem2/Simulation
w1738190318
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/assignment1/problem2/Simulation/problem2_tb.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/assignment1/problem2/Simulation/problem2_tb.sv
L0 4
OV;L;10.5b;63
r1
!s85 0
31
!s108 1738190597.000000
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/assignment1/problem2/Simulation/problem2_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/assignment1/problem2/Simulation/problem2_tb.sv|
!i113 1
o-work work -sv
tCvgOpt 0
