#ifndef BUILD_LK
#include <linux/string.h>
#endif

#include "lcm_drv.h"

#ifdef BUILD_LK
	#include <platform/mt_gpio.h>
	#include <string.h>
#elif defined(BUILD_UBOOT)
	#include <asm/arch/mt_gpio.h>
#else
	#include <mach/mt_gpio.h>
#endif



// ---------------------------------------------------------------------------
// Local Constants
// ---------------------------------------------------------------------------

#define FRAME_WIDTH           (720)
#define FRAME_HEIGHT          (1280)

#define REGFLAG_DELAY          0XFD
#define REGFLAG_END_OF_TABLE   0xFE // END OF REGISTERS MARKER


#define GPIO_LCD_BIAS_ENP_PIN          GPIO12
#define GPIO_LCD_BIAS_ENN_PIN          GPIO105
#define GPIO_DISP_LRSTB_PIN            GPIO112
#define GPIO_LCD_DRV_EN_PIN            GPIO90



#define LCM_DSI_CMD_MODE       0   
#define LCM_ID                 0x1283


#define LCD_MODUL_ID           (0x02)

#ifndef TRUE
#define TRUE 1
#endif

#ifndef FALSE
#define FALSE 0
#endif

static unsigned int lcm_esd_test = FALSE; ///only for ESD test



// ---------------------------------------------------------------------------
// Local Variables
// ---------------------------------------------------------------------------

static LCM_UTIL_FUNCS lcm_util;

#define SET_RESET_PIN(v) (lcm_util.set_reset_pin((v)))

#define UDELAY(n) (lcm_util.udelay(n))
#define MDELAY(n) (lcm_util.mdelay(n))


// ---------------------------------------------------------------------------
// Local Functions
// ---------------------------------------------------------------------------

#define dsi_set_cmdq_V2(cmd, count, ppara, force_update) lcm_util.dsi_set_cmdq_V2(cmd, count, ppara, force_update)
#define dsi_set_cmdq(pdata, queue_size, force_update) lcm_util.dsi_set_cmdq(pdata, queue_size, force_update)
#define wrtie_cmd(cmd) lcm_util.dsi_write_cmd(cmd)
#define write_regs(addr, pdata, byte_nums) lcm_util.dsi_write_regs(addr, pdata, byte_nums)
#define read_reg(cmd) lcm_util.dsi_dcs_read_lcm_reg(cmd)
#define read_reg_v2(cmd, buffer, buffer_size) lcm_util.dsi_dcs_read_lcm_reg_v2(cmd, buffer, buffer_size) 

static struct LCM_setting_table {
unsigned char cmd;
unsigned char count;
unsigned char para_list[64];
}lcm_initialization_setting[],lcm_deep_sleep_mode_in_setting[];

static struct LCM_setting_table lcm_initialization_setting[] = {
	/*
	Note :

	Data ID will depends on the following rule.
	
		count of parameters > 1	=> Data ID = 0x39
		count of parameters = 1	=> Data ID = 0x15
		count of parameters = 0	=> Data ID = 0x05

	Structure Format :

	{DCS command, count of parameters, {parameter list}}
	{REGFLAG_DELAY, milliseconds of time, {}},

	...
	//------------------------------------------------------
	// SSD28x5 Config - MIPI Video Mode (Ò»°ãÎÞÐèÐÞžÄ)
	//------------------------------------------------------ 
	/*
	{0xb9,2, {0x00,0x00}}, 	// PLL disable
	{0xb8,2, {0x00,0x00}},	// VC(Virtual ChannelID) Control Register 
	{0xDE,2, {0x00,3}}, 	
	{0xBA,PLL_H,PLL_L}},// PLL Control Register
						
	{0xbb,0x00,0x09}},	// Clock Control Register for LP 
	{0xb9,0x00,0x01}},	// PLL enable 

	{0xB1,VLP,HLP}},	
	{0xB2,VBP,HBP+1}},	
	{0xB3,VFP,HFP-1}},	
	{0xB4,HDISP>>8,HDISP}}, 
	{0xB5,VDISP>>8,VDISP}}, 

	{0xB6,0x00,0x13}},	// 13:Pulses 	17:Events	1B:Burst  
	DelayMs(10); 		
	*/
	
	/*
	
	//------------------------------------------------------
	// LCD Driver : OTM1283A Initial
	//------------------------------------------------------
        {0x00,1, {0x00}},
        {0xff,3, {0x12,0x83,0x01}},	//EXTC=1
	{0x00,1, {0x80}},	            //Orise mode enable
	{0xff,2, {0x12,0x83}},

	//-------------------- panel setting --------------------//
	{0x00,1, {0x80}},             //RTN. 
	{0xc0,9, {0x00,0x64,0x00,0x0e,0x12,0x00,0x64,0x0e,0x12}},

	{0x00,1, {0xb4}},             // column  55		  2dot 15
	{0xc0,1, {0x55}},

        //	{0x00,0xb5);                // backward
        //	{0xc0,0x18);

	{0x00,1, {0x81}},             //frame rate:60Hz
	{0xc1,1, {0x55}},

	{0x00,1, {0x81}},             //source bias 0.75uA
	{0xc4,1, {0x82}},

	{0x00,1, {0x90}},             //clock delay for data latch 
	{0xc4,1, {0x49}},

	{0x00,1, {0x82}},             //Chopper
	{0xc4,1, {0x02}},	
	
	{0x00,1, {0xc6}},             //De-bounce
	{0xb0,1, {0x03}},

	//-------------------- power setting --------------------//
	{0x00,1, {0xa0}},             //dcdc setting
	{0xc4,14, {0x05,0x10,0x06,0x02,0x05,0x15,0x10,0x05,0x10,0x07,0x02,0x05,0x15,0x10}},

	{0x00,1, {0xb0}},             //clamp voltage setting
	{0xc4,2, {0x00,0x00}},
	
	{0x00,1, {0xbb}},             //LVD voltage level setting
	{0xc5,1, {0x80}},
	 
	{0x00,1, {0x91}},             //VGH=15V, VGL=-12V, pump ratio:VGH=6x, VGL=-5x
	{0xc5,2, {0x49,0x50}},   //(0xc5,0x49,0x50)	{0xc5,0x46,0x50);

	{0x00,1, {0x00}},             //ae GVDD=4.7V, NGVDD=-4.7V		   0.012v/step
	{0xd8,2, {0x8E,0x8E}},		//(0xd8,0x84,0x84) 84 	GVDD=4.2V, NGVDD=-4.2V

  //	{0x00,0x00);             //VCOMDC=-1.56V
  //	{0xd9,0x55);

	{0x00,1, {0xb0}},             //VDD_18V=1.7V, LVDSVDD=1.55V
	{0xc5,2, {0x04,0xb8}},

	//-------------------- power IC -------------------------//
	{0x00,1, {0x90}},             //Mode-3
	{0xf5,4, {0x02,0x11,0x02,0x11}},

	{0x00,1, {0x90}},             //VDDA=2xVCI; 1.5*=00, 2*=50, 3*=a0
	{0xc5,1, {0x50}},

	{0x00,1, {0x94}},             //Frequency
	{0xc5,1, {0x66}},

	{0x00,1, {0xb2}},             //VGLO1 setting 
	{0xf5,2, {0x00,0x00}},	
	
	{0x00,1, {0xb4}},             //VGLO1_S setting 
	{0xf5,2, {0x00,0x00}},	
	
	{0x00,1, {0xb6}},             //VGLO2 setting 
	{0xf5,2, {0x00,0x00}},	
	
	{0x00,1, {0xb8}},             //VGLO2_S setting 
	{0xf5,2, {0x00,0x00}},		
   
	{0x00,1, {0x94}},             //VCL ON
	{0xf5,1, {0x02}},		
	
	{0x00,1, {0xBA}},             //VSP ON
	{0xf5,1, {0x03}},
   
	{0x00,1, {0xb2}},             //VGHO Option
	{0xc5,1, {0x40}},
   
	{0x00,1, {0xb4}},             //VGLO Option
	{0xc5,1, {0xC0}},
	
	//-------------------- panel timing state control --------------------//
	{0x00,1, {0x80}},             //panel timing state control
	{0xcb,11, {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	
        {0x00,1, {0x90}},             //panel timing state control
	{0xcb,15, {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},	
	
        {0x00,1, {0xA0}},             //panel timing state control
	{0xcb,15, {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},	

        {0x00,1, {0xB0}},             //panel timing state control
	{0xcb,15, {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},	

	{0x00,1, {0xc0}},             //panel timing state control
	{0xcb,15, {0x05,0x05,0x05,0x05,0x05,0x05,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
   
	{0x00,1, {0xd0}},             //panel timing state control
	{0xcb,15, {0x00,0x00,0x00,0x00,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x00,0x00}},
   
	{0x00,1, {0xe0}},             //panel timing state control
	{0xcb,14, {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x05,0x05}},
   
	{0x00,1, {0xf0}},             //panel timing state control
	{0xcb,11, {0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xfc,0xff,0xff,0xff}},

	//-------------------- panel pad mapping control --------------------//
	{0x00,1, {0x80}},             //panel pad mapping control
	{0xcc,15, {0x0c,0x0a,0x10,0x0e,0x02,0x04,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
   
	{0x00,1, {0x90}},             //panel pad mapping control
	{0xcc,15, {0x00,0x00,0x00,0x00,0x06,0x2e,0x2d,0x0b,0x09,0x0f,0x0d,0x01,0x03,0x00,0x00}},
   
	{0x00,1, {0xa0}},             //panel pad mapping control
	{0xcc,14, {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x2e,0x2d}},
   
	{0x00,1, {0xb0}},             //panel pad mapping control
	{0xcc,15, {0x0d,0x0f,0x09,0x0b,0x03,0x01,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
   
	{0x00,1, {0xc0}},             //panel pad mapping control
	{0xcc,15, {0x00,0x00,0x00,0x00,0x06,0x2d,0x2e,0x0e,0x10,0x0a,0x0c,0x04,0x02,0x00,0x00}},
   
	{0x00,1, {0xd0}},             //panel pad mapping control
	{0xcc,14, {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x2d,0x2e}},


	//-------------------- panel timing setting --------------------//
	{0x00,1, {0x80}},             //panel VST setting
	{0xce,12, {0x8b,0x03,0x18,0x8a,0x03,0x18,0x89,0x03,0x18,0x88,0x03,0x18}},
        {0x00,1, {0x90}},             //panel VEND 1/2 setting
	{0xce,14, {0x38,0x0f,0x18,0x38,0x0e,0x18,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},   
	{0x00,1, {0xa0}},             //panel CLKA1/2 setting
	{0xce,14, {0x38,0x07,0x05,0x00,0x00,0x18,0x00,0x38,0x06,0x05,0x01,0x00,0x18,0x00}},
	{0x00,1, {0xb0}},             //panel CLKA3/4 setting
	{0xce,14, {0x38,0x05,0x05,0x02,0x00,0x18,0x00,0x38,0x04,0x05,0x03,0x00,0x18,0x00}}, 
	{0x00,1, {0xc0}},             //panel CLKb1/2 setting
	{0xce,14, {0x38,0x03,0x05,0x04,0x00,0x18,0x00,0x38,0x02,0x05,0x05,0x00,0x18,0x00}},
	{0x00,1, {0xd0}},             //panel CLKb3/4 setting
	{0xce,14, {0x38,0x01,0x05,0x06,0x00,0x18,0x00,0x38,0x00,0x05,0x07,0x00,0x18,0x00}}, 
        {0x00,1, {0x80}},             //panel CLKc1/2 setting
	{0xcf,14, {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}}, 
        {0x00,1, {0x90}},             //panel CLKc3/4 setting
	{0xcf,14, {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
        {0x00,1, {0xa0}},             //panel CLKd1/2 setting
	{0xcf,14, {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},  
        {0x00,1, {0xb0}},             //panel CLKd3/4 setting
	{0xcf,14, {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},	     
   
	{0x00,1, {0xc0}},             //panel ECLK setting
	{0xcf,11, {0x01,0x01,0x20,0x20,0x00,0x00,0x02,0x81,0x00,0x03,0x08}}, //gate pre. ena. 
	{0x00,1, {0xb5}},             //TCON_GOA_OUT Setting
	{0xc5,6, {0x38,0x11,0x7f,0x38,0x11,0x7f}},  //normal output with VGH/VGL
  
        //	{0x00,0x00}},             //Command 2 Disable
        //	{0xff,0xff,0xff,0xff}}, 

		   //  38   00   3F   38   00   3F
        //-----------------------------------------------------------gamma


	{0x00,1, {0x00}},								 //20140526
	{0xE1,16, {0x00,0x15,0x1B,0x0E,0x05,0x10,0x0A,0x08,0x05,0x08,0x0B,0x07,0x0F,0x12,0x0D,0x00}},							
	{0x00,1, {0x00}},
	{0xE2,16, {0x00,0x15,0x1C,0x0E,0x06,0x10,0x0A,0x09,0x04,0x08,0x0B,0x08,0x0F,0x12,0x0C,0x00}},

	//--------------------------------------------------------------//



	 ////////////////SET MIPI 4 LANE///////////
        {0x00,1, {0x92}},            
	{0xff,2, {0x30,0x02}},

        {0x00,1, {0x00}},   //VCOMDC=-1.56V
	{0xd9,1, {0x69}},



	{0x35,1, {0x00}},		//TE
	{0x51,1, {0xFF}},		//TE
	{0x53,1, {0x24}},		//TE
	{0x55,1, {0x00}},		//TE
        {0x11,0, {0x00}},
	{REGFLAG_DELAY, 100, {}},
	{0x29, 0, {0x00}},
	{REGFLAG_DELAY, 10, {}},
	//------------------------------------------------------
	// SSD2825 Configuration - 	HS mode
	//------------------------------------------------------
	{0xb8,2, {0x00,0x00}},
	{0xb7,2, {0x06,0x59}},	//Configuration Register  59 
	{REGFLAG_DELAY, 10, {}},

*/


     	{0x00,	1,	{0x00}},
    	{0xff,	3,	{0x12,0x83,0x01}},   //EXTC=1
	{0x00,	1,	{0x80}},	     //Orise mode enable
	{0xff,	2,	{0x12,0x83}},

	//panel setting
	{0x00,	1,	{0x80}},             //RTN
	{0xc0,	9,	{0x00,0x64,0x00,0x0e,0x12,0x00,0x64,0x0e,0x12}},

	{0x00,	1,	{0xb4}},             // column
	{0xc0,	1,	{0x55}},

	{0x00,	1,	{0x81}},             //frame rate:60Hz
	{0xc1,	1,	{0x55}},

	{0x00,	1,	{0x81}},             //source bias 0.75uA
	{0xc4,	1,	{0x82}},

	{0x00,	1,	{0x90}},             //clock delay for data latch 
	{0xc4,	1,	{0x49}},

	{0x00,	1,	{0x82}},             //Chopper
	{0xc4,	1,	{0x02}},	
	
	{0x00,	1,	{0xc6}},             //De-bounce
	{0xb0,	1,	{0x03}},

	//power setting
	{0x00,	1,	{0xa0}},             //dcdc setting
	{0xc4,	14,{0x05,0x10,0x06,0x02,0x05,0x15,0x10,0x05,0x10,0x07,0x02,0x05,0x15,0x10}},

	{0x00,	1,	{0xb0}},             //clamp voltage setting
	{0xc4,	2,	{0x00,0x00}},
	
	{0x00,	1,	{0xbb}},             //LVD voltage level setting
	{0xc5,	1,	{0x80}},
	 
	{0x00,	1,	{0x91}},
	{0xc5,	2,	{0x49,0x50}},

	{0x00,	1,	{0x00}},             //GVDD=4.7V, NGVDD=-4.7V
	{0xd8,	2,	{0x8E,0x8E}},	     //GVDD=4.2V, NGVDD=-4.2V

	{0x00,	1,	{0xb0}},
	{0xc5,	2,	{0x04,0xb8}},

	//Power IC
	{0x00,	1,	{0x90}},             //Mode-3
	{0xf5,	4,	{0x02,0x11,0x02,0x11}},

	{0x00,	1,	{0x90}},           
	{0xc5,	1,	{0x50}},

	{0x00,	1,	{0x94}},             //Frequency
	{0xc5,	1,	{0x66}},

	{0x00,	1,	{0xb2}},             //VGLO1 setting 
	{0xf5,	2,	{0x00,0x00}},	
	
	{0x00,	1,	{0xb4}},             //VGLO1_S setting 
	{0xf5,	2,	{0x00,0x00}},	
	
	{0x00,	1,	{0xb6}},             //VGLO2 setting 
	{0xf5,	2,	{0x00,0x00}},	
	
	{0x00,	1,	{0xb8}},             //VGLO2_S setting 
	{0xf5,	2,	{0x00,0x00}},		
   
	{0x00,	1,	{0x94}},             //VCL ON
	{0xf5,	1,	{0x02}},		
	
	{0x00,	1,	{0xBA}},             //VSP ON
	{0xf5,	1,	{0x03}},
   
	{0x00,	1,	{0xb2}},             //VGHO Option
	{0xc5,	1,	{0x40}},
   
	{0x00,	1,	{0xb4}},             //VGLO Option
	{0xc5,	1,	{0xC0}},
	
	//panel timing state control
	{0x00,	1,	{0x80}},            //panel timing state control
	{0xcb,	11,	{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	
    	{0x00,	1,	{0x90}},            //panel timing state control
	{0xcb,	15,	{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},	
	
   	{0x00,	1,	{0xA0}},            //panel timing state control
	{0xcb,	15,	{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},	

   	{0x00,	1,	{0xB0}},            //panel timing state control
	{0xcb,	15,	{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},	

	{0x00,	1,	{0xc0}},            //panel timing state control
	{0xcb,	15,	{0x05,0x05,0x05,0x05,0x05,0x05,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
   
	{0x00,	1,	{0xd0}},            //panel timing state control
	{0xcb,	15,	{0x00,0x00,0x00,0x00,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x00,0x00}},
   
	{0x00,	1,	{0xe0}},            //panel timing state control
	{0xcb,	14,	{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x05,0x05}},
   
	{0x00,	1,	{0xf0}},            //panel timing state control
	{0xcb,	11,	{0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xfc,0xff,0xff,0xff}},

	//panel pad mapping control
	{0x00,	1,	{0x80}},             //panel pad mapping control
	{0xcc,	15,	{0x0c,0x0a,0x10,0x0e,0x02,0x04,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
   
	{0x00,	1,	{0x90}},             //panel pad mapping control
	{0xcc,	15,	{0x00,0x00,0x00,0x00,0x06,0x2e,0x2d,0x0b,0x09,0x0f,0x0d,0x01,0x03,0x00,0x00}},
   
	{0x00,	1,	{0xa0}},             //panel pad mapping control
	{0xcc,	14,	{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x2e,0x2d}},
   
	{0x00,	1,	{0xb0}},             //panel pad mapping control
	{0xcc,	15,	{0x0d,0x0f,0x09,0x0b,0x03,0x01,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
   
	{0x00,	1,	{0xc0}},             //panel pad mapping control
	{0xcc,	15,	{0x00,0x00,0x00,0x00,0x06,0x2d,0x2e,0x0e,0x10,0x0a,0x0c,0x04,0x02,0x00,0x00}},
   
	{0x00,	1,	{0xd0}},             //panel pad mapping control
	{0xcc,	14,	{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x2d,0x2e}},


	//panel timing setting
	{0x00,	1,	{0x80}},             //panel VST setting
	{0xce,	12,	{0x8b,0x03,0x18,0x8a,0x03,0x18,0x89,0x03,0x18,0x88,0x03,0x18}},

    	{0x00,	1,	{0x90}},             //panel VEND 1/2 setting
	{0xce,	14,	{0x38,0x0f,0x18,0x38,0x0e,0x18,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},   
   
	{0x00,	1,	{0xa0}},             //panel CLKA1/2 setting
	{0xce,	14,	{0x38,0x07,0x05,0x00,0x00,0x18,0x00,0x38,0x06,0x05,0x01,0x00,0x18,0x00}},
   
	{0x00,	1,	{0xb0}},             //panel CLKA3/4 setting
	{0xce,	14,	{0x38,0x05,0x05,0x02,0x00,0x18,0x00,0x38,0x04,0x05,0x03,0x00,0x18,0x00}},
   
	{0x00,	1,	{0xc0}},             //panel CLKb1/2 setting
	{0xce,	14,	{0x38,0x03,0x05,0x04,0x00,0x18,0x00,0x38,0x02,0x05,0x05,0x00,0x18,0x00}},
   
	{0x00,	1,	{0xd0}},             //panel CLKb3/4 setting
	{0xce,	14,	{0x38,0x01,0x05,0x06,0x00,0x18,0x00,0x38,0x00,0x05,0x07,0x00,0x18,0x00}},
   
    	{0x00,	1,	{0x80}},             //panel CLKc1/2 setting
	{0xcf,	14,	{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
   
    	{0x00,	1,	{0x90}},             //panel CLKc3/4 setting
	{0xcf,	14,	{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	
    	{0x00,	1,	{0xa0}},             //panel CLKd1/2 setting
	{0xcf,	14,	{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
   
    	{0x00,	1,	{0xb0}},             //panel CLKd3/4 setting
	{0xcf,	14,	{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},	     
   
	{0x00,	1,	{0xc0}},             //panel ECLK setting
	{0xcf,	11,	{0x01,0x01,0x20,0x20,0x00,0x00,0x02,0x81,0x00,0x03,0x08}},
   
	{0x00,	1,	{0xb5}},             //TCON_GOA_OUT Setting
	{0xc5,	6,	{0x38,0x11,0x7f,0x38,0x11,0x7f}},
  

	//gamma setting
	{0x00,	1,	{0x00}},	//20140526
	{0xE1,	16,	{0x00,0x15,0x1B,0x0E,0x05,0x10,0x0A,0x08,0x05,0x08,0x0B,0x07,0x0F,0x12,0x0D,0x00}},
								
	{0x00,	1,	{0x00}},
	{0xE2,	16,	{0x00,0x15,0x1C,0x0E,0x06,0x10,0x0A,0x09,0x04,0x08,0x0B,0x08,0x0F,0x12,0x0C,0x00}},


	//SET MIPI 4 LANES
  	{0x00,	1,	{0x92}},            
	{0xff,	2,	{0x30,0x02}},

  	{0x00,	1,	{0x00}},	//VCOMDC=-1.56V
	{0xd9,	1,	{0x69}},

       {0x00,	1,	{0x00}},
	{0x35, 	1,	{0x00}},	//TE ON

       {0x00,	1,	{0x00}},
	{0x51,	1,	{0xFF}},

       {0x00,	1,	{0x00}},
	{0x53, 	1,	{0x24}},

       {0x00,	1,	{0x00}},
	{0x55, 	1,	{0x00}},
	
       {0x00,	1,	{0x00}},	
       {0x11,	1,	{0x00}},
	{REGFLAG_DELAY, 120, {}},

       {0x00,	1,	{0x00}},	
	{0x29,	1,	{0x00}},
	{REGFLAG_DELAY, 50, {}},

	
};



static struct LCM_setting_table lcm_sleep_out_setting[] = {
    // Sleep Out
    {0x11, 1, {0x00}},
    {REGFLAG_DELAY, 150, {}},

    // Display ON
    {0x29, 1, {0x00}},
    {REGFLAG_DELAY, 10, {}},
    //{0xb7, 2, {0x06, 0x59}},
    //{REGFLAG_END_OF_TABLE, 0x00, {}}
};



static struct LCM_setting_table lcm_deep_sleep_mode_in_setting[] = {
     // Display off sequence
     {0x28, 1, {0x00}},
     {REGFLAG_DELAY, 10, {}},
     // Sleep Mode Ondiv1_real*div2_real
     {0x10, 1, {0x00}},
     {REGFLAG_DELAY, 150, {}},
     //{0xb7, 2, {0x01, 0x14}},
     //{REGFLAG_END_OF_TABLE, 0x00, {}}
};



#if 0
static struct LCM_setting_table lcm_backlight_level_setting[] = {
    {0x51, 1, {0xFF}},
    {0x53, 1, {0x24}},//close dimming
    {0x55, 1, {0x00}},//close cabc
    {REGFLAG_END_OF_TABLE, 0x00, {}}
};
#endif


static void push_table(struct LCM_setting_table *table, unsigned int count, unsigned char force_update)
{
    unsigned int i;

    for(i = 0; i < count; i++) {

        unsigned cmd;
        cmd = table[i].cmd;

        switch (cmd) {
        case REGFLAG_DELAY :
            MDELAY(table[i].count);
            break;
        case REGFLAG_END_OF_TABLE :
            break;
        default:
            dsi_set_cmdq_V2(cmd, table[i].count, table[i].para_list, force_update);
        }
    }
}


// ---------------------------------------------------------------------------
// LCM Driver Implementations
// ---------------------------------------------------------------------------

static void lcm_set_util_funcs(const LCM_UTIL_FUNCS *util)
{
    memcpy(&lcm_util, util, sizeof(LCM_UTIL_FUNCS));
}


static void lcm_get_params(LCM_PARAMS *params)
{
		memset(params, 0, sizeof(LCM_PARAMS));
	
		params->type   = LCM_TYPE_DSI;

		params->width  = FRAME_WIDTH;
		params->height = FRAME_HEIGHT;

		// enable tearing-free
		params->dbi.te_mode 			= LCM_DBI_TE_MODE_VSYNC_ONLY;
		params->dbi.te_edge_polarity		= LCM_POLARITY_RISING;

#if (LCM_DSI_CMD_MODE)
		params->dsi.mode   = CMD_MODE;
#else
		params->dsi.mode   = BURST_VDO_MODE; //SYNC_PULSE_VDO_MODE;
#endif



#ifdef SLT_DEVINFO_LCM
		params->module="TM055JDSP15-00";
		params->vendor="TIANMA";
		params->ic="OTM1283A";
		params->info="720*1280";
#endif
	
		// DSI
		/* Command mode setting */
		params->dsi.LANE_NUM		    = LCM_FOUR_LANE;
		//The following defined the fomat for data coming from LCD engine.
		//params->dsi.data_format.color_order = LCM_COLOR_ORDER_RGB;
		//params->dsi.data_format.trans_seq   = LCM_DSI_TRANS_SEQ_MSB_FIRST;
		//params->dsi.data_format.padding     = LCM_DSI_PADDING_ON_LSB;
		params->dsi.data_format.format      = LCM_DSI_FORMAT_RGB888;

		// Highly depends on LCD driver capability.
		// Not support in MT6573
		//params->dsi.packet_size=256;

		// Video mode setting		
		//params->dsi.intermediat_buffer_num = 2;

		params->dsi.PS=LCM_PACKED_PS_24BIT_RGB888;

		params->dsi.vertical_sync_active				= 4;
		params->dsi.vertical_backporch					= 20;
		params->dsi.vertical_frontporch					= 8;
		params->dsi.vertical_active_line				= FRAME_HEIGHT; 

		params->dsi.horizontal_sync_active			        = 24;
		params->dsi.horizontal_backporch				= 70;//100 -> 70
		params->dsi.horizontal_frontporch				= 70; //50 -> 70
		params->dsi.horizontal_active_pixel			        = FRAME_WIDTH;

		params->dsi.PLL_CLOCK=229;              //250 -> 229  changed by caozhg
		//params->dsi.pll_div1=0;		// div1=0,1,2,3;div1_real=1,2,4,4 ----0: 546Mbps  1:273Mbps
		//params->dsi.pll_div2=0;		// div2=0,1,2,3;div1_real=1,2,4,4
		//params->dsi.fbk_div =8;

		// Non-continuous clock
		params->dsi.noncont_clock = TRUE;
		params->dsi.noncont_clock_period = 2;	// Unit : frames
		
}




static unsigned int lcm_compare_id(void)
{
    int array[4];
    char buffer[5];
    char id_high=0;
    char id_low=0;
    int id=0;
/*
	SET_RESET_PIN(0);
    MDELAY(25);
	SET_RESET_PIN(1);
    MDELAY(100);
*/

    lcm_util.set_gpio_out(GPIO_LCD_BIAS_ENP_PIN, GPIO_OUT_ONE);
    MDELAY(5);
    lcm_util.set_gpio_out(GPIO_LCD_BIAS_ENN_PIN, GPIO_OUT_ONE);
    MDELAY(50);
    //reset high to low to high
    lcm_util.set_gpio_out(GPIO_DISP_LRSTB_PIN, GPIO_OUT_ONE);
    //mt_set_gpio_out(GPIO_DISP_LRSTB_PIN, GPIO_OUT_ONE);
    MDELAY(10);
    //mt_set_gpio_out(GPIO_DISP_LRSTB_PIN, GPIO_OUT_ZERO);
    lcm_util.set_gpio_out(GPIO_DISP_LRSTB_PIN, GPIO_OUT_ZERO);
    MDELAY(150);
    //mt_set_gpio_out(GPIO_DISP_LRSTB_PIN, GPIO_OUT_ONE);
    lcm_util.set_gpio_out(GPIO_DISP_LRSTB_PIN, GPIO_OUT_ONE);
    MDELAY(100);


    array[0] = 0x00053700;// read id return two byte,version and id
    dsi_set_cmdq(array, 1, 1);
    read_reg_v2(0xA1,buffer, 5);

    id_high = buffer[2]; 
    id_low = buffer[3]; 
    id = (id_high<<8)|id_low; 

    #ifdef BUILD_LK
	  printf("[LK]---caozhengguang----%s---id = 0x%08x----\n",__func__,id);
    #else
	  printk("[KERNEL]---caozhengguang----%s---id = 0x%08x----\n",__func__,id);
    #endif
    return (LCM_ID == id)?1:0;

}


static void lcm_init(void)
{   

/*
    SET_RESET_PIN(1);
    MDELAY(10);
    SET_RESET_PIN(0);
    MDELAY(50);
    SET_RESET_PIN(1);
    MDELAY(100);
*/
    lcm_util.set_gpio_out(GPIO_LCD_BIAS_ENP_PIN, GPIO_OUT_ONE);
    MDELAY(5);
    lcm_util.set_gpio_out(GPIO_LCD_BIAS_ENN_PIN, GPIO_OUT_ONE);
    MDELAY(50);

    //reset high to low to high
    lcm_util.set_gpio_out(GPIO_DISP_LRSTB_PIN, GPIO_OUT_ONE);
    MDELAY(10);
    lcm_util.set_gpio_out(GPIO_DISP_LRSTB_PIN, GPIO_OUT_ZERO);
    MDELAY(150);
    lcm_util.set_gpio_out(GPIO_DISP_LRSTB_PIN, GPIO_OUT_ONE);
    MDELAY(100);

    //lcm_init_registers();
    push_table(lcm_initialization_setting, sizeof(lcm_initialization_setting) / sizeof(struct LCM_setting_table), 1);
    //lcm_util.set_gpio_out(GPIO_LCD_DRV_EN_PIN, GPIO_OUT_ONE);
    //lcm_compare_id();
    #ifdef BUILD_LK
	  printf("[LK]---caozhengguang----%s-------\n",__func__);
    #else
	  printk("[KERNEL]---caozhengguang----%s-------\n",__func__);
    #endif
}


static void lcm_suspend(void)
{

    push_table(lcm_deep_sleep_mode_in_setting, sizeof(lcm_deep_sleep_mode_in_setting) / sizeof(struct LCM_setting_table), 1);
    lcm_util.set_gpio_out(GPIO_DISP_LRSTB_PIN, GPIO_OUT_ZERO);
    //mt_set_gpio_out(GPIO_DISP_LRSTB_PIN, GPIO_OUT_ZERO);
    MDELAY(5);
    lcm_util.set_gpio_out(GPIO_DISP_LRSTB_PIN,  GPIO_OUT_ONE);
    //mt_set_gpio_out(GPIO_DISP_LRSTB_PIN, GPIO_OUT_ONE);
    //disable VSP & VSN
    lcm_util.set_gpio_out(GPIO_LCD_BIAS_ENN_PIN, GPIO_OUT_ZERO);
    lcm_util.set_gpio_out(GPIO_LCD_BIAS_ENP_PIN, GPIO_OUT_ZERO);
    MDELAY(5);
}

static void lcm_resume(void)
{
    lcm_init();

    //push_table(lcm_sleep_out_setting, sizeof(lcm_sleep_out_setting) / sizeof(struct LCM_setting_table), 1);
}


#if (LCM_DSI_CMD_MODE)
static void lcm_update(unsigned int x, unsigned int y,
unsigned int width, unsigned int height)
{
    unsigned int x0 = x;
    unsigned int y0 = y;
    unsigned int x1 = x0 + width - 1;
    unsigned int y1 = y0 + height - 1;

    unsigned char x0_MSB = ((x0>>8)&0xFF);
    unsigned char x0_LSB = (x0&0xFF);
    unsigned char x1_MSB = ((x1>>8)&0xFF);
    unsigned char x1_LSB = (x1&0xFF);
    unsigned char y0_MSB = ((y0>>8)&0xFF);
    unsigned char y0_LSB = (y0&0xFF);
    unsigned char y1_MSB = ((y1>>8)&0xFF);
    unsigned char y1_LSB = (y1&0xFF);

    unsigned int data_array[16];

	data_array[0]= 0x00053902;
	data_array[1]= (x1_MSB<<24)|(x0_LSB<<16)|(x0_MSB<<8)|0x2a;
	data_array[2]= (x1_LSB);
	dsi_set_cmdq(data_array, 3, 1);

	data_array[0]= 0x00053902;
	data_array[1]= (y1_MSB<<24)|(y0_LSB<<16)|(y0_MSB<<8)|0x2b;
	data_array[2]= (y1_LSB);
	dsi_set_cmdq(data_array, 3, 1);

	data_array[0]= 0x002c3909;
	dsi_set_cmdq(data_array, 1, 0);
}
#endif




static unsigned int lcm_esd_check(void)
{
    #ifndef BUILD_LK
    if(lcm_esd_test)
    {
        lcm_esd_test = FALSE;
        return TRUE;
    }

    if((read_reg(0x0A) != 0x9C) || (read_reg(0x0e) != 0x80))
    {
        return TRUE;
    }
    else
    {
        return FALSE;
    }
    #endif
}

static unsigned int lcm_esd_recover(void)
{
    /*
    unsigned char para = 0;

    SET_RESET_PIN(1);
    SET_RESET_PIN(0);
    MDELAY(1);
    SET_RESET_PIN(1);
    MDELAY(120);

    push_table(lcm_initialization_setting, sizeof(lcm_initialization_setting) / sizeof(struct LCM_setting_table), 1);
    MDELAY(10);

    push_table(lcm_sleep_out_setting, sizeof(lcm_sleep_out_setting) / sizeof(struct LCM_setting_table), 1);
    MDELAY(10);

    dsi_set_cmdq_V2(0x35, 1, &para, 1); ///enable TE
    MDELAY(10);
    */
    lcm_init();
    return TRUE;
}


LCM_DRIVER otm1283a_hd720_dsi_vdo_tianma_lcm_drv = 
{
    .name			= "otm1283a_hd720_dsi_vdo_tianma",
    .set_util_funcs = lcm_set_util_funcs,
    .compare_id = lcm_compare_id,
    .get_params = lcm_get_params,
    .init = lcm_init,
    .suspend = lcm_suspend,
    .resume = lcm_resume,
    #if (LCM_DSI_CMD_MODE)
    //.set_backlight = lcm_setbacklight,
    .esd_check = lcm_esd_check,
    .esd_recover = lcm_esd_recover,
    .update = lcm_update,
    #endif
};

