# SimpleRisc-Processor

A try to implement Verilog model of the single stage SimpleRisc processor based on Smruti R. Sarangi's text Basic Computer Architecture.
