#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 20 11:51:48 2021
# Process ID: 8260
# Current directory: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/v_log
# Command line: vivado.exe -source ../scripts/script_main.tcl -mode batch -notrace -tclargs --run_board_selection
# Log file: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/v_log/vivado.log
# Journal file: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/v_log\vivado.jou
#-----------------------------------------------------------
source ../scripts/script_main.tcl -notrace
-----------------------------------------------------------------------
INFO:(TE) Load Settings Script finished
INFO:(TE) Load environment script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Utilities script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Designs script finished
INFO:(TE) Load User Command scripts finished
INFO:(TE) Load SDSoC script finished
-----------------------------------------------------------------------
-----------------------------------------------------------------------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           test_board 
  TE::VPROJ_PATH:           E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado 
  TE::VLABPROJ_PATH:        E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado_lab 
  TE::BOARDDEF_PATH:        E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/board_files 
  TE::FIRMWARE_PATH:        E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/firmware 
  TE::IP_PATH:              E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/ip_lib 
  TE::BD_PATH:              E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/block_design 
  TE::XDC_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints 
  TE::HDL_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/hdl 
  TE::SET_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/settings 
  TE::WORKSPACE_HSI_PATH:   E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/workspace/sdk 
  TE::LIB_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/sw_lib 
  TE::SCRIPT_PATH:          E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/scripts 
  TE::DOC_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/doc 
  TE::PREBUILT_BI_PATH:     E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/software 
  TE::PREBUILT_OS_PATH:     E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/../export 
  TE::LOG_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/v_log 
  TE::BACKUP_PATH:          E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::SDSOC_PATH:           E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/../SDSoC_PFM 
  TE::TMP_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
-----------------------------------------------------------------------
INFO:(TE) Parameter Index: 0
INFO:(TE) Parameter Option: --run_board_selection
-----------------------------------------------------------------------
INFO: [TE_INIT-89] Run TE::INIT::run_board_selection: Prototype
INFO: [TE_INIT-182] Source E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/settings/design_settings.tcl.
INFO: [TE_INIT-0] Script Info:
  Vivado Version:                             Vivado v2018.3 (64-bit)
  TE Script Version:                          2018.3.10
  Board Part (Definition Files) CSV Version:  1.4
  Software IP CSV Version:                    2.2
  Board Design Modify CSV Version:            1.1
  ZIP ignore CSV Version:                     1.0
  ---
  Start project with:                         _create_win_setup
  ------
INFO: [TE_INIT-1] Script Environment:
  Vivado Setting:     1 
  LabTools Setting:   0 
  SDK Setting:        1 
  SDSOC Setting:      0 
  ------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           test_board 
  TE::VPROJ_PATH:           E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado 
  TE::VLABPROJ_PATH:        E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado_lab 
  TE::BOARDDEF_PATH:        E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/board_files 
  TE::FIRMWARE_PATH:        E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/firmware 
  TE::IP_PATH:              E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/ip_lib 
  TE::BD_PATH:              E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/block_design 
  TE::XDC_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints 
  TE::HDL_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/hdl 
  TE::SET_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/settings 
  TE::WORKSPACE_HSI_PATH:   E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/workspace/sdk 
  TE::LIB_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/sw_lib 
  TE::SCRIPT_PATH:          E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/scripts 
  TE::DOC_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/doc 
  TE::PREBUILT_BI_PATH:     E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/software 
  TE::PREBUILT_OS_PATH:     E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/../export 
  TE::LOG_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/v_log 
  TE::BACKUP_PATH:          E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::SDSOC_PATH:           E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/../SDSoC_PFM 
  TE::TMP_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
INFO: [TE_INIT-16] Read board part definition list (File E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/board_files/TE0726_board_files.csv).
INFO: [TE_INIT-18] Read Software list (File: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/sw_lib/apps_list.csv).
INFO: [TE_INIT-22] Read ZIP ignore list (File: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/sw_lib/apps_list.csv).
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|ID |Product ID          |SoC/FPGA Typ                  |SHORT DIR           |PCB REV                                 |DDR Size  |Flash Size|EMMC Size |Others                        |Notes                         |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|1  |te0726-01           |xc7z010clg225-1               |01_64MB             |REV01                                   |64MB      |16MB      |NA        |NA                            |NA                            |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|2  |te0726-03r          |xc7z010clg225-1               |r_128MB             |REV03|REV02                             |128MB     |16MB      |NA        |NA                            |LPDDR3                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|3  |te0726-03m          |xc7z010clg225-1               |m_512MB             |REV03|REV02                             |512MB     |16MB      |NA        |NA                            |LPDDR3                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|4  |te0726-03-07s-1c    |xc7z007sclg225-1              |7s_512MB            |REV03|REV02                             |512MB     |16MB      |NA        |NA                            |LPDDR3                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------
For better table view please resize windows to full screen!
------------------------------------------------------------------------
------------------
Select Module will be done in 2 steps: 
-----
Step 1: (select column filter): 
-Change module list size (for small monitors only), press: 'full' or 'small' 
-Display current module list, press: 'L' or 'l' 
-Restore whole module list, press: 'R' or 'r' 
-Reduce List by ID, press: 'ID' or 'id' or insert ID columns value directly(filter step is bypassed and id number is used) 
-Reduce List by Article Number, press: 'AN' or 'an' 
-Reduce List by SoC/FPGA, press: 'FPGA' or 'fpga' 
-Reduce List by PCB REV, press: 'PCB' or 'pcb' 
-Reduce List by DDR, press: 'DDR' or 'ddr' 
-Reduce List by Flash, press: 'FLASH' or 'flash' 
-Reduce List by EMMC, press: 'EMMC' or 'emmc' 
-Reduce List by Others, press: 'OTHERS' or 'others' 
-Reduce List by Notes, press: 'NOTES' or 'notes' 
-Exit without selection, press: 'Q' or 'q' 
-----------------------
Please Enter Option: 
Note: Input will be compared with list elements, wildcard * possible. Ex.*1*
Go back to top menu with 'q' or 'Q'
Step 2: Insert ID:
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|ID |Product ID          |SoC/FPGA Typ                  |SHORT DIR           |PCB REV                                 |DDR Size  |Flash Size|EMMC Size |Others                        |Notes                         |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|3  |te0726-03m          |xc7z010clg225-1               |m_512MB             |REV03|REV02                             |512MB     |16MB      |NA        |NA                            |LPDDR3                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------
Should the project create with this device? y/N
INFO: [TE_INIT-129] Run TE::INIT::run_project 3 1 1 2
INFO: [TE_INIT-182] Source E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/settings/design_settings.tcl.
INFO: [TE_INIT-0] Script Info:
  Vivado Version:                             Vivado v2018.3 (64-bit)
  TE Script Version:                          2018.3.10
  Board Part (Definition Files) CSV Version:  1.4
  Software IP CSV Version:                    2.2
  Board Design Modify CSV Version:            1.1
  ZIP ignore CSV Version:                     1.0
  ---
  Start project with:                         _create_win_setup
  ------
INFO: [TE_INIT-1] Script Environment:
  Vivado Setting:     1 
  LabTools Setting:   0 
  SDK Setting:        1 
  SDSOC Setting:      0 
  ------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           test_board 
  TE::VPROJ_PATH:           E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado 
  TE::VLABPROJ_PATH:        E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado_lab 
  TE::BOARDDEF_PATH:        E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/board_files 
  TE::FIRMWARE_PATH:        E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/firmware 
  TE::IP_PATH:              E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/ip_lib 
  TE::BD_PATH:              E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/block_design 
  TE::XDC_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints 
  TE::HDL_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/hdl 
  TE::SET_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/settings 
  TE::WORKSPACE_HSI_PATH:   E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/workspace/sdk 
  TE::LIB_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/sw_lib 
  TE::SCRIPT_PATH:          E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/scripts 
  TE::DOC_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/doc 
  TE::PREBUILT_BI_PATH:     E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/software 
  TE::PREBUILT_OS_PATH:     E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/os 
  TE::PREBUILT_EXPORT_PATH: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/../export 
  TE::LOG_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/v_log 
  TE::BACKUP_PATH:          E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::SDSOC_PATH:           E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/../SDSoC_PFM 
  TE::TMP_PATH:             E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/tmp 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
INFO: [TE_INIT-16] Read board part definition list (File E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/board_files/TE0726_board_files.csv).
INFO: [TE_INIT-18] Read Software list (File: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/sw_lib/apps_list.csv).
INFO: [TE_INIT-22] Read ZIP ignore list (File: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/sw_lib/apps_list.csv).
Found ID: 3
Board part csv name check:  3 is unique on position 0.
INFO: [TE_INIT-4] Board Part definition:
  TE::ID:             3 
  TE::PRODID:         te0726-03m 
  TE::PARTNAME:       xc7z010clg225-1 
  TE::BOARDPART:      trenz.biz:te0726_m:part0:3.1 
  TE::SHORTDIR:       m_512MB 
  TE::ZYNQFLASHTYP:   qspi_single 
  TE::FPGAFLASHTYP:   s25fl128s-3.3v-qspi-x4-single 
  TE::PCB_REV:        REV03|REV02 
  TE::DDR_SIZE:       512MB 
  TE::FLASH_SIZE:     16MB 
  TE::EMMC_SIZE:      NA 
  TE::OTHERS:         NA 
  TE::NOTES:          LPDDR3 
  ------
Generate new project (Path: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado).
INFO: [TE_INIT-69] Set Board Definition path: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/board_files
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado'
INFO: [TE_INIT-70] Set IP path : E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/ip_lib
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2018.3/data/ip'.
Start GUI...all other messages will be print inside the GUI TCL console of Vivado
Start import design
INFO: [TE_UTIL-8] Following xdc files were found: 
   E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/vivado_target.xdc 
 E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/_i_bitgen_common.xdc 
  ------
Set processing order normal for E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/vivado_target.xdc
Set use for synthesis and implementation for E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/vivado_target.xdc
Set processing order normal for E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/_i_bitgen_common.xdc
Set use for implementation only for E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/_i_bitgen_common.xdc
INFO: [TE_UTIL-2] Following block designs were found: 
   E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/block_design/zsys_bd.tcl 
  ------
INFO: [TE_INIT-8] Found BD-Design:
  TE::BD_TCLNAME:       zsys_bd 
  TE::PR_TOPLEVELNAME: zsys_wrapper 
  ------
  TE::IS_ZSYS:         true
INFO: [TE_UTIL-2] Following block designs were found: 
   E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/block_design/zsys_bd.tcl 
  ------
INFO: [TE_BD-0] This block design tcl-file was generate with Trenz Electronic GmbH Board Part:trenz.biz:te0726_m:part0:3.1, FPGA: xc7z010clg225-1 at 2019-12-09T13:30:54.
INFO: [TE_BD-1] This block design tcl-file was modified by TE-Scripts. Modifications are labelled with comment tag  # #TE_MOD# on the Block-Design tcl-file.
INFO: [BD_TCL-3] Currently there is no design <zsys> in project, so creating one...
Wrote  : <E:\git_repos\DAC\FPGA\DAC\te0726-test_board-vivado_2018.3-build_10_20191211160314\test_board\vivado\test_board.srcs\sources_1\bd\zsys\zsys.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 790.816 ; gain = 90.707
INFO: [BD_TCL-4] Making design <zsys> as current_bd_design.
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "zsys".
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:processing_system7:5.5  .
Wrote  : <E:\git_repos\DAC\FPGA\DAC\te0726-test_board-vivado_2018.3-build_10_20191211160314\test_board\vivado\test_board.srcs\sources_1\bd\zsys\zsys.bd> 
Wrote  : <E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ui/bd_4addb273.ui> 
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <zsys> from BD file <E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/zsys.bd>
INFO: [BD 41-1662] The design 'zsys.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\git_repos\DAC\FPGA\DAC\te0726-test_board-vivado_2018.3-build_10_20191211160314\test_board\vivado\test_board.srcs\sources_1\bd\zsys\zsys.bd> 
Wrote  : <E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ui/bd_4addb273.ui> 
VHDL Output written to : E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/synth/zsys.vhd
VHDL Output written to : E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/sim/zsys.vhd
VHDL Output written to : E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/hw_handoff/zsys.hwh
Generated Block Design Tcl file E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/hw_handoff/zsys_bd.tcl
Generated Hardware Definition File E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/synth/zsys.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 987.227 ; gain = 94.164
INFO: [TE_HW-34] Generate top level wrapper
INFO: [TE_INIT-139] Run project finished without Error. 
  ------
-----------------------------------------------------------------------
update_compile_order -fileset sources_1
TE::hw_build_design -export_prebuilt
Start Build Design.
[Sat Feb 20 11:56:53 2021] Launched zsys_processing_system7_0_0_synth_1...
Run output will be captured here: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/zsys_processing_system7_0_0_synth_1/runme.log
[Sat Feb 20 11:56:54 2021] Launched synth_1...
Run output will be captured here: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/synth_1/runme.log
[Sat Feb 20 11:56:54 2021] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:56:59 2021] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:57:04 2021] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:57:09 2021] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:57:19 2021] Waiting for synth_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:57:29 2021] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Sat Feb 20 11:57:39 2021] Waiting for synth_1 to finish (timeout in 119 minutes)...
[Sat Feb 20 11:57:49 2021] Waiting for synth_1 to finish (timeout in 119 minutes)...

*** Running vivado
    with args -log zsys_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.cache/ip 
Command: synth_design -top zsys_wrapper -part xc7z010clg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 401.211 ; gain = 99.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zsys_wrapper' [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'zsys' declared at 'E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/synth/zsys.vhd:14' bound to instance 'zsys_i' of component 'zsys' [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'zsys' [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/synth/zsys.vhd:44]
INFO: [Synth 8-3491] module 'zsys_processing_system7_0_0' declared at 'E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/synth_1/.Xil/Vivado-3032-DESKTOP-6F56SL8/realtime/zsys_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'zsys_processing_system7_0_0' [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/synth/zsys.vhd:206]
INFO: [Synth 8-638] synthesizing module 'zsys_processing_system7_0_0' [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/synth_1/.Xil/Vivado-3032-DESKTOP-6F56SL8/realtime/zsys_processing_system7_0_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 'zsys' (1#1) [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/synth/zsys.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'zsys_wrapper' (2#1) [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 456.164 ; gain = 154.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 456.164 ; gain = 154.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 456.164 ; gain = 154.691
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc] for cell 'zsys_i/processing_system7_0'
Finished Parsing XDC File [e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc] for cell 'zsys_i/processing_system7_0'
Parsing XDC File [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/vivado_target.xdc]
Finished Parsing XDC File [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/vivado_target.xdc]
Parsing XDC File [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 700.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 700.160 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 700.160 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 700.160 ; gain = 398.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 700.160 ; gain = 398.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0/zsys_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property DONT_TOUCH = true for zsys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zsys_i/processing_system7_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 700.160 ; gain = 398.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 700.160 ; gain = 398.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 700.160 ; gain = 398.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zsys_i/processing_system7_0/FCLK_CLK0' to pin 'zsys_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 760.656 ; gain = 459.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 760.730 ; gain = 459.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 770.383 ; gain = 468.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 770.383 ; gain = 468.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 770.383 ; gain = 468.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 770.383 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 770.383 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 770.383 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 770.383 ; gain = 468.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |zsys_processing_system7_0_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |zsys_processing_system7_0_0_bbox_0 |     1|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   198|
|2     |  zsys_i |zsys   |   198|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 770.383 ; gain = 468.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 770.383 ; gain = 224.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 770.383 ; gain = 468.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 786.195 ; gain = 491.914
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 786.195 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/synth_1/zsys_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zsys_wrapper_utilization_synth.rpt -pb zsys_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 20 11:57:47 2021...
[Sat Feb 20 11:57:49 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 1026.172 ; gain = 4.270
[Sat Feb 20 11:57:50 2021] Launched impl_1...
Run output will be captured here: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/runme.log
[Sat Feb 20 11:57:50 2021] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:57:55 2021] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:58:00 2021] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:58:05 2021] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:58:15 2021] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:58:26 2021] Waiting for impl_1 to finish (timeout in 119 minutes)...
[Sat Feb 20 11:58:36 2021] Waiting for impl_1 to finish (timeout in 119 minutes)...

*** Running vivado
    with args -log zsys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zsys_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.cache/ip 
Command: link_design -top zsys_wrapper -part xc7z010clg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.dcp' for cell 'zsys_i/processing_system7_0'
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
Parsing XDC File [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/vivado_target.xdc]
Finished Parsing XDC File [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/vivado_target.xdc]
Parsing XDC File [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/_i_bitgen_common.xdc]
Finished Parsing XDC File [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/_i_bitgen_common.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 632.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 632.930 ; gain = 337.012
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 642.930 ; gain = 10.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12b5fa52d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.000 ; gain = 470.070

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f670d3fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 24 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f670d3fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b3288aa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 88 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b3288aa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13d190248

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13d190248

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              24  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              88  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1200.293 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13d190248

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1200.293 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13d190248

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1200.293 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13d190248

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.293 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.293 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13d190248

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1200.293 ; gain = 567.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1200.293 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zsys_wrapper_drc_opted.rpt -pb zsys_wrapper_drc_opted.pb -rpx zsys_wrapper_drc_opted.rpx
Command: report_drc -file zsys_wrapper_drc_opted.rpt -pb zsys_wrapper_drc_opted.pb -rpx zsys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Coretcl 2-168] The results of DRC are in file E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.914 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 97fbadc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1202.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.914 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5e06c178

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.748 . Memory (MB): peak = 1211.348 ; gain = 8.434

Phase 1.3 Build Placer Netlist Model
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
Phase 1.3 Build Placer Netlist Model | Checksum: 13cefa9cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1219.020 ; gain = 16.105

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13cefa9cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1219.020 ; gain = 16.105
Phase 1 Placer Initialization | Checksum: 13cefa9cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1219.020 ; gain = 16.105

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.020 ; gain = 0.000
Phase 2 Final Placement Cleanup | Checksum: 13cefa9cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1219.020 ; gain = 16.105
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 5e06c178

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1219.020 ; gain = 16.105
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 173 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.020 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1219.020 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.020 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zsys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1219.020 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zsys_wrapper_utilization_placed.rpt -pb zsys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zsys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1219.020 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 293cb55d ConstDB: 0 ShapeSum: 34ca0c1b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 7e8b8a6c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.273 ; gain = 63.254
Post Restoration Checksum: NetGraph: 57c39de5 NumContArr: 26c7ec87 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 7e8b8a6c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1295.398 ; gain = 76.379

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7e8b8a6c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1301.762 ; gain = 82.742

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7e8b8a6c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1301.762 ; gain = 82.742
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11b66020b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1304.535 ; gain = 85.516
Phase 2 Router Initialization | Checksum: 11b66020b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1304.535 ; gain = 85.516

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.445 ; gain = 88.426

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.445 ; gain = 88.426
Phase 4 Rip-up And Reroute | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.445 ; gain = 88.426

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.445 ; gain = 88.426

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.445 ; gain = 88.426
Phase 5 Delay and Skew Optimization | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.445 ; gain = 88.426

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.457 ; gain = 88.438
Phase 6.1 Hold Fix Iter | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.457 ; gain = 88.438
Phase 6 Post Hold Fix | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.457 ; gain = 88.438

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.457 ; gain = 88.438

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1309.516 ; gain = 90.496

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1309.516 ; gain = 90.496

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1309.516 ; gain = 90.496
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1309.516 ; gain = 90.496

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 273 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.516 ; gain = 90.496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1309.516 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1312.184 ; gain = 2.668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1312.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zsys_wrapper_drc_routed.rpt -pb zsys_wrapper_drc_routed.pb -rpx zsys_wrapper_drc_routed.rpx
Command: report_drc -file zsys_wrapper_drc_routed.rpt -pb zsys_wrapper_drc_routed.pb -rpx zsys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -pb zsys_wrapper_methodology_drc_routed.pb -rpx zsys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -pb zsys_wrapper_methodology_drc_routed.pb -rpx zsys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
Command: report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 273 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zsys_wrapper_route_status.rpt -pb zsys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zsys_wrapper_timing_summary_routed.rpt -pb zsys_wrapper_timing_summary_routed.pb -rpx zsys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zsys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zsys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zsys_wrapper_bus_skew_routed.rpt -pb zsys_wrapper_bus_skew_routed.pb -rpx zsys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Feb 20 11:58:37 2021...
[Sat Feb 20 11:58:41 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1026.172 ; gain = 0.000
[Sat Feb 20 11:58:41 2021] Launched impl_1...
Run output will be captured here: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/runme.log
[Sat Feb 20 11:58:41 2021] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:58:46 2021] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:58:51 2021] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:58:56 2021] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:59:06 2021] Waiting for impl_1 to finish (timeout in 120 minutes)...
[Sat Feb 20 11:59:16 2021] Waiting for impl_1 to finish (timeout in 119 minutes)...

*** Running vivado
    with args -log zsys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zsys_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.cache/ip 
Command: link_design -top zsys_wrapper -part xc7z010clg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.dcp' for cell 'zsys_i/processing_system7_0'
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_processing_system7_0_0/zsys_processing_system7_0_0.xdc] for cell 'zsys_i/processing_system7_0/inst'
Parsing XDC File [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/vivado_target.xdc]
Finished Parsing XDC File [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/vivado_target.xdc]
Parsing XDC File [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/_i_bitgen_common.xdc]
Finished Parsing XDC File [E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/constraints/_i_bitgen_common.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 632.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 632.930 ; gain = 337.012
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 642.930 ; gain = 10.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12b5fa52d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.000 ; gain = 470.070

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f670d3fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 24 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f670d3fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b3288aa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 88 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b3288aa5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13d190248

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13d190248

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              24  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              88  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1200.293 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13d190248

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1200.293 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13d190248

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1200.293 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13d190248

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.293 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.293 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13d190248

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1200.293 ; gain = 567.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1200.293 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1200.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zsys_wrapper_drc_opted.rpt -pb zsys_wrapper_drc_opted.pb -rpx zsys_wrapper_drc_opted.rpx
Command: report_drc -file zsys_wrapper_drc_opted.rpt -pb zsys_wrapper_drc_opted.pb -rpx zsys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Coretcl 2-168] The results of DRC are in file E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.914 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 97fbadc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1202.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.914 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5e06c178

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.748 . Memory (MB): peak = 1211.348 ; gain = 8.434

Phase 1.3 Build Placer Netlist Model
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
Phase 1.3 Build Placer Netlist Model | Checksum: 13cefa9cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1219.020 ; gain = 16.105

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13cefa9cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1219.020 ; gain = 16.105
Phase 1 Placer Initialization | Checksum: 13cefa9cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1219.020 ; gain = 16.105

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.020 ; gain = 0.000
Phase 2 Final Placement Cleanup | Checksum: 13cefa9cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1219.020 ; gain = 16.105
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 5e06c178

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1219.020 ; gain = 16.105
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 173 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.020 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1219.020 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.020 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zsys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1219.020 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zsys_wrapper_utilization_placed.rpt -pb zsys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zsys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1219.020 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 293cb55d ConstDB: 0 ShapeSum: 34ca0c1b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 7e8b8a6c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.273 ; gain = 63.254
Post Restoration Checksum: NetGraph: 57c39de5 NumContArr: 26c7ec87 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 7e8b8a6c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1295.398 ; gain = 76.379

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7e8b8a6c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1301.762 ; gain = 82.742

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7e8b8a6c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1301.762 ; gain = 82.742
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11b66020b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1304.535 ; gain = 85.516
Phase 2 Router Initialization | Checksum: 11b66020b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1304.535 ; gain = 85.516

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.445 ; gain = 88.426

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.445 ; gain = 88.426
Phase 4 Rip-up And Reroute | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.445 ; gain = 88.426

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.445 ; gain = 88.426

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.445 ; gain = 88.426
Phase 5 Delay and Skew Optimization | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.445 ; gain = 88.426

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.457 ; gain = 88.438
Phase 6.1 Hold Fix Iter | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.457 ; gain = 88.438
Phase 6 Post Hold Fix | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.457 ; gain = 88.438

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.457 ; gain = 88.438

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1309.516 ; gain = 90.496

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1309.516 ; gain = 90.496

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 10232f209

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1309.516 ; gain = 90.496
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1309.516 ; gain = 90.496

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 273 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.516 ; gain = 90.496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1309.516 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1312.184 ; gain = 2.668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1312.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zsys_wrapper_drc_routed.rpt -pb zsys_wrapper_drc_routed.pb -rpx zsys_wrapper_drc_routed.rpx
Command: report_drc -file zsys_wrapper_drc_routed.rpt -pb zsys_wrapper_drc_routed.pb -rpx zsys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -pb zsys_wrapper_methodology_drc_routed.pb -rpx zsys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -pb zsys_wrapper_methodology_drc_routed.pb -rpx zsys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
Command: report_power -file zsys_wrapper_power_routed.rpt -pb zsys_wrapper_power_summary_routed.pb -rpx zsys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 273 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zsys_wrapper_route_status.rpt -pb zsys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zsys_wrapper_timing_summary_routed.rpt -pb zsys_wrapper_timing_summary_routed.pb -rpx zsys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zsys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zsys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zsys_wrapper_bus_skew_routed.rpt -pb zsys_wrapper_bus_skew_routed.pb -rpx zsys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Feb 20 11:58:37 2021...

*** Running vivado
    with args -log zsys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zsys_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zsys_wrapper.tcl -notrace
Command: open_checkpoint zsys_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 254.578 ; gain = 0.000
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for trenz.biz:te0726_m:part0:3.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for trenz.biz:te0726_m:part0:3.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1062.621 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 1062.621 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1062.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.621 ; gain = 808.043
Command: write_bitstream -force zsys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15029856 bits.
Writing bitstream ./zsys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 86 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1523.965 ; gain = 461.344
INFO: [Common 17-206] Exiting Vivado at Sat Feb 20 11:59:18 2021...
[Sat Feb 20 11:59:21 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 1049.449 ; gain = 23.277
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 1774.020 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 1774.020 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1774.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1906.602 ; gain = 857.152
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1906.602 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1906.602 ; gain = 0.000
INFO: [TE_UTIL-29] E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/hardware/m_512MB/./test_board.bit was replaced with E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper.bit
INFO: [TE_UTIL-31] E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/hardware/m_512MB/./test_board.lpr was replaced with E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.hw/test_board.lpr
INFO: [TE_UTIL-34] E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/debug_nets.ltx does not exist.
INFO: [TE_UTIL-36] E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/hardware/m_512MB/./test_board.hdf was replaced with E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper.sysdef
WARNING: [TE_UTIL-42] E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.runs/impl_1/zsys_wrapper.mmi does not exist.
Create prebuilt HW report
Create reports in E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/hardware/m_512MB/./reports
INFO: [TE_UTIL-67] Add HW report to: E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/prebuilt/hardware/hardware_summary.csv
Build Design finished.
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1914.105 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1914.105 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_bd_design {E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/zsys.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <zsys> from BD file <E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/zsys.bd>
open_bd_design {E:/git_repos/DAC/FPGA/DAC/te0726-test_board-vivado_2018.3-build_10_20191211160314/test_board/vivado/test_board.srcs/sources_1/bd/zsys/zsys.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:i2s_receiver:1.0 i2s_receiver_0
endgroup
set_property -dict [list CONFIG.C_DEPTH {1024}] [get_bd_cells i2s_receiver_0]
delete_bd_objs [get_bd_cells i2s_receiver_0]
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 20 14:50:58 2021...
