#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 16 15:30:23 2021
# Process ID: 1664
# Current directory: C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.runs/synth_1/CPU.vds
# Journal file: C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2736 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 471.941 ; gain = 180.684
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/CPU.vhd:47]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:38' bound to instance 'PROG_ROM' of component 'ROM' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/CPU.vhd:121]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:44]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
WARNING: [Synth 8-3848] Net ram_bank in module/entity ROM does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ROM' (1#1) [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ROM.vhd:44]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/decoder.vhd:38' bound to instance 'decoder_comp' of component 'decoder' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/CPU.vhd:126]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/decoder.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'decoder' (2#1) [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/decoder.vhd:56]
INFO: [Synth 8-3491] module 'REG' declared at 'C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/REG.vhd:38' bound to instance 'reg_comp' of component 'REG' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/CPU.vhd:142]
INFO: [Synth 8-638] synthesizing module 'REG' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/REG.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'REG' (3#1) [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/REG.vhd:49]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:38' bound to instance 'pc_comp' of component 'PC' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/CPU.vhd:153]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'PC' (4#1) [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:47]
INFO: [Synth 8-3491] module 'RAM' declared at 'C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/RAM.vhd:38' bound to instance 'ram_comp' of component 'RAM' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/CPU.vhd:162]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/RAM.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'RAM' (5#1) [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/RAM.vhd:48]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ALU.vhd:39' bound to instance 'alu_comp' of component 'ALU' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/CPU.vhd:171]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ALU.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ALU' (6#1) [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/ALU.vhd:50]
WARNING: [Synth 8-3848] Net clk in module/entity CPU does not have driver. [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/CPU.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'CPU' (7#1) [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/CPU.vhd:47]
WARNING: [Synth 8-3331] design PC has unconnected port RAM_ALU_out[7]
WARNING: [Synth 8-3331] design PC has unconnected port RAM_ALU_out[6]
WARNING: [Synth 8-3331] design PC has unconnected port RAM_ALU_out[5]
WARNING: [Synth 8-3331] design PC has unconnected port RAM_ALU_out[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 535.031 ; gain = 243.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 535.031 ; gain = 243.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 535.031 ; gain = 243.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5545] ROM "f_halt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "WE_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "WE_ram" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RE_ram" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "addr_ram" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'sortie_reg' [C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.srcs/sources_1/new/PC.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 535.031 ; gain = 243.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              128 Bit         RAMs := 2     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 5     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design CPU has port f_over driven by constant 0
INFO: [Synth 8-3886] merging instance 'decoder_comp/addr_ram_reg[3]' (FDE) to 'decoder_comp/addr_ram_reg[2]'
INFO: [Synth 8-3886] merging instance 'decoder_comp/addr_ram_reg[2]' (FDE) to 'decoder_comp/addr_ram_reg[1]'
INFO: [Synth 8-3886] merging instance 'decoder_comp/addr_ram_reg[1]' (FDE) to 'decoder_comp/addr_ram_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder_comp/addr_ram_reg[0] )
INFO: [Synth 8-3886] merging instance 'decoder_comp/WE_reg_reg' (FD) to 'decoder_comp/RE_ram_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\decoder_comp/f_halt_reg )
INFO: [Synth 8-3886] merging instance 'decoder_comp/RE_ram_reg' (FD) to 'decoder_comp/WE_ram_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder_comp/WE_ram_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ram_comp/data_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ram_comp/data_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ram_comp/data_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ram_comp/data_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ram_comp/data_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ram_comp/data_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ram_comp/data_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ram_comp/data_out_reg[0] )
WARNING: [Synth 8-3332] Sequential element (pc_comp/sortie_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (pc_comp/sortie_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (pc_comp/sortie_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (pc_comp/sortie_reg[0]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 672.918 ; gain = 381.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 672.918 ; gain = 381.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 672.918 ; gain = 381.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 672.918 ; gain = 381.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 672.918 ; gain = 381.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 672.918 ; gain = 381.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 672.918 ; gain = 381.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 672.918 ; gain = 381.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 672.918 ; gain = 381.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     3|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 672.918 ; gain = 381.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 672.918 ; gain = 381.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 672.918 ; gain = 381.660
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 778.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 778.977 ; gain = 487.719
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 778.977 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/electro/Documents/GitHub/tutorat_CNP/project_2/project_2.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 16 15:30:41 2021...
