 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : snn
Version: M-2016.12
Date   : Thu May  3 21:16:32 2018
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: uart_rx_ff_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: uart_rx_synch_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  snn                TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  uart_rx_ff_reg/CP (DFSNQD1BWP)           0.00       0.00 r
  uart_rx_ff_reg/Q (DFSNQD1BWP)            0.12       0.12 f
  uart_rx_synch_reg/D (DFSNQD1BWP)         0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  uart_rx_synch_reg/CP (DFSNQD1BWP)        0.00       0.10 r
  library hold time                        0.02       0.12
  data required time                                  0.12
  -----------------------------------------------------------
  data required time                                  0.12
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


1
