{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624804054166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624804054167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 27 18:57:33 2021 " "Processing started: Sun Jun 27 18:57:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624804054167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804054167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804054167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624804054792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624804054792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca_6_part_f.v 1 1 " "Found 1 design units, including 1 entities, in source file ca_6_part_f.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624804076288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624804076322 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_value_of_wrapper_s_register CA_6_part_f.v(5) " "Verilog HDL Always Construct warning at CA_6_part_f.v(5): inferring latch(es) for variable \"current_value_of_wrapper_s_register\", which holds its previous value in one or more paths through the always construct" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624804076323 "|wrapper"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w CA_6_part_f.v(5) " "Verilog HDL Always Construct warning at CA_6_part_f.v(5): inferring latch(es) for variable \"w\", which holds its previous value in one or more paths through the always construct" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624804076324 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\] CA_6_part_f.v(5) " "Inferred latch for \"w\[0\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076324 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\] CA_6_part_f.v(5) " "Inferred latch for \"w\[1\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076325 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\] CA_6_part_f.v(5) " "Inferred latch for \"w\[2\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076325 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\] CA_6_part_f.v(5) " "Inferred latch for \"w\[3\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076325 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\] CA_6_part_f.v(5) " "Inferred latch for \"w\[4\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076325 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\] CA_6_part_f.v(5) " "Inferred latch for \"w\[5\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076325 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\] CA_6_part_f.v(5) " "Inferred latch for \"w\[6\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076325 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\] CA_6_part_f.v(5) " "Inferred latch for \"w\[7\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076325 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[8\] CA_6_part_f.v(5) " "Inferred latch for \"w\[8\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076325 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[9\] CA_6_part_f.v(5) " "Inferred latch for \"w\[9\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076325 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[10\] CA_6_part_f.v(5) " "Inferred latch for \"w\[10\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076326 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[11\] CA_6_part_f.v(5) " "Inferred latch for \"w\[11\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076326 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[12\] CA_6_part_f.v(5) " "Inferred latch for \"w\[12\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076326 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[13\] CA_6_part_f.v(5) " "Inferred latch for \"w\[13\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076326 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[14\] CA_6_part_f.v(5) " "Inferred latch for \"w\[14\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076326 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[15\] CA_6_part_f.v(5) " "Inferred latch for \"w\[15\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076326 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[16\] CA_6_part_f.v(5) " "Inferred latch for \"w\[16\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076326 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[17\] CA_6_part_f.v(5) " "Inferred latch for \"w\[17\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076326 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[18\] CA_6_part_f.v(5) " "Inferred latch for \"w\[18\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076326 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[19\] CA_6_part_f.v(5) " "Inferred latch for \"w\[19\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076326 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[20\] CA_6_part_f.v(5) " "Inferred latch for \"w\[20\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076327 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[21\] CA_6_part_f.v(5) " "Inferred latch for \"w\[21\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076327 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[22\] CA_6_part_f.v(5) " "Inferred latch for \"w\[22\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076327 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[23\] CA_6_part_f.v(5) " "Inferred latch for \"w\[23\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076327 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[24\] CA_6_part_f.v(5) " "Inferred latch for \"w\[24\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076327 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[25\] CA_6_part_f.v(5) " "Inferred latch for \"w\[25\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076327 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[26\] CA_6_part_f.v(5) " "Inferred latch for \"w\[26\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076327 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[27\] CA_6_part_f.v(5) " "Inferred latch for \"w\[27\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076328 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[28\] CA_6_part_f.v(5) " "Inferred latch for \"w\[28\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076328 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[29\] CA_6_part_f.v(5) " "Inferred latch for \"w\[29\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076328 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[30\] CA_6_part_f.v(5) " "Inferred latch for \"w\[30\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076328 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[31\] CA_6_part_f.v(5) " "Inferred latch for \"w\[31\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076328 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[0\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[0\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076328 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[1\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[1\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076328 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[2\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[2\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076328 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[3\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[3\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076328 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[4\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[4\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076328 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[5\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[5\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076329 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[6\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[6\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076329 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[7\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[7\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076329 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[8\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[8\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076329 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[9\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[9\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076329 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[10\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[10\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076329 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[11\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[11\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076329 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[12\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[12\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076329 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[13\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[13\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076329 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[14\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[14\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076330 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[15\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[15\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076330 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[16\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[16\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076330 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[17\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[17\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076330 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[18\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[18\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076330 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[19\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[19\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076330 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[20\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[20\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076330 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[21\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[21\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076330 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[22\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[22\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076330 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[23\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[23\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076331 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[24\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[24\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076331 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[25\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[25\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076331 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[26\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[26\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076331 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[27\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[27\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076331 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[28\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[28\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076331 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[29\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[29\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076331 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[30\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[30\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076332 "|wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_value_of_wrapper_s_register\[31\] CA_6_part_f.v(5) " "Inferred latch for \"current_value_of_wrapper_s_register\[31\]\" at CA_6_part_f.v(5)" {  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804076332 "|wrapper"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624804078631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624804080810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624804080810 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624804082114 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624804082114 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624804082114 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624804082114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "595 " "Peak virtual memory: 595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624804082136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 27 18:58:02 2021 " "Processing ended: Sun Jun 27 18:58:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624804082136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624804082136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624804082136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624804082136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1624804087166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624804087167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 27 18:58:04 2021 " "Processing started: Sun Jun 27 18:58:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624804087167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1624804087167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wrapper -c wrapper " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1624804087167 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1624804088293 ""}
{ "Info" "0" "" "Project  = wrapper" {  } {  } 0 0 "Project  = wrapper" 0 0 "Fitter" 0 0 1624804088310 ""}
{ "Info" "0" "" "Revision = wrapper" {  } {  } 0 0 "Revision = wrapper" 0 0 "Fitter" 0 0 1624804088310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1624804088710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1624804088711 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wrapper EP4CE6E22C8L " "Selected device EP4CE6E22C8L for design \"wrapper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624804088818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624804088961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624804088961 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624804089670 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624804089801 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8L " "Device EP4CE10E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624804090811 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I8L " "Device EP4CE10E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624804090811 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I8L " "Device EP4CE6E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624804090811 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8L " "Device EP4CE15E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624804090811 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I8L " "Device EP4CE15E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624804090811 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8L " "Device EP4CE22E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624804090811 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I8L " "Device EP4CE22E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624804090811 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1624804090811 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/modelsim_ase/Projects/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624804090914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/modelsim_ase/Projects/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624804090914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/modelsim_ase/Projects/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624804090914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/modelsim_ase/Projects/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624804090914 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/modelsim_ase/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/modelsim_ase/Projects/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624804090914 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1624804090914 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624804091006 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1624804091991 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1624804092879 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wrapper.sdc " "Synopsys Design Constraints File file not found: 'wrapper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1624804092880 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1624804092891 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1624804092896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1624804092897 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1624804092937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_accept~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node data_accept~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624804093033 ""}  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/modelsim_ase/Projects/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624804093033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_ready~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node data_ready~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624804093033 ""}  } { { "CA_6_part_f.v" "" { Text "D:/modelsim_ase/Projects/CA_6_part_f.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/modelsim_ase/Projects/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624804093033 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624804093589 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624804093589 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624804093590 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624804093591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624804093599 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1624804093600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1624804093600 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1624804093600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1624804093600 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1624804093601 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624804093601 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 2.5V 32 32 0 " "Number of I/O pins in group: 64 (unused VREF, 2.5V VCCIO, 32 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1624804093639 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1624804093639 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1624804093639 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624804093641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624804093641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624804093641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624804093641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624804093641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624804093641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624804093641 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624804093641 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1624804093641 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1624804093641 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624804094062 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1624804094222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624804095667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624804096008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1624804096108 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1624804098276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624804098276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1624804098804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/modelsim_ase/Projects/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1624804099833 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1624804099833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1624804100245 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1624804100245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624804100247 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1624804100480 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624804100533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624804100869 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624804100869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624804101280 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624804101901 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/modelsim_ase/Projects/output_files/wrapper.fit.smsg " "Generated suppressed messages file D:/modelsim_ase/Projects/output_files/wrapper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1624804102541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1047 " "Peak virtual memory: 1047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624804103088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 27 18:58:23 2021 " "Processing ended: Sun Jun 27 18:58:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624804103088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624804103088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624804103088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624804103088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1624804107708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624804107708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 27 18:58:27 2021 " "Processing started: Sun Jun 27 18:58:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624804107708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1624804107708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wrapper -c wrapper " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1624804107709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1624804108192 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1624804109563 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1624804109606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624804110264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 27 18:58:30 2021 " "Processing ended: Sun Jun 27 18:58:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624804110264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624804110264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624804110264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1624804110264 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1624804111178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1624804113179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624804113180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 27 18:58:32 2021 " "Processing started: Sun Jun 27 18:58:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624804113180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1624804113180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wrapper -c wrapper " "Command: quartus_sta wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1624804113180 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1624804113402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1624804113762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1624804113762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624804113859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624804113859 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1624804114108 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wrapper.sdc " "Synopsys Design Constraints File file not found: 'wrapper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1624804114194 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1624804114194 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_accept data_accept " "create_clock -period 1.000 -name data_accept data_accept" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624804114195 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_ready data_ready " "create_clock -period 1.000 -name data_ready data_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624804114195 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624804114195 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1624804114197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624804114197 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1624804114210 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "Timing Analyzer" 0 0 1624804114240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624804114254 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624804114268 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624804114268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.985 " "Worst-case setup slack is -0.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804114271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804114271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.985             -28.820 data_accept  " "   -0.985             -28.820 data_accept " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804114271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624804114271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804114274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804114274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 data_accept  " "    0.377               0.000 data_accept " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804114274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624804114274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624804114276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624804114279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804114282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804114282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 data_accept  " "   -3.000              -3.000 data_accept " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804114282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 data_ready  " "   -3.000              -3.000 data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804114282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624804114282 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1624804114386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1624804114472 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1624804115023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624804115122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624804115123 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624804115126 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624804115126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.917 " "Worst-case setup slack is -0.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917             -26.860 data_accept  " "   -0.917             -26.860 data_accept " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624804115129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 data_accept  " "    0.347               0.000 data_accept " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624804115133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624804115137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624804115141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 data_accept  " "   -3.000              -3.000 data_accept " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 data_ready  " "   -3.000              -3.000 data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624804115145 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1624804115175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624804115344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624804115345 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624804115345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.133 " "Worst-case setup slack is -0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133              -2.792 data_accept  " "   -0.133              -2.792 data_accept " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624804115348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 data_accept  " "    0.192               0.000 data_accept " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624804115352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624804115356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624804115359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 data_accept  " "   -3.000              -3.000 data_accept " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 data_ready  " "   -3.000              -3.000 data_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624804115362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624804115362 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624804116038 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624804116038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624804116108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 27 18:58:36 2021 " "Processing ended: Sun Jun 27 18:58:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624804116108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624804116108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624804116108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1624804116108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1624804118753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624804118754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 27 18:58:38 2021 " "Processing started: Sun Jun 27 18:58:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624804118754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1624804118754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wrapper -c wrapper " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1624804118754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1624804119614 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wrapper.vo D:/modelsim_ase/Projects/simulation/modelsim/ simulation " "Generated file wrapper.vo in folder \"D:/modelsim_ase/Projects/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624804120154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624804120200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 27 18:58:40 2021 " "Processing ended: Sun Jun 27 18:58:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624804120200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624804120200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624804120200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1624804120200 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1624804120970 ""}
