<div id="pf2bf" class="pf w0 h0" data-page-no="2bf"><div class="pc pc2bf w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg2bf.png"/><div class="t m0 x9 h1b y502 ff1 fsc fc0 sc0 ls0 ws0">38.4.1.1<span class="_ _b"> </span>START signal</div><div class="t m0 x9 hf y503 ff3 fs5 fc0 sc0 ls0 ws0">The bus is free when no master device is engaging the bus (both SCL and SDA are high).</div><div class="t m0 x9 hf y504 ff3 fs5 fc0 sc0 ls0 ws0">When the bus is free, a master may initiate communication by sending a START signal.</div><div class="t m0 x9 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">A START signal is defined as a high-to-low transition of SDA while SCL is high. This</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">signal denotes the beginning of a new data transfer—each data transfer might contain</div><div class="t m0 x9 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">several bytes of data—and brings all slaves out of their idle states.</div><div class="t m0 x9 h1b y62b ff1 fsc fc0 sc0 ls0 ws0">38.4.1.2<span class="_ _b"> </span>Slave address transmission</div><div class="t m0 x9 hf y62c ff3 fs5 fc0 sc0 ls0 ws0">Immediately after the START signal, the first byte of a data transfer is the slave address</div><div class="t m0 x9 hf y14cd ff3 fs5 fc0 sc0 ls0 ws0">transmitted by the master. This address is a 7-bit calling address followed by an R/W bit.</div><div class="t m0 x9 hf y1545 ff3 fs5 fc0 sc0 ls0 ws0">The R/W bit tells the slave the desired direction of data transfer.</div><div class="t m0 x33 hf y14cf ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>1 = Read transfer: The slave transmits data to the master</div><div class="t m0 x33 hf y14d0 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>0 = Write transfer: The master transmits data to the slave</div><div class="t m0 x9 hf y3df4 ff3 fs5 fc0 sc0 ls0 ws0">Only the slave with a calling address that matches the one transmitted by the master</div><div class="t m0 x9 hf y3df5 ff3 fs5 fc0 sc0 ls0 ws0">responds by sending an acknowledge bit. The slave sends the acknowledge bit by pulling</div><div class="t m0 x9 hf y3df6 ff3 fs5 fc0 sc0 ls0 ws0">SDA low at the ninth clock.</div><div class="t m0 x9 hf y3df7 ff3 fs5 fc0 sc0 ls0 ws0">No two slaves in the system can have the same address. If the I2C module is the master, it</div><div class="t m0 x9 hf y3df8 ff3 fs5 fc0 sc0 ls0 ws0">must not transmit an address that is equal to its own slave address. The I2C module</div><div class="t m0 x9 hf y3df9 ff3 fs5 fc0 sc0 ls0 ws0">cannot be master and slave at the same time. However, if arbitration is lost during an</div><div class="t m0 x9 hf y14d7 ff3 fs5 fc0 sc0 ls0 ws0">address cycle, the I2C module reverts to slave mode and operates correctly even if it is</div><div class="t m0 x9 hf y14d8 ff3 fs5 fc0 sc0 ls0 ws0">being addressed by another master.</div><div class="t m0 x9 h1b y3dfa ff1 fsc fc0 sc0 ls0 ws0">38.4.1.3<span class="_ _b"> </span>Data transfers</div><div class="t m0 x9 hf y1db5 ff3 fs5 fc0 sc0 ls0 ws0">When successful slave addressing is achieved, data transfer can proceed on a byte-by-</div><div class="t m0 x9 hf y3dfb ff3 fs5 fc0 sc0 ls0 ws0">byte basis in the direction specified by the R/W bit sent by the calling master.</div><div class="t m0 x9 hf y1db7 ff3 fs5 fc0 sc0 ls0 ws0">All transfers that follow an address cycle are referred to as data transfers, even if they</div><div class="t m0 x9 hf yc7d ff3 fs5 fc0 sc0 ls0 ws0">carry subaddress information for the slave device.</div><div class="t m0 x9 hf y2c78 ff3 fs5 fc0 sc0 ls0 ws0">Each data byte is 8 bits long. Data may be changed only while SCL is low. Data must be</div><div class="t m0 x9 hf yc7f ff3 fs5 fc0 sc0 ls0 ws0">held stable while SCL is high. There is one clock pulse on SCL for each data bit, and the</div><div class="t m0 x9 hf yc80 ff3 fs5 fc0 sc0 ls0 ws0">MSB is transferred first. Each data byte is followed by a ninth (acknowledge) bit, which</div><div class="t m0 x9 hf yc81 ff3 fs5 fc0 sc0 ls0 ws0">is signaled from the receiving device by pulling SDA low at the ninth clock. In summary,</div><div class="t m0 x9 hf yc82 ff3 fs5 fc0 sc0 ls0 ws0">one complete data transfer needs nine clock pulses.</div><div class="t m0 x122 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 38 Inter-Integrated Circuit (I2C)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>703</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
