// Seed: 3125415455
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  inout id_5;
  input id_4;
  inout id_3;
  output id_2;
  input id_1;
  assign id_3 = 1;
  always id_2 <= id_3;
  assign id_3 = 1;
  always begin
    id_3 <= id_1;
  end
endmodule
