{
  "Top": "feedforward",
  "RtlTop": "feedforward",
  "RtlPrefix": "",
  "RtlSubPrefix": "feedforward_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 8, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 8, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "feedforward"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "3271",
    "Latency": "3270"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "feedforward",
    "Version": "1.0",
    "DisplayName": "Feedforward",
    "Revision": "2114126139",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_feedforward_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/bnn.cpp",
      "..\/..\/weights.h",
      "..\/..\/weights.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/feedforward_control_s_axi.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_48_11.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_48_12.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_92_1.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_103_2.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_110_3.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_122_4.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_129_5.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_139_6.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_148_7.vhd",
      "impl\/vhdl\/feedforward_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/feedforward_layer1_activations_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_layer2_activations_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_layer3_activations_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_regslice_both.vhd",
      "impl\/vhdl\/feedforward_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/feedforward_sparsemux_129_6_8_1_1.vhd",
      "impl\/vhdl\/feedforward_sparsemux_257_7_7_1_1.vhd",
      "impl\/vhdl\/feedforward_sparsemux_1569_10_6_1_1.vhd",
      "impl\/vhdl\/feedforward.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/feedforward_control_s_axi.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_48_1.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_48_11.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_48_12.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_92_1.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_103_2.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_110_3.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_122_4.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_129_5.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_139_6.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_148_7.v",
      "impl\/verilog\/feedforward_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/feedforward_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/feedforward_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/feedforward_layer1_activations_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_layer2_activations_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_layer3_activations_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_regslice_both.v",
      "impl\/verilog\/feedforward_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/feedforward_sparsemux_129_6_8_1_1.v",
      "impl\/verilog\/feedforward_sparsemux_257_7_7_1_1.v",
      "impl\/verilog\/feedforward_sparsemux_1569_10_6_1_1.v",
      "impl\/verilog\/feedforward.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/feedforward_v1_0\/data\/feedforward.mdd",
      "impl\/misc\/drivers\/feedforward_v1_0\/data\/feedforward.tcl",
      "impl\/misc\/drivers\/feedforward_v1_0\/data\/feedforward.yaml",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward.c",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward.h",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward_hw.h",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward_linux.c",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/feedforward.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:input_stream:output_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "input_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "input_stream_",
      "ports": [
        "input_stream_TDATA",
        "input_stream_TDEST",
        "input_stream_TID",
        "input_stream_TKEEP",
        "input_stream_TLAST",
        "input_stream_TREADY",
        "input_stream_TSTRB",
        "input_stream_TUSER",
        "input_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input_stream"
        }]
    },
    "output_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "output_stream_",
      "ports": [
        "output_stream_TDATA",
        "output_stream_TDEST",
        "output_stream_TID",
        "output_stream_TKEEP",
        "output_stream_TLAST",
        "output_stream_TREADY",
        "output_stream_TSTRB",
        "output_stream_TUSER",
        "output_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output_stream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "input_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "input_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "input_stream_TDEST": {
      "dir": "in",
      "width": "8"
    },
    "input_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "input_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "input_stream_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "input_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TID": {
      "dir": "in",
      "width": "5"
    },
    "output_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "output_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "output_stream_TDEST": {
      "dir": "out",
      "width": "8"
    },
    "output_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "output_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "output_stream_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "output_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "feedforward",
      "BindInstances": "layer1_activations_U layer1_activations_2_U layer2_activations_U layer2_activations_4_U layer2_activations_5_U layer2_activations_6_U layer3_activations_U control_s_axi_U",
      "Instances": [
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_92_1",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120",
          "BindInstances": "icmp_ln92_fu_1661_p2 add_ln92_fu_1667_p2 icmp_ln40_fu_1688_p2 select_ln96_fu_1694_p3"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_48_1",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139",
          "BindInstances": "icmp_ln48_fu_1730_p2 add_ln48_fu_1736_p2 sparsemux_1569_10_6_1_1_U9 icmp_ln20_fu_4904_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_103_2",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146",
          "BindInstances": "icmp_ln103_fu_82_p2 add_ln106_fu_120_p2 add_ln106_1_fu_132_p2 add_ln103_fu_104_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_110_3",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152",
          "BindInstances": "icmp_ln110_fu_1651_p2 add_ln110_fu_1657_p2 x_fu_1688_p3 icmp_ln40_fu_1695_p2 select_ln113_fu_1701_p3"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_48_11",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159",
          "BindInstances": "icmp_ln48_fu_380_p2 add_ln48_fu_386_p2 sparsemux_257_7_7_1_1_U19 icmp_ln20_fu_934_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_122_4",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168",
          "BindInstances": "add_ln125_fu_166_p2 add_ln125_1_fu_178_p2 add_ln125_2_fu_190_p2 add_ln125_3_fu_202_p2 add_ln122_fu_150_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_129_5",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176",
          "BindInstances": "icmp_ln129_fu_387_p2 add_ln129_fu_393_p2 sparsemux_9_2_32_1_1_U30 icmp_ln40_fu_453_p2 select_ln132_fu_458_p3"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_48_12",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185",
          "BindInstances": "icmp_ln48_fu_303_p2 add_ln48_fu_309_p2 sparsemux_129_6_8_1_1_U37 icmp_ln20_fu_587_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_139_6",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191",
          "BindInstances": "icmp_ln139_fu_59_p2 add_ln139_fu_65_p2 add_ln142_fu_86_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_148_7",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196",
          "BindInstances": "icmp_ln148_fu_131_p2 add_ln148_fu_137_p2 icmp_ln152_fu_179_p2 add_ln152_fu_185_p2 select_ln152_fu_191_p3 temp_data_fu_199_p3 temp_last_fu_148_p2"
        }
      ]
    },
    "Info": {
      "feedforward_Pipeline_VITIS_LOOP_92_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_48_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_103_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_110_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_48_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_122_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_129_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_48_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_139_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_148_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "feedforward_Pipeline_VITIS_LOOP_92_1": {
        "Latency": {
          "LatencyBest": "786",
          "LatencyAvg": "786",
          "LatencyWorst": "786",
          "PipelineII": "785",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.907"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_92_1",
            "TripCount": "784",
            "Latency": "784",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "123",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_48_1": {
        "Latency": {
          "LatencyBest": "786",
          "LatencyAvg": "786",
          "LatencyWorst": "786",
          "PipelineII": "785",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.935"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_1",
            "TripCount": "784",
            "Latency": "784",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2796",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_103_2": {
        "Latency": {
          "LatencyBest": "395",
          "LatencyAvg": "395",
          "LatencyWorst": "395",
          "PipelineII": "393",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.806"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_103_2",
            "TripCount": "392",
            "Latency": "393",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "115",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "142",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_110_3": {
        "Latency": {
          "LatencyBest": "786",
          "LatencyAvg": "786",
          "LatencyWorst": "786",
          "PipelineII": "785",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.191"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_110_3",
            "TripCount": "784",
            "Latency": "784",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "144",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_48_11": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.819"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "779",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_122_4": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.806"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_122_4",
            "TripCount": "32",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "181",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "209",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_129_5": {
        "Latency": {
          "LatencyBest": "131",
          "LatencyAvg": "131",
          "LatencyWorst": "131",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.091"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_129_5",
            "TripCount": "128",
            "Latency": "129",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "135",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_48_12": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.046"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "379",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_139_6": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.806"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_139_6",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "56",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "106",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_148_7": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.263"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_148_7",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "186",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward": {
        "Latency": {
          "LatencyBest": "3270",
          "LatencyAvg": "3270",
          "LatencyWorst": "3270",
          "PipelineII": "3271",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.191"
        },
        "Area": {
          "BRAM_18K": "14",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "5",
          "FF": "681",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "5765",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "10",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-13 14:39:37 -0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
