
*** Running vivado
    with args -log Range_Sensor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Range_Sensor.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Range_Sensor.tcl -notrace
Command: synth_design -top Range_Sensor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16930 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1179.422 ; gain = 74.992 ; free physical = 10349 ; free virtual = 14452
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Range_Sensor' [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Range_Sensor.vhd:15]
INFO: [Synth 8-3491] module 'Factor58_Divider' declared at '/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Factor58_Divider.vhd:7' bound to instance 'Task_2' of component 'Factor58_Divider' [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Range_Sensor.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Factor58_Divider' [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Factor58_Divider.vhd:15]
WARNING: [Synth 8-6014] Unused sequential element input_value_reg was removed.  [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Factor58_Divider.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element output_value_reg was removed.  [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Factor58_Divider.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Factor58_Divider' (1#1) [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Factor58_Divider.vhd:15]
INFO: [Synth 8-3491] module 'Pulse_Generator' declared at '/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Task3.vhd:7' bound to instance 'Task_3' of component 'Pulse_Generator' [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Range_Sensor.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Pulse_Generator' [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Task3.vhd:14]
INFO: [Synth 8-3491] module 'Clock_Generator' declared at '/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Clock_Generator.vhd:7' bound to instance 'Task_1' of component 'Clock_Generator' [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Task3.vhd:28]
INFO: [Synth 8-638] synthesizing module 'Clock_Generator' [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Clock_Generator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Clock_Generator' (2#1) [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Clock_Generator.vhd:13]
INFO: [Synth 8-3491] module 'Pulse_Module' declared at '/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Pulse_Generator.vhd:7' bound to instance 'Task_3' of component 'Pulse_Module' [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Task3.vhd:32]
INFO: [Synth 8-638] synthesizing module 'Pulse_Module' [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Pulse_Generator.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Pulse_Module' (3#1) [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Pulse_Generator.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Pulse_Generator' (4#1) [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Task3.vhd:14]
INFO: [Synth 8-3491] module 'Echo_Analyser' declared at '/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Echo_Analyser.vhd:7' bound to instance 'Task_4' of component 'Echo_Analyser' [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Range_Sensor.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Echo_Analyser' [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Echo_Analyser.vhd:15]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'Echo_Analyser' (5#1) [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Echo_Analyser.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Range_Sensor' (6#1) [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Range_Sensor.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1219.922 ; gain = 115.492 ; free physical = 10359 ; free virtual = 14463
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1219.922 ; gain = 115.492 ; free physical = 10359 ; free virtual = 14463
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/linuxlabb/Range_Sensor_Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/linuxlabb/Range_Sensor_Basys3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/linuxlabb/Range_Sensor_Basys3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Range_Sensor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Range_Sensor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1603.453 ; gain = 0.000 ; free physical = 10133 ; free virtual = 14236
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10194 ; free virtual = 14298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10194 ; free virtual = 14298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10196 ; free virtual = 14299
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Clock_Generator.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Pulse_Generator.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Echo_Analyser.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10187 ; free virtual = 14291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Factor58_Divider 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module Clock_Generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Pulse_Module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Echo_Analyser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Task_3/Task_1/cnt_reg was removed.  [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Clock_Generator.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element Task_3/Task_3/cnt_reg was removed.  [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Pulse_Generator.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element Task_4/counter_reg was removed.  [/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.srcs/sources_1/new/Echo_Analyser.vhd:27]
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[16]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[17]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[18]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[19]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[20]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[21]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[22]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[23]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[24]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[25]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[26]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[27]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[28]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[29]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[30]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter_reg[31]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[31]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[30]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[29]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[28]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[27]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[26]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[25]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[24]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[23]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[22]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[21]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[20]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[19]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[18]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[17]) is unused and will be removed from module Range_Sensor.
WARNING: [Synth 8-3332] Sequential element (Task_4/counter1_reg[16]) is unused and will be removed from module Range_Sensor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10111 ; free virtual = 14215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10057 ; free virtual = 14160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10055 ; free virtual = 14158
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10052 ; free virtual = 14156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10052 ; free virtual = 14156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10052 ; free virtual = 14156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10052 ; free virtual = 14156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10052 ; free virtual = 14156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10052 ; free virtual = 14156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10052 ; free virtual = 14156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    56|
|3     |LUT1   |   108|
|4     |LUT2   |    86|
|5     |LUT3   |    35|
|6     |LUT4   |    40|
|7     |LUT5   |    10|
|8     |LUT6   |     9|
|9     |FDRE   |   125|
|10    |IBUF   |     2|
|11    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-----------------+------+
|      |Instance   |Module           |Cells |
+------+-----------+-----------------+------+
|1     |top        |                 |   483|
|2     |  Task_2   |Factor58_Divider |   127|
|3     |  Task_3   |Pulse_Generator  |   224|
|4     |    Task_1 |Clock_Generator  |    98|
|5     |    Task_3 |Pulse_Module     |   126|
|6     |  Task_4   |Echo_Analyser    |   118|
+------+-----------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10052 ; free virtual = 14156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1603.453 ; gain = 115.492 ; free physical = 10107 ; free virtual = 14210
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1603.453 ; gain = 499.023 ; free physical = 10107 ; free virtual = 14210
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

28 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1603.453 ; gain = 511.613 ; free physical = 10083 ; free virtual = 14187
INFO: [Common 17-1381] The checkpoint '/home/linuxlabb/Range_Sensor_Basys3/Range_Sensor_Basys3.runs/synth_1/Range_Sensor.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1627.465 ; gain = 0.000 ; free physical = 10081 ; free virtual = 14185
INFO: [Common 17-206] Exiting Vivado at Thu Feb 28 14:18:31 2019...
