
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000102    0.546240 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.010224    0.163937    0.725697    1.271936 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.163937    0.000004    1.271940 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005319    0.258345    0.205465    1.477405 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.258345    0.000024    1.477428 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003394    0.146774    0.133878    1.611306 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.146774    0.000005    1.611311 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.611311   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000102    0.546240 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796240   clock uncertainty
                                  0.000000    0.796240   clock reconvergence pessimism
                                  0.126346    0.922586   library hold time
                                              0.922586   data required time
---------------------------------------------------------------------------------------------
                                              0.922586   data required time
                                             -1.611311   data arrival time
---------------------------------------------------------------------------------------------
                                              0.688725   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000285    0.545530 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.013484    0.186663    0.747424    1.292954 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.186663    0.000077    1.293031 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004574    0.256727    0.191185    1.484217 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.256727    0.000009    1.484226 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003591    0.170346    0.176252    1.660478 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.170346    0.000008    1.660486 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.660486   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000285    0.545530 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795530   clock uncertainty
                                  0.000000    0.795530   clock reconvergence pessimism
                                  0.121302    0.916832   library hold time
                                              0.916832   data required time
---------------------------------------------------------------------------------------------
                                              0.916832   data required time
                                             -1.660486   data arrival time
---------------------------------------------------------------------------------------------
                                              0.743654   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000298    0.545543 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.013311    0.185232    0.746257    1.291800 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.185232    0.000062    1.291863 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004580    0.245248    0.200114    1.491977 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.245248    0.000010    1.491987 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003480    0.168694    0.172667    1.664653 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.168694    0.000006    1.664659 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.664659   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000298    0.545543 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795543   clock uncertainty
                                  0.000000    0.795543   clock reconvergence pessimism
                                  0.121642    0.917185   library hold time
                                              0.917185   data required time
---------------------------------------------------------------------------------------------
                                              0.917185   data required time
                                             -1.664659   data arrival time
---------------------------------------------------------------------------------------------
                                              0.747474   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000026    0.546163 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.021399    0.262458    0.799729    1.345893 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.262458    0.000040    1.345933 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004531    0.272070    0.263349    1.609282 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.272070    0.000005    1.609287 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003297    0.145527    0.134740    1.744027 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.145527    0.000004    1.744031 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.744031   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000026    0.546163 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796163   clock uncertainty
                                  0.000000    0.796163   clock reconvergence pessimism
                                  0.126603    0.922767   library hold time
                                              0.922767   data required time
---------------------------------------------------------------------------------------------
                                              0.922767   data required time
                                             -1.744031   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821265   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000156    0.546293 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.022727    0.437864    1.055299    1.601592 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.437864    0.000145    1.601737 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004769    0.187771    0.135954    1.737690 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.187771    0.000028    1.737718 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.737718   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000156    0.546293 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796293   clock uncertainty
                                  0.000000    0.796293   clock reconvergence pessimism
                                  0.117907    0.914201   library hold time
                                              0.914201   data required time
---------------------------------------------------------------------------------------------
                                              0.914201   data required time
                                             -1.737718   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823518   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000145    0.546283 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019505    0.237530    0.788094    1.334377 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.237530    0.000131    1.334509 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004663    0.275323    0.258255    1.592764 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.275323    0.000009    1.592773 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004693    0.163397    0.150073    1.742846 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.163397    0.000026    1.742872 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.742872   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000145    0.546283 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796283   clock uncertainty
                                  0.000000    0.796283   clock reconvergence pessimism
                                  0.122925    0.919208   library hold time
                                              0.919208   data required time
---------------------------------------------------------------------------------------------
                                              0.919208   data required time
                                             -1.742872   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823664   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000172    0.545417 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004882    0.175577    0.876793    1.422211 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.175577    0.000008    1.422219 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010683    0.192773    0.166468    1.588687 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.192773    0.000072    1.588759 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.015558    0.344619    0.263875    1.852633 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _062_ (net)
                      0.344619    0.000050    1.852684 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003296    0.147653    0.109990    1.962673 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.147653    0.000004    1.962677 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.962677   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000265    0.545510 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795510   clock uncertainty
                                  0.000000    0.795510   clock reconvergence pessimism
                                  0.125978    0.921488   library hold time
                                              0.921488   data required time
---------------------------------------------------------------------------------------------
                                              0.921488   data required time
                                             -1.962677   data arrival time
---------------------------------------------------------------------------------------------
                                              1.041189   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000224    4.620255 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.048643    0.426278    0.413819    5.034074 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.426278    0.000067    5.034141 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034141   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000298    0.545543 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795543   clock uncertainty
                                  0.000000    0.795543   clock reconvergence pessimism
                                  0.369767    1.165310   library removal time
                                              1.165310   data required time
---------------------------------------------------------------------------------------------
                                              1.165310   data required time
                                             -5.034141   data arrival time
---------------------------------------------------------------------------------------------
                                              3.868831   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000224    4.620255 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.048643    0.426278    0.413819    5.034074 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.426278    0.000253    5.034327 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034327   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000193    0.545438 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795438   clock uncertainty
                                  0.000000    0.795438   clock reconvergence pessimism
                                  0.369767    1.165205   library removal time
                                              1.165205   data required time
---------------------------------------------------------------------------------------------
                                              1.165205   data required time
                                             -5.034327   data arrival time
---------------------------------------------------------------------------------------------
                                              3.869122   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000224    4.620255 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.048643    0.426278    0.413819    5.034074 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.426278    0.000232    5.034306 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034306   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000172    0.545417 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795418   clock uncertainty
                                  0.000000    0.795418   clock reconvergence pessimism
                                  0.369767    1.165185   library removal time
                                              1.165185   data required time
---------------------------------------------------------------------------------------------
                                              1.165185   data required time
                                             -5.034306   data arrival time
---------------------------------------------------------------------------------------------
                                              3.869121   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369463    0.000737    5.101786 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000026    0.546163 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796163   clock uncertainty
                                  0.000000    0.796163   clock reconvergence pessimism
                                  0.365279    1.161443   library removal time
                                              1.161443   data required time
---------------------------------------------------------------------------------------------
                                              1.161443   data required time
                                             -5.101786   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940343   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369464    0.000904    5.101953 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101953   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000145    0.546283 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796283   clock uncertainty
                                  0.000000    0.796283   clock reconvergence pessimism
                                  0.365279    1.161562   library removal time
                                              1.161562   data required time
---------------------------------------------------------------------------------------------
                                              1.161562   data required time
                                             -5.101953   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940391   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369464    0.000925    5.101974 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101974   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000156    0.546293 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796293   clock uncertainty
                                  0.000000    0.796293   clock reconvergence pessimism
                                  0.365279    1.161572   library removal time
                                              1.161572   data required time
---------------------------------------------------------------------------------------------
                                              1.161572   data required time
                                             -5.101974   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940402   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369464    0.000942    5.101991 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101991   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000102    0.546240 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796240   clock uncertainty
                                  0.000000    0.796240   clock reconvergence pessimism
                                  0.365279    1.161519   library removal time
                                              1.161519   data required time
---------------------------------------------------------------------------------------------
                                              1.161519   data required time
                                             -5.101991   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940472   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369465    0.001062    5.102110 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.102110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000101    0.546239 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796239   clock uncertainty
                                  0.000000    0.796239   clock reconvergence pessimism
                                  0.365279    1.161518   library removal time
                                              1.161518   data required time
---------------------------------------------------------------------------------------------
                                              1.161518   data required time
                                             -5.102110   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940593   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369465    0.001108    5.102157 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.102157   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000125    0.546263 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796263   clock uncertainty
                                  0.000000    0.796263   clock reconvergence pessimism
                                  0.365279    1.161542   library removal time
                                              1.161542   data required time
---------------------------------------------------------------------------------------------
                                              1.161542   data required time
                                             -5.102157   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940615   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369465    0.001124    5.102172 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.102172   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000134    0.312331 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.030391    0.098170    0.233807    0.546138 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.098170    0.000133    0.546270 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.796270   clock uncertainty
                                  0.000000    0.796270   clock reconvergence pessimism
                                  0.365279    1.161550   library removal time
                                              1.161550   data required time
---------------------------------------------------------------------------------------------
                                              1.161550   data required time
                                             -5.102172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940623   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369462    0.000301    5.101349 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101349   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000265    0.545510 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795510   clock uncertainty
                                  0.000000    0.795510   clock reconvergence pessimism
                                  0.365116    1.160626   library removal time
                                              1.160626   data required time
---------------------------------------------------------------------------------------------
                                              1.160626   data required time
                                             -5.101349   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940723   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369462    0.000353    5.101402 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101402   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000188    0.545433 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795433   clock uncertainty
                                  0.000000    0.795433   clock reconvergence pessimism
                                  0.365116    1.160549   library removal time
                                              1.160549   data required time
---------------------------------------------------------------------------------------------
                                              1.160549   data required time
                                             -5.101402   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940852   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.003889    0.113898    0.038713    4.038713 ^ rst_n (in)
                                                         rst_n (net)
                      0.113898    0.000000    4.038713 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005240    0.141063    0.212124    4.250837 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.141063    0.000005    4.250843 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.046039    0.405786    0.369189    4.620032 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.405786    0.000247    4.620279 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082170    0.369462    0.480770    5.101048 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.369462    0.000472    5.101520 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.101520   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025198    0.136455    0.062990    0.062990 ^ clk (in)
                                                         clk (net)
                      0.136455    0.000000    0.062990 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.045995    0.111631    0.249207    0.312197 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111631    0.000070    0.312267 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029182    0.097113    0.232978    0.545245 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097113    0.000285    0.545530 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795530   clock uncertainty
                                  0.000000    0.795530   clock reconvergence pessimism
                                  0.365116    1.160647   library removal time
                                              1.160647   data required time
---------------------------------------------------------------------------------------------
                                              1.160647   data required time
                                             -5.101520   data arrival time
---------------------------------------------------------------------------------------------
                                              3.940874   slack (MET)



