

================================================================
== Vivado HLS Report for 'Accelerator_MAT_Multiply_Loop_LoadRow_proc'
================================================================
* Date:           Thu Oct 29 22:12:20 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution2opt
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- LoadRow  |   64|   64|         9|          8|          1|     8|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     64|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      26|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      26|     88|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_155_p2              |     +    |      0|  0|   4|           4|           1|
    |ap_sig_bdd_64            |    and   |      0|  0|   1|           1|           1|
    |exitcond4_i_i_fu_149_p2  |   icmp   |      0|  0|   2|           4|           5|
    |ap_sig_bdd_81            |    or    |      0|  0|   1|           1|           1|
    |tmp_23_fu_173_p2         |    or    |      0|  0|   8|           7|           1|
    |tmp_26_fu_209_p2         |    or    |      0|  0|   8|           7|           2|
    |tmp_28_fu_227_p2         |    or    |      0|  0|   8|           7|           3|
    |tmp_30_fu_245_p2         |    or    |      0|  0|   8|           7|           3|
    |tmp_32_fu_263_p2         |    or    |      0|  0|   8|           7|           3|
    |tmp_34_fu_281_p2         |    or    |      0|  0|   8|           7|           3|
    |tmp_s_fu_191_p2          |    or    |      0|  0|   8|           7|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  64|          59|          25|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |B_cached_address0      |  12|          9|    6|         54|
    |ap_NS_fsm              |   4|         11|    1|         11|
    |i_0_i_i_phi_fu_141_p4  |   4|          2|    4|          8|
    |i_0_i_i_reg_137        |   4|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  24|         24|   15|         81|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  10|   0|   10|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |exitcond4_i_i_reg_299  |   1|   0|    1|          0|
    |i_0_i_i_reg_137        |   4|   0|    4|          0|
    |i_reg_303              |   4|   0|    4|          0|
    |tmp_21_reg_308         |   4|   0|    7|          3|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  26|   0|   29|          3|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply_Loop_LoadRow_proc | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply_Loop_LoadRow_proc | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply_Loop_LoadRow_proc | return value |
|ap_done            | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply_Loop_LoadRow_proc | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply_Loop_LoadRow_proc | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply_Loop_LoadRow_proc | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply_Loop_LoadRow_proc | return value |
|B_dout             |  in |   32|   ap_fifo  |                      B                     |    pointer   |
|B_empty_n          |  in |    1|   ap_fifo  |                      B                     |    pointer   |
|B_read             | out |    1|   ap_fifo  |                      B                     |    pointer   |
|B_cached_address0  | out |    6|  ap_memory |                  B_cached                  |     array    |
|B_cached_ce0       | out |    1|  ap_memory |                  B_cached                  |     array    |
|B_cached_we0       | out |    1|  ap_memory |                  B_cached                  |     array    |
|B_cached_d0        | out |   32|  ap_memory |                  B_cached                  |     array    |
+-------------------+-----+-----+------------+--------------------------------------------+--------------+

