# compile verilog/system verilog design source files
verilog dist_mem_gen_v8_0_11  \
"../../../../Week5.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v" \

verilog xil_defaultlib  \
"../../../../Week5.srcs/sources_1/ip/dist_mem_gen_1_1/sim/dist_mem_gen_1.v" \
"../../../../Week5.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
