0.7
2020.2
Oct 14 2022
05:20:55
D:/vivado Projects/Projet 4A/Display_Hor/Display_Hor.srcs/sources_1/new/Display_Hor.vhd,1738222651,vhdl,,,,display_hor,,,,,,,,
D:/vivado Projects/Projet 4A/VGA/VGA.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/vivado Projects/Projet 4A/VGA/VGA.srcs/sim_1/new/VGA_testBench.vhd,1738227188,vhdl,,,,vga_testbench,,,,,,,,
D:/vivado Projects/Projet 4A/VGA/VGA.srcs/sources_1/new/VGA.vhd,1738162312,vhdl,,,,vga,,,,,,,,
