// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "10/24/2022 15:41:53"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MiniCPU (
	R_CLRN,
	MEMORY,
	CLK_FPGA,
	RST_DEBOUNCER,
	INPUT_CLK,
	PC_OUT,
	PC_LOAD,
	CLRN_GLOBAL,
	PC_CLRN,
	R1_LOAD,
	R2_LOAD,
	MEMORY_LED_0,
	MEMORY_LED_1,
	MEMORY_LED_2,
	MEMORY_LED_3,
	R1_LED,
	R1_OUT,
	ULA_REGISTER,
	R2_OUT,
	R2_LED);
output 	R_CLRN;
output 	[15:0] MEMORY;
input 	CLK_FPGA;
input 	RST_DEBOUNCER;
input 	INPUT_CLK;
output 	[7:0] PC_OUT;
output 	PC_LOAD;
input 	CLRN_GLOBAL;
output 	PC_CLRN;
output 	R1_LOAD;
output 	R2_LOAD;
output 	[6:0] MEMORY_LED_0;
output 	[6:0] MEMORY_LED_1;
output 	[6:0] MEMORY_LED_2;
output 	[6:0] MEMORY_LED_3;
output 	[6:0] R1_LED;
output 	[3:0] R1_OUT;
output 	[3:0] ULA_REGISTER;
output 	[3:0] R2_OUT;
output 	[6:0] R2_LED;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \R_CLRN~output_o ;
wire \MEMORY[15]~output_o ;
wire \MEMORY[14]~output_o ;
wire \MEMORY[13]~output_o ;
wire \MEMORY[12]~output_o ;
wire \MEMORY[11]~output_o ;
wire \MEMORY[10]~output_o ;
wire \MEMORY[9]~output_o ;
wire \MEMORY[8]~output_o ;
wire \MEMORY[7]~output_o ;
wire \MEMORY[6]~output_o ;
wire \MEMORY[5]~output_o ;
wire \MEMORY[4]~output_o ;
wire \MEMORY[3]~output_o ;
wire \MEMORY[2]~output_o ;
wire \MEMORY[1]~output_o ;
wire \MEMORY[0]~output_o ;
wire \PC_OUT[7]~output_o ;
wire \PC_OUT[6]~output_o ;
wire \PC_OUT[5]~output_o ;
wire \PC_OUT[4]~output_o ;
wire \PC_OUT[3]~output_o ;
wire \PC_OUT[2]~output_o ;
wire \PC_OUT[1]~output_o ;
wire \PC_OUT[0]~output_o ;
wire \PC_LOAD~output_o ;
wire \PC_CLRN~output_o ;
wire \R1_LOAD~output_o ;
wire \R2_LOAD~output_o ;
wire \MEMORY_LED_0[6]~output_o ;
wire \MEMORY_LED_0[5]~output_o ;
wire \MEMORY_LED_0[4]~output_o ;
wire \MEMORY_LED_0[3]~output_o ;
wire \MEMORY_LED_0[2]~output_o ;
wire \MEMORY_LED_0[1]~output_o ;
wire \MEMORY_LED_0[0]~output_o ;
wire \MEMORY_LED_1[6]~output_o ;
wire \MEMORY_LED_1[5]~output_o ;
wire \MEMORY_LED_1[4]~output_o ;
wire \MEMORY_LED_1[3]~output_o ;
wire \MEMORY_LED_1[2]~output_o ;
wire \MEMORY_LED_1[1]~output_o ;
wire \MEMORY_LED_1[0]~output_o ;
wire \MEMORY_LED_2[6]~output_o ;
wire \MEMORY_LED_2[5]~output_o ;
wire \MEMORY_LED_2[4]~output_o ;
wire \MEMORY_LED_2[3]~output_o ;
wire \MEMORY_LED_2[2]~output_o ;
wire \MEMORY_LED_2[1]~output_o ;
wire \MEMORY_LED_2[0]~output_o ;
wire \MEMORY_LED_3[6]~output_o ;
wire \MEMORY_LED_3[5]~output_o ;
wire \MEMORY_LED_3[4]~output_o ;
wire \MEMORY_LED_3[3]~output_o ;
wire \MEMORY_LED_3[2]~output_o ;
wire \MEMORY_LED_3[1]~output_o ;
wire \MEMORY_LED_3[0]~output_o ;
wire \R1_LED[6]~output_o ;
wire \R1_LED[5]~output_o ;
wire \R1_LED[4]~output_o ;
wire \R1_LED[3]~output_o ;
wire \R1_LED[2]~output_o ;
wire \R1_LED[1]~output_o ;
wire \R1_LED[0]~output_o ;
wire \R1_OUT[3]~output_o ;
wire \R1_OUT[2]~output_o ;
wire \R1_OUT[1]~output_o ;
wire \R1_OUT[0]~output_o ;
wire \ULA_REGISTER[3]~output_o ;
wire \ULA_REGISTER[2]~output_o ;
wire \ULA_REGISTER[1]~output_o ;
wire \ULA_REGISTER[0]~output_o ;
wire \R2_OUT[3]~output_o ;
wire \R2_OUT[2]~output_o ;
wire \R2_OUT[1]~output_o ;
wire \R2_OUT[0]~output_o ;
wire \R2_LED[6]~output_o ;
wire \R2_LED[5]~output_o ;
wire \R2_LED[4]~output_o ;
wire \R2_LED[3]~output_o ;
wire \R2_LED[2]~output_o ;
wire \R2_LED[1]~output_o ;
wire \R2_LED[0]~output_o ;
wire \CLK_FPGA~input_o ;
wire \INPUT_CLK~input_o ;
wire \RST_DEBOUNCER~input_o ;
wire \inst2|out_key~1_combout ;
wire \inst2|intermediate~1_combout ;
wire \inst2|intermediate~_emulated_q ;
wire \inst2|intermediate~0_combout ;
wire \inst2|Add0~45_sumout ;
wire \inst2|always0~0_combout ;
wire \inst2|Add0~46 ;
wire \inst2|Add0~17_sumout ;
wire \inst2|Add0~18 ;
wire \inst2|Add0~13_sumout ;
wire \inst2|Add0~14 ;
wire \inst2|Add0~9_sumout ;
wire \inst2|Add0~10 ;
wire \inst2|Add0~5_sumout ;
wire \inst2|Add0~6 ;
wire \inst2|Add0~41_sumout ;
wire \inst2|Add0~42 ;
wire \inst2|Add0~37_sumout ;
wire \inst2|Add0~38 ;
wire \inst2|Add0~33_sumout ;
wire \inst2|Add0~34 ;
wire \inst2|Add0~29_sumout ;
wire \inst2|Add0~30 ;
wire \inst2|Add0~25_sumout ;
wire \inst2|Add0~26 ;
wire \inst2|Add0~21_sumout ;
wire \inst2|Add0~22 ;
wire \inst2|Add0~1_sumout ;
wire \inst2|out_key~5_combout ;
wire \inst2|out_key~6_combout ;
wire \inst2|Add0~2 ;
wire \inst2|Add0~61_sumout ;
wire \inst2|Add0~62 ;
wire \inst2|Add0~57_sumout ;
wire \inst2|Add0~58 ;
wire \inst2|Add0~53_sumout ;
wire \inst2|Add0~54 ;
wire \inst2|Add0~49_sumout ;
wire \inst2|out_key~7_combout ;
wire \inst2|out_key~8_combout ;
wire \inst2|out_key~3_combout ;
wire \inst2|out_key~_emulated_q ;
wire \inst2|out_key~2_combout ;
wire \inst|inst7~0_combout ;
wire \CLRN_GLOBAL~input_o ;
wire \inst10~combout ;
wire \inst|inst7~q ;
wire \inst|inst10~0_combout ;
wire \inst|inst10~q ;
wire \inst|inst21~combout ;
wire \inst|inst12~0_combout ;
wire \inst|inst12~q ;
wire \inst|inst14~0_combout ;
wire \inst|inst14~q ;
wire \inst|inst3|instA1~combout ;
wire \inst|inst3|instA14~combout ;
wire \inst|inst3|inst~1_combout ;
wire \inst|inst3|inst~3_combout ;
wire \inst|inst3|inst~0_combout ;
wire \inst|inst3|inst~_emulated_q ;
wire \inst|inst3|inst~2_combout ;
wire \inst|inst2|instA1~combout ;
wire \inst|inst2|instA14~combout ;
wire \inst|inst2|inst~1_combout ;
wire \inst|inst2|inst~3_combout ;
wire \inst|inst2|inst~0_combout ;
wire \inst|inst2|inst~_emulated_q ;
wire \inst|inst2|inst~2_combout ;
wire \inst|inst1|instA1~combout ;
wire \inst|inst1|instA14~combout ;
wire \inst|inst1|inst~1_combout ;
wire \inst|inst1|inst~3_combout ;
wire \inst|inst1|inst~0_combout ;
wire \inst|inst1|inst~_emulated_q ;
wire \inst|inst1|inst~2_combout ;
wire \inst|inst|instA1~combout ;
wire \inst|inst|instA14~combout ;
wire \inst|inst|inst~1_combout ;
wire \inst|inst|inst~3_combout ;
wire \inst|inst|inst~0_combout ;
wire \inst|inst|inst~_emulated_q ;
wire \inst|inst|inst~2_combout ;
wire \inst19|inst8~0_combout ;
wire \inst19|inst8~1_combout ;
wire \inst19|inst8~2_combout ;
wire \inst19|inst6~combout ;
wire \inst19|inst7~combout ;
wire \inst23|inst|inst6~0_combout ;
wire \inst23|inst|inst5~0_combout ;
wire \inst23|inst|inst4~0_combout ;
wire \inst23|inst|inst3~0_combout ;
wire \inst23|inst|inst2~0_combout ;
wire \inst23|inst|inst1~0_combout ;
wire \inst23|inst|inst7~0_combout ;
wire \inst22|inst|inst6~0_combout ;
wire \inst22|inst|inst5~0_combout ;
wire \inst22|inst|inst4~0_combout ;
wire \inst22|inst|inst3~0_combout ;
wire \inst22|inst|inst2~0_combout ;
wire \inst22|inst|inst1~0_combout ;
wire \inst22|inst|inst7~0_combout ;
wire \inst21|inst|inst6~0_combout ;
wire \inst21|inst|inst5~0_combout ;
wire \inst21|inst|inst4~0_combout ;
wire \inst21|inst|inst3~0_combout ;
wire \inst21|inst|inst2~0_combout ;
wire \inst21|inst|inst1~0_combout ;
wire \inst21|inst|inst7~0_combout ;
wire \inst20|inst|inst6~0_combout ;
wire \inst20|inst|inst5~0_combout ;
wire \inst20|inst|inst4~0_combout ;
wire \inst20|inst|inst3~0_combout ;
wire \inst20|inst|inst2~0_combout ;
wire \inst20|inst|inst1~0_combout ;
wire \inst20|inst|inst7~0_combout ;
wire \inst14|inst1~combout ;
wire \inst15|inst1~combout ;
wire \inst4~combout ;
wire \inst15|inst3~q ;
wire \inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst15|inst~q ;
wire \inst11|inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst14|inst~q ;
wire \inst11|inst2|inst|inst4~combout ;
wire \inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1_combout ;
wire \inst14|inst3~q ;
wire \inst11|inst2|inst2|inst6~combout ;
wire \inst15|inst4~q ;
wire \inst11|inst2|inst3|inst5~0_combout ;
wire \inst11|inst1|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst14|inst4~q ;
wire \inst15|inst5~q ;
wire \inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \inst11|inst2|inst3|inst8~0_combout ;
wire \inst11|inst1|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst14|inst5~q ;
wire \inst25|inst|inst6~0_combout ;
wire \inst25|inst|inst5~0_combout ;
wire \inst25|inst|inst4~0_combout ;
wire \inst25|inst|inst3~0_combout ;
wire \inst25|inst|inst2~0_combout ;
wire \inst25|inst|inst1~0_combout ;
wire \inst25|inst|inst7~0_combout ;
wire \inst5|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst24|inst|inst6~0_combout ;
wire \inst24|inst|inst5~0_combout ;
wire \inst24|inst|inst4~0_combout ;
wire \inst24|inst|inst3~0_combout ;
wire \inst24|inst|inst2~0_combout ;
wire \inst24|inst|inst1~0_combout ;
wire \inst24|inst|inst7~0_combout ;
wire [15:0] \inst1|altsyncram_component|auto_generated|q_a ;
wire [15:0] \inst2|counter ;

wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst1|altsyncram_component|auto_generated|q_a [10] = \inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [11] = \inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [15] = \inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [14] = \inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [13] = \inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [12] = \inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [9] = \inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [8] = \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [7] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [6] = \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [5] = \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [4] = \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [3] = \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [2] = \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [1] = \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cyclonev_io_obuf \R_CLRN~output (
	.i(!\inst19|inst8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_CLRN~output_o ),
	.obar());
// synopsys translate_off
defparam \R_CLRN~output .bus_hold = "false";
defparam \R_CLRN~output .open_drain_output = "false";
defparam \R_CLRN~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[15]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[15]~output .bus_hold = "false";
defparam \MEMORY[15]~output .open_drain_output = "false";
defparam \MEMORY[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[14]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[14]~output .bus_hold = "false";
defparam \MEMORY[14]~output .open_drain_output = "false";
defparam \MEMORY[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[13]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[13]~output .bus_hold = "false";
defparam \MEMORY[13]~output .open_drain_output = "false";
defparam \MEMORY[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[12]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[12]~output .bus_hold = "false";
defparam \MEMORY[12]~output .open_drain_output = "false";
defparam \MEMORY[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[11]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[11]~output .bus_hold = "false";
defparam \MEMORY[11]~output .open_drain_output = "false";
defparam \MEMORY[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[10]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[10]~output .bus_hold = "false";
defparam \MEMORY[10]~output .open_drain_output = "false";
defparam \MEMORY[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[9]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[9]~output .bus_hold = "false";
defparam \MEMORY[9]~output .open_drain_output = "false";
defparam \MEMORY[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[8]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[8]~output .bus_hold = "false";
defparam \MEMORY[8]~output .open_drain_output = "false";
defparam \MEMORY[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[7]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[7]~output .bus_hold = "false";
defparam \MEMORY[7]~output .open_drain_output = "false";
defparam \MEMORY[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[6]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[6]~output .bus_hold = "false";
defparam \MEMORY[6]~output .open_drain_output = "false";
defparam \MEMORY[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[5]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[5]~output .bus_hold = "false";
defparam \MEMORY[5]~output .open_drain_output = "false";
defparam \MEMORY[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[4]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[4]~output .bus_hold = "false";
defparam \MEMORY[4]~output .open_drain_output = "false";
defparam \MEMORY[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[3]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[3]~output .bus_hold = "false";
defparam \MEMORY[3]~output .open_drain_output = "false";
defparam \MEMORY[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[2]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[2]~output .bus_hold = "false";
defparam \MEMORY[2]~output .open_drain_output = "false";
defparam \MEMORY[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[1]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[1]~output .bus_hold = "false";
defparam \MEMORY[1]~output .open_drain_output = "false";
defparam \MEMORY[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY[0]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY[0]~output .bus_hold = "false";
defparam \MEMORY[0]~output .open_drain_output = "false";
defparam \MEMORY[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[7]~output (
	.i(\inst|inst14~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[7]~output .bus_hold = "false";
defparam \PC_OUT[7]~output .open_drain_output = "false";
defparam \PC_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[6]~output (
	.i(\inst|inst12~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[6]~output .bus_hold = "false";
defparam \PC_OUT[6]~output .open_drain_output = "false";
defparam \PC_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[5]~output (
	.i(\inst|inst10~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[5]~output .bus_hold = "false";
defparam \PC_OUT[5]~output .open_drain_output = "false";
defparam \PC_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[4]~output (
	.i(\inst|inst7~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[4]~output .bus_hold = "false";
defparam \PC_OUT[4]~output .open_drain_output = "false";
defparam \PC_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[3]~output (
	.i(\inst|inst3|inst~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[3]~output .bus_hold = "false";
defparam \PC_OUT[3]~output .open_drain_output = "false";
defparam \PC_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[2]~output (
	.i(\inst|inst2|inst~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[2]~output .bus_hold = "false";
defparam \PC_OUT[2]~output .open_drain_output = "false";
defparam \PC_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[1]~output (
	.i(\inst|inst1|inst~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[1]~output .bus_hold = "false";
defparam \PC_OUT[1]~output .open_drain_output = "false";
defparam \PC_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[0]~output (
	.i(\inst|inst|inst~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[0]~output .bus_hold = "false";
defparam \PC_OUT[0]~output .open_drain_output = "false";
defparam \PC_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_LOAD~output (
	.i(\inst19|inst8~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_LOAD~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_LOAD~output .bus_hold = "false";
defparam \PC_LOAD~output .open_drain_output = "false";
defparam \PC_LOAD~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_CLRN~output (
	.i(!\inst19|inst8~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_CLRN~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_CLRN~output .bus_hold = "false";
defparam \PC_CLRN~output .open_drain_output = "false";
defparam \PC_CLRN~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1_LOAD~output (
	.i(\inst19|inst6~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_LOAD~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_LOAD~output .bus_hold = "false";
defparam \R1_LOAD~output .open_drain_output = "false";
defparam \R1_LOAD~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2_LOAD~output (
	.i(\inst19|inst7~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_LOAD~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_LOAD~output .bus_hold = "false";
defparam \R2_LOAD~output .open_drain_output = "false";
defparam \R2_LOAD~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_0[6]~output (
	.i(!\inst23|inst|inst6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_0[6]~output .bus_hold = "false";
defparam \MEMORY_LED_0[6]~output .open_drain_output = "false";
defparam \MEMORY_LED_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_0[5]~output (
	.i(!\inst23|inst|inst5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_0[5]~output .bus_hold = "false";
defparam \MEMORY_LED_0[5]~output .open_drain_output = "false";
defparam \MEMORY_LED_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_0[4]~output (
	.i(!\inst23|inst|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_0[4]~output .bus_hold = "false";
defparam \MEMORY_LED_0[4]~output .open_drain_output = "false";
defparam \MEMORY_LED_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_0[3]~output (
	.i(!\inst23|inst|inst3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_0[3]~output .bus_hold = "false";
defparam \MEMORY_LED_0[3]~output .open_drain_output = "false";
defparam \MEMORY_LED_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_0[2]~output (
	.i(!\inst23|inst|inst2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_0[2]~output .bus_hold = "false";
defparam \MEMORY_LED_0[2]~output .open_drain_output = "false";
defparam \MEMORY_LED_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_0[1]~output (
	.i(!\inst23|inst|inst1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_0[1]~output .bus_hold = "false";
defparam \MEMORY_LED_0[1]~output .open_drain_output = "false";
defparam \MEMORY_LED_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_0[0]~output (
	.i(!\inst23|inst|inst7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_0[0]~output .bus_hold = "false";
defparam \MEMORY_LED_0[0]~output .open_drain_output = "false";
defparam \MEMORY_LED_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_1[6]~output (
	.i(!\inst22|inst|inst6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_1[6]~output .bus_hold = "false";
defparam \MEMORY_LED_1[6]~output .open_drain_output = "false";
defparam \MEMORY_LED_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_1[5]~output (
	.i(!\inst22|inst|inst5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_1[5]~output .bus_hold = "false";
defparam \MEMORY_LED_1[5]~output .open_drain_output = "false";
defparam \MEMORY_LED_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_1[4]~output (
	.i(!\inst22|inst|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_1[4]~output .bus_hold = "false";
defparam \MEMORY_LED_1[4]~output .open_drain_output = "false";
defparam \MEMORY_LED_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_1[3]~output (
	.i(!\inst22|inst|inst3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_1[3]~output .bus_hold = "false";
defparam \MEMORY_LED_1[3]~output .open_drain_output = "false";
defparam \MEMORY_LED_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_1[2]~output (
	.i(!\inst22|inst|inst2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_1[2]~output .bus_hold = "false";
defparam \MEMORY_LED_1[2]~output .open_drain_output = "false";
defparam \MEMORY_LED_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_1[1]~output (
	.i(!\inst22|inst|inst1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_1[1]~output .bus_hold = "false";
defparam \MEMORY_LED_1[1]~output .open_drain_output = "false";
defparam \MEMORY_LED_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_1[0]~output (
	.i(!\inst22|inst|inst7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_1[0]~output .bus_hold = "false";
defparam \MEMORY_LED_1[0]~output .open_drain_output = "false";
defparam \MEMORY_LED_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_2[6]~output (
	.i(!\inst21|inst|inst6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_2[6]~output .bus_hold = "false";
defparam \MEMORY_LED_2[6]~output .open_drain_output = "false";
defparam \MEMORY_LED_2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_2[5]~output (
	.i(!\inst21|inst|inst5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_2[5]~output .bus_hold = "false";
defparam \MEMORY_LED_2[5]~output .open_drain_output = "false";
defparam \MEMORY_LED_2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_2[4]~output (
	.i(!\inst21|inst|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_2[4]~output .bus_hold = "false";
defparam \MEMORY_LED_2[4]~output .open_drain_output = "false";
defparam \MEMORY_LED_2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_2[3]~output (
	.i(!\inst21|inst|inst3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_2[3]~output .bus_hold = "false";
defparam \MEMORY_LED_2[3]~output .open_drain_output = "false";
defparam \MEMORY_LED_2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_2[2]~output (
	.i(!\inst21|inst|inst2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_2[2]~output .bus_hold = "false";
defparam \MEMORY_LED_2[2]~output .open_drain_output = "false";
defparam \MEMORY_LED_2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_2[1]~output (
	.i(!\inst21|inst|inst1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_2[1]~output .bus_hold = "false";
defparam \MEMORY_LED_2[1]~output .open_drain_output = "false";
defparam \MEMORY_LED_2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_2[0]~output (
	.i(!\inst21|inst|inst7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_2[0]~output .bus_hold = "false";
defparam \MEMORY_LED_2[0]~output .open_drain_output = "false";
defparam \MEMORY_LED_2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_3[6]~output (
	.i(!\inst20|inst|inst6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_3[6]~output .bus_hold = "false";
defparam \MEMORY_LED_3[6]~output .open_drain_output = "false";
defparam \MEMORY_LED_3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_3[5]~output (
	.i(!\inst20|inst|inst5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_3[5]~output .bus_hold = "false";
defparam \MEMORY_LED_3[5]~output .open_drain_output = "false";
defparam \MEMORY_LED_3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_3[4]~output (
	.i(!\inst20|inst|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_3[4]~output .bus_hold = "false";
defparam \MEMORY_LED_3[4]~output .open_drain_output = "false";
defparam \MEMORY_LED_3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_3[3]~output (
	.i(!\inst20|inst|inst3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_3[3]~output .bus_hold = "false";
defparam \MEMORY_LED_3[3]~output .open_drain_output = "false";
defparam \MEMORY_LED_3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_3[2]~output (
	.i(!\inst20|inst|inst2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_3[2]~output .bus_hold = "false";
defparam \MEMORY_LED_3[2]~output .open_drain_output = "false";
defparam \MEMORY_LED_3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_3[1]~output (
	.i(!\inst20|inst|inst1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_3[1]~output .bus_hold = "false";
defparam \MEMORY_LED_3[1]~output .open_drain_output = "false";
defparam \MEMORY_LED_3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MEMORY_LED_3[0]~output (
	.i(!\inst20|inst|inst7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEMORY_LED_3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEMORY_LED_3[0]~output .bus_hold = "false";
defparam \MEMORY_LED_3[0]~output .open_drain_output = "false";
defparam \MEMORY_LED_3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1_LED[6]~output (
	.i(!\inst25|inst|inst6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_LED[6]~output .bus_hold = "false";
defparam \R1_LED[6]~output .open_drain_output = "false";
defparam \R1_LED[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1_LED[5]~output (
	.i(!\inst25|inst|inst5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_LED[5]~output .bus_hold = "false";
defparam \R1_LED[5]~output .open_drain_output = "false";
defparam \R1_LED[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1_LED[4]~output (
	.i(!\inst25|inst|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_LED[4]~output .bus_hold = "false";
defparam \R1_LED[4]~output .open_drain_output = "false";
defparam \R1_LED[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1_LED[3]~output (
	.i(!\inst25|inst|inst3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_LED[3]~output .bus_hold = "false";
defparam \R1_LED[3]~output .open_drain_output = "false";
defparam \R1_LED[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1_LED[2]~output (
	.i(!\inst25|inst|inst2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_LED[2]~output .bus_hold = "false";
defparam \R1_LED[2]~output .open_drain_output = "false";
defparam \R1_LED[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1_LED[1]~output (
	.i(!\inst25|inst|inst1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_LED[1]~output .bus_hold = "false";
defparam \R1_LED[1]~output .open_drain_output = "false";
defparam \R1_LED[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1_LED[0]~output (
	.i(!\inst25|inst|inst7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_LED[0]~output .bus_hold = "false";
defparam \R1_LED[0]~output .open_drain_output = "false";
defparam \R1_LED[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1_OUT[3]~output (
	.i(\inst14|inst5~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_OUT[3]~output .bus_hold = "false";
defparam \R1_OUT[3]~output .open_drain_output = "false";
defparam \R1_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1_OUT[2]~output (
	.i(\inst14|inst4~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_OUT[2]~output .bus_hold = "false";
defparam \R1_OUT[2]~output .open_drain_output = "false";
defparam \R1_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1_OUT[1]~output (
	.i(\inst14|inst3~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_OUT[1]~output .bus_hold = "false";
defparam \R1_OUT[1]~output .open_drain_output = "false";
defparam \R1_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R1_OUT[0]~output (
	.i(\inst14|inst~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1_OUT[0]~output .bus_hold = "false";
defparam \R1_OUT[0]~output .open_drain_output = "false";
defparam \R1_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_REGISTER[3]~output (
	.i(\inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_REGISTER[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_REGISTER[3]~output .bus_hold = "false";
defparam \ULA_REGISTER[3]~output .open_drain_output = "false";
defparam \ULA_REGISTER[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_REGISTER[2]~output (
	.i(\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_REGISTER[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_REGISTER[2]~output .bus_hold = "false";
defparam \ULA_REGISTER[2]~output .open_drain_output = "false";
defparam \ULA_REGISTER[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_REGISTER[1]~output (
	.i(\inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_REGISTER[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_REGISTER[1]~output .bus_hold = "false";
defparam \ULA_REGISTER[1]~output .open_drain_output = "false";
defparam \ULA_REGISTER[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ULA_REGISTER[0]~output (
	.i(\inst5|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ULA_REGISTER[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ULA_REGISTER[0]~output .bus_hold = "false";
defparam \ULA_REGISTER[0]~output .open_drain_output = "false";
defparam \ULA_REGISTER[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2_OUT[3]~output (
	.i(\inst15|inst5~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_OUT[3]~output .bus_hold = "false";
defparam \R2_OUT[3]~output .open_drain_output = "false";
defparam \R2_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2_OUT[2]~output (
	.i(\inst15|inst4~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_OUT[2]~output .bus_hold = "false";
defparam \R2_OUT[2]~output .open_drain_output = "false";
defparam \R2_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2_OUT[1]~output (
	.i(\inst15|inst3~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_OUT[1]~output .bus_hold = "false";
defparam \R2_OUT[1]~output .open_drain_output = "false";
defparam \R2_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2_OUT[0]~output (
	.i(\inst15|inst~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_OUT[0]~output .bus_hold = "false";
defparam \R2_OUT[0]~output .open_drain_output = "false";
defparam \R2_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2_LED[6]~output (
	.i(!\inst24|inst|inst6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_LED[6]~output .bus_hold = "false";
defparam \R2_LED[6]~output .open_drain_output = "false";
defparam \R2_LED[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2_LED[5]~output (
	.i(!\inst24|inst|inst5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_LED[5]~output .bus_hold = "false";
defparam \R2_LED[5]~output .open_drain_output = "false";
defparam \R2_LED[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2_LED[4]~output (
	.i(!\inst24|inst|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_LED[4]~output .bus_hold = "false";
defparam \R2_LED[4]~output .open_drain_output = "false";
defparam \R2_LED[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2_LED[3]~output (
	.i(!\inst24|inst|inst3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_LED[3]~output .bus_hold = "false";
defparam \R2_LED[3]~output .open_drain_output = "false";
defparam \R2_LED[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2_LED[2]~output (
	.i(!\inst24|inst|inst2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_LED[2]~output .bus_hold = "false";
defparam \R2_LED[2]~output .open_drain_output = "false";
defparam \R2_LED[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2_LED[1]~output (
	.i(!\inst24|inst|inst1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_LED[1]~output .bus_hold = "false";
defparam \R2_LED[1]~output .open_drain_output = "false";
defparam \R2_LED[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \R2_LED[0]~output (
	.i(!\inst24|inst|inst7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R2_LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R2_LED[0]~output .bus_hold = "false";
defparam \R2_LED[0]~output .open_drain_output = "false";
defparam \R2_LED[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \CLK_FPGA~input (
	.i(CLK_FPGA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK_FPGA~input_o ));
// synopsys translate_off
defparam \CLK_FPGA~input .bus_hold = "false";
defparam \CLK_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \INPUT_CLK~input (
	.i(INPUT_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INPUT_CLK~input_o ));
// synopsys translate_off
defparam \INPUT_CLK~input .bus_hold = "false";
defparam \INPUT_CLK~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \RST_DEBOUNCER~input (
	.i(RST_DEBOUNCER),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RST_DEBOUNCER~input_o ));
// synopsys translate_off
defparam \RST_DEBOUNCER~input .bus_hold = "false";
defparam \RST_DEBOUNCER~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst2|out_key~1 (
// Equation(s):
// \inst2|out_key~1_combout  = ( \inst2|out_key~1_combout  & ( \RST_DEBOUNCER~input_o  ) ) # ( \inst2|out_key~1_combout  & ( !\RST_DEBOUNCER~input_o  & ( \INPUT_CLK~input_o  ) ) ) # ( !\inst2|out_key~1_combout  & ( !\RST_DEBOUNCER~input_o  & ( 
// \INPUT_CLK~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\INPUT_CLK~input_o ),
	.datae(!\inst2|out_key~1_combout ),
	.dataf(!\RST_DEBOUNCER~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|out_key~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|out_key~1 .extended_lut = "off";
defparam \inst2|out_key~1 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \inst2|out_key~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|intermediate~1 (
// Equation(s):
// \inst2|intermediate~1_combout  = !\INPUT_CLK~input_o  $ (!\inst2|out_key~1_combout )

	.dataa(gnd),
	.datab(!\INPUT_CLK~input_o ),
	.datac(!\inst2|out_key~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|intermediate~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|intermediate~1 .extended_lut = "off";
defparam \inst2|intermediate~1 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \inst2|intermediate~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|intermediate~_emulated (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|intermediate~1_combout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|intermediate~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|intermediate~_emulated .is_wysiwyg = "true";
defparam \inst2|intermediate~_emulated .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|intermediate~0 (
// Equation(s):
// \inst2|intermediate~0_combout  = (!\RST_DEBOUNCER~input_o  & (((\INPUT_CLK~input_o )))) # (\RST_DEBOUNCER~input_o  & (!\inst2|intermediate~_emulated_q  $ ((!\inst2|out_key~1_combout ))))

	.dataa(!\inst2|intermediate~_emulated_q ),
	.datab(!\inst2|out_key~1_combout ),
	.datac(!\RST_DEBOUNCER~input_o ),
	.datad(!\INPUT_CLK~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|intermediate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|intermediate~0 .extended_lut = "off";
defparam \inst2|intermediate~0 .lut_mask = 64'h06F606F606F606F6;
defparam \inst2|intermediate~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~45 (
// Equation(s):
// \inst2|Add0~45_sumout  = SUM(( \inst2|counter [0] ) + ( VCC ) + ( !VCC ))
// \inst2|Add0~46  = CARRY(( \inst2|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~45_sumout ),
	.cout(\inst2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~45 .extended_lut = "off";
defparam \inst2|Add0~45 .lut_mask = 64'h00000000000000FF;
defparam \inst2|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|always0~0 (
// Equation(s):
// \inst2|always0~0_combout  = !\INPUT_CLK~input_o  $ (!\inst2|intermediate~0_combout )

	.dataa(!\INPUT_CLK~input_o ),
	.datab(!\inst2|intermediate~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|always0~0 .extended_lut = "off";
defparam \inst2|always0~0 .lut_mask = 64'h6666666666666666;
defparam \inst2|always0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[0] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[0] .is_wysiwyg = "true";
defparam \inst2|counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~17 (
// Equation(s):
// \inst2|Add0~17_sumout  = SUM(( \inst2|counter [1] ) + ( GND ) + ( \inst2|Add0~46  ))
// \inst2|Add0~18  = CARRY(( \inst2|counter [1] ) + ( GND ) + ( \inst2|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~17_sumout ),
	.cout(\inst2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~17 .extended_lut = "off";
defparam \inst2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[1] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[1] .is_wysiwyg = "true";
defparam \inst2|counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~13 (
// Equation(s):
// \inst2|Add0~13_sumout  = SUM(( \inst2|counter [2] ) + ( GND ) + ( \inst2|Add0~18  ))
// \inst2|Add0~14  = CARRY(( \inst2|counter [2] ) + ( GND ) + ( \inst2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~13_sumout ),
	.cout(\inst2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~13 .extended_lut = "off";
defparam \inst2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[2] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[2] .is_wysiwyg = "true";
defparam \inst2|counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~9 (
// Equation(s):
// \inst2|Add0~9_sumout  = SUM(( \inst2|counter [3] ) + ( GND ) + ( \inst2|Add0~14  ))
// \inst2|Add0~10  = CARRY(( \inst2|counter [3] ) + ( GND ) + ( \inst2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~9_sumout ),
	.cout(\inst2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~9 .extended_lut = "off";
defparam \inst2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[3] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[3] .is_wysiwyg = "true";
defparam \inst2|counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~5 (
// Equation(s):
// \inst2|Add0~5_sumout  = SUM(( \inst2|counter [4] ) + ( GND ) + ( \inst2|Add0~10  ))
// \inst2|Add0~6  = CARRY(( \inst2|counter [4] ) + ( GND ) + ( \inst2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~5_sumout ),
	.cout(\inst2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~5 .extended_lut = "off";
defparam \inst2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[4] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[4] .is_wysiwyg = "true";
defparam \inst2|counter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~41 (
// Equation(s):
// \inst2|Add0~41_sumout  = SUM(( \inst2|counter [5] ) + ( GND ) + ( \inst2|Add0~6  ))
// \inst2|Add0~42  = CARRY(( \inst2|counter [5] ) + ( GND ) + ( \inst2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~41_sumout ),
	.cout(\inst2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~41 .extended_lut = "off";
defparam \inst2|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[5] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[5] .is_wysiwyg = "true";
defparam \inst2|counter[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~37 (
// Equation(s):
// \inst2|Add0~37_sumout  = SUM(( \inst2|counter [6] ) + ( GND ) + ( \inst2|Add0~42  ))
// \inst2|Add0~38  = CARRY(( \inst2|counter [6] ) + ( GND ) + ( \inst2|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~37_sumout ),
	.cout(\inst2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~37 .extended_lut = "off";
defparam \inst2|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[6] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[6] .is_wysiwyg = "true";
defparam \inst2|counter[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~33 (
// Equation(s):
// \inst2|Add0~33_sumout  = SUM(( \inst2|counter [7] ) + ( GND ) + ( \inst2|Add0~38  ))
// \inst2|Add0~34  = CARRY(( \inst2|counter [7] ) + ( GND ) + ( \inst2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~33_sumout ),
	.cout(\inst2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~33 .extended_lut = "off";
defparam \inst2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[7] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[7] .is_wysiwyg = "true";
defparam \inst2|counter[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~29 (
// Equation(s):
// \inst2|Add0~29_sumout  = SUM(( \inst2|counter [8] ) + ( GND ) + ( \inst2|Add0~34  ))
// \inst2|Add0~30  = CARRY(( \inst2|counter [8] ) + ( GND ) + ( \inst2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~29_sumout ),
	.cout(\inst2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~29 .extended_lut = "off";
defparam \inst2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[8] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[8] .is_wysiwyg = "true";
defparam \inst2|counter[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~25 (
// Equation(s):
// \inst2|Add0~25_sumout  = SUM(( \inst2|counter [9] ) + ( GND ) + ( \inst2|Add0~30  ))
// \inst2|Add0~26  = CARRY(( \inst2|counter [9] ) + ( GND ) + ( \inst2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~25_sumout ),
	.cout(\inst2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~25 .extended_lut = "off";
defparam \inst2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[9] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[9] .is_wysiwyg = "true";
defparam \inst2|counter[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~21 (
// Equation(s):
// \inst2|Add0~21_sumout  = SUM(( \inst2|counter [10] ) + ( GND ) + ( \inst2|Add0~26  ))
// \inst2|Add0~22  = CARRY(( \inst2|counter [10] ) + ( GND ) + ( \inst2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~21_sumout ),
	.cout(\inst2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~21 .extended_lut = "off";
defparam \inst2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[10] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[10] .is_wysiwyg = "true";
defparam \inst2|counter[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~1 (
// Equation(s):
// \inst2|Add0~1_sumout  = SUM(( \inst2|counter [11] ) + ( GND ) + ( \inst2|Add0~22  ))
// \inst2|Add0~2  = CARRY(( \inst2|counter [11] ) + ( GND ) + ( \inst2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~1_sumout ),
	.cout(\inst2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~1 .extended_lut = "off";
defparam \inst2|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[11] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[11] .is_wysiwyg = "true";
defparam \inst2|counter[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|out_key~5 (
// Equation(s):
// \inst2|out_key~5_combout  = (\inst2|counter [4] & (\inst2|counter [3] & (\inst2|counter [2] & \inst2|counter [1])))

	.dataa(!\inst2|counter [4]),
	.datab(!\inst2|counter [3]),
	.datac(!\inst2|counter [2]),
	.datad(!\inst2|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|out_key~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|out_key~5 .extended_lut = "off";
defparam \inst2|out_key~5 .lut_mask = 64'h0001000100010001;
defparam \inst2|out_key~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|out_key~6 (
// Equation(s):
// \inst2|out_key~6_combout  = ( \inst2|counter [6] & ( \inst2|counter [5] & ( (\inst2|counter [10] & (\inst2|counter [9] & (\inst2|counter [8] & \inst2|counter [7]))) ) ) )

	.dataa(!\inst2|counter [10]),
	.datab(!\inst2|counter [9]),
	.datac(!\inst2|counter [8]),
	.datad(!\inst2|counter [7]),
	.datae(!\inst2|counter [6]),
	.dataf(!\inst2|counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|out_key~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|out_key~6 .extended_lut = "off";
defparam \inst2|out_key~6 .lut_mask = 64'h0000000000000001;
defparam \inst2|out_key~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~61 (
// Equation(s):
// \inst2|Add0~61_sumout  = SUM(( \inst2|counter [12] ) + ( GND ) + ( \inst2|Add0~2  ))
// \inst2|Add0~62  = CARRY(( \inst2|counter [12] ) + ( GND ) + ( \inst2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~61_sumout ),
	.cout(\inst2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~61 .extended_lut = "off";
defparam \inst2|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[12] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[12] .is_wysiwyg = "true";
defparam \inst2|counter[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~57 (
// Equation(s):
// \inst2|Add0~57_sumout  = SUM(( \inst2|counter [13] ) + ( GND ) + ( \inst2|Add0~62  ))
// \inst2|Add0~58  = CARRY(( \inst2|counter [13] ) + ( GND ) + ( \inst2|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~57_sumout ),
	.cout(\inst2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~57 .extended_lut = "off";
defparam \inst2|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[13] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[13] .is_wysiwyg = "true";
defparam \inst2|counter[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~53 (
// Equation(s):
// \inst2|Add0~53_sumout  = SUM(( \inst2|counter [14] ) + ( GND ) + ( \inst2|Add0~58  ))
// \inst2|Add0~54  = CARRY(( \inst2|counter [14] ) + ( GND ) + ( \inst2|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~53_sumout ),
	.cout(\inst2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~53 .extended_lut = "off";
defparam \inst2|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[14] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[14] .is_wysiwyg = "true";
defparam \inst2|counter[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|Add0~49 (
// Equation(s):
// \inst2|Add0~49_sumout  = SUM(( \inst2|counter [15] ) + ( GND ) + ( \inst2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst2|counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|Add0~49 .extended_lut = "off";
defparam \inst2|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst2|Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|counter[15] (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(\inst2|out_key~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|counter[15] .is_wysiwyg = "true";
defparam \inst2|counter[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|out_key~7 (
// Equation(s):
// \inst2|out_key~7_combout  = ( \inst2|counter [12] & ( (\inst2|counter [0] & (\inst2|counter [15] & (\inst2|counter [14] & \inst2|counter [13]))) ) )

	.dataa(!\inst2|counter [0]),
	.datab(!\inst2|counter [15]),
	.datac(!\inst2|counter [14]),
	.datad(!\inst2|counter [13]),
	.datae(!\inst2|counter [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|out_key~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|out_key~7 .extended_lut = "off";
defparam \inst2|out_key~7 .lut_mask = 64'h0000000100000001;
defparam \inst2|out_key~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|out_key~8 (
// Equation(s):
// \inst2|out_key~8_combout  = ( \inst2|out_key~6_combout  & ( \inst2|out_key~7_combout  & ( (!\inst2|counter [11]) # ((!\inst2|out_key~5_combout ) # (!\INPUT_CLK~input_o  $ (!\inst2|intermediate~0_combout ))) ) ) ) # ( !\inst2|out_key~6_combout  & ( 
// \inst2|out_key~7_combout  ) ) # ( \inst2|out_key~6_combout  & ( !\inst2|out_key~7_combout  ) ) # ( !\inst2|out_key~6_combout  & ( !\inst2|out_key~7_combout  ) )

	.dataa(!\INPUT_CLK~input_o ),
	.datab(!\inst2|intermediate~0_combout ),
	.datac(!\inst2|counter [11]),
	.datad(!\inst2|out_key~5_combout ),
	.datae(!\inst2|out_key~6_combout ),
	.dataf(!\inst2|out_key~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|out_key~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|out_key~8 .extended_lut = "off";
defparam \inst2|out_key~8 .lut_mask = 64'hFFFFFFFFFFFFFFF6;
defparam \inst2|out_key~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|out_key~3 (
// Equation(s):
// \inst2|out_key~3_combout  = !\inst2|out_key~1_combout  $ (((!\inst2|out_key~8_combout  & ((!\inst2|intermediate~0_combout ))) # (\inst2|out_key~8_combout  & (!\inst2|out_key~2_combout ))))

	.dataa(!\inst2|out_key~2_combout ),
	.datab(!\inst2|intermediate~0_combout ),
	.datac(!\inst2|out_key~8_combout ),
	.datad(!\inst2|out_key~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|out_key~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|out_key~3 .extended_lut = "off";
defparam \inst2|out_key~3 .lut_mask = 64'h35CA35CA35CA35CA;
defparam \inst2|out_key~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst2|out_key~_emulated (
	.clk(\CLK_FPGA~input_o ),
	.d(\inst2|out_key~3_combout ),
	.asdata(vcc),
	.clrn(\RST_DEBOUNCER~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|out_key~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|out_key~_emulated .is_wysiwyg = "true";
defparam \inst2|out_key~_emulated .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst2|out_key~2 (
// Equation(s):
// \inst2|out_key~2_combout  = (!\RST_DEBOUNCER~input_o  & (((\INPUT_CLK~input_o )))) # (\RST_DEBOUNCER~input_o  & (!\inst2|out_key~_emulated_q  $ ((!\inst2|out_key~1_combout ))))

	.dataa(!\inst2|out_key~_emulated_q ),
	.datab(!\inst2|out_key~1_combout ),
	.datac(!\RST_DEBOUNCER~input_o ),
	.datad(!\INPUT_CLK~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|out_key~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|out_key~2 .extended_lut = "off";
defparam \inst2|out_key~2 .lut_mask = 64'h06F606F606F606F6;
defparam \inst2|out_key~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst7~0 (
// Equation(s):
// \inst|inst7~0_combout  = ( \inst|inst|inst~2_combout  & ( !\inst|inst7~q  $ (((!\inst|inst3|inst~2_combout ) # ((!\inst|inst2|inst~2_combout ) # (!\inst|inst1|inst~2_combout )))) ) ) # ( !\inst|inst|inst~2_combout  & ( \inst|inst7~q  ) )

	.dataa(!\inst|inst7~q ),
	.datab(!\inst|inst3|inst~2_combout ),
	.datac(!\inst|inst2|inst~2_combout ),
	.datad(!\inst|inst1|inst~2_combout ),
	.datae(!\inst|inst|inst~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst7~0 .extended_lut = "off";
defparam \inst|inst7~0 .lut_mask = 64'h5555555655555556;
defparam \inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \CLRN_GLOBAL~input (
	.i(CLRN_GLOBAL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLRN_GLOBAL~input_o ));
// synopsys translate_off
defparam \CLRN_GLOBAL~input .bus_hold = "false";
defparam \CLRN_GLOBAL~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb inst10(
// Equation(s):
// \inst10~combout  = (!\CLRN_GLOBAL~input_o ) # ((!\inst1|altsyncram_component|auto_generated|q_a [10] & \inst1|altsyncram_component|auto_generated|q_a [11]))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\CLRN_GLOBAL~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam inst10.extended_lut = "off";
defparam inst10.lut_mask = 64'hF2F2F2F2F2F2F2F2;
defparam inst10.shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst7 (
	.clk(\inst2|out_key~2_combout ),
	.d(\inst|inst7~0_combout ),
	.asdata(vcc),
	.clrn(!\inst10~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst7 .is_wysiwyg = "true";
defparam \inst|inst7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst10~0 (
// Equation(s):
// \inst|inst10~0_combout  = ( \inst|inst1|inst~2_combout  & ( \inst|inst|inst~2_combout  & ( !\inst|inst10~q  $ (((!\inst|inst7~q ) # ((!\inst|inst3|inst~2_combout ) # (!\inst|inst2|inst~2_combout )))) ) ) ) # ( !\inst|inst1|inst~2_combout  & ( 
// \inst|inst|inst~2_combout  & ( \inst|inst10~q  ) ) ) # ( \inst|inst1|inst~2_combout  & ( !\inst|inst|inst~2_combout  & ( \inst|inst10~q  ) ) ) # ( !\inst|inst1|inst~2_combout  & ( !\inst|inst|inst~2_combout  & ( \inst|inst10~q  ) ) )

	.dataa(!\inst|inst10~q ),
	.datab(!\inst|inst7~q ),
	.datac(!\inst|inst3|inst~2_combout ),
	.datad(!\inst|inst2|inst~2_combout ),
	.datae(!\inst|inst1|inst~2_combout ),
	.dataf(!\inst|inst|inst~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst10~0 .extended_lut = "off";
defparam \inst|inst10~0 .lut_mask = 64'h5555555555555556;
defparam \inst|inst10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst10 (
	.clk(\inst2|out_key~2_combout ),
	.d(\inst|inst10~0_combout ),
	.asdata(vcc),
	.clrn(!\inst10~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst10 .is_wysiwyg = "true";
defparam \inst|inst10 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst21 (
// Equation(s):
// \inst|inst21~combout  = ( \inst|inst|inst~2_combout  & ( (\inst|inst7~q  & (\inst|inst3|inst~2_combout  & (\inst|inst2|inst~2_combout  & \inst|inst1|inst~2_combout ))) ) )

	.dataa(!\inst|inst7~q ),
	.datab(!\inst|inst3|inst~2_combout ),
	.datac(!\inst|inst2|inst~2_combout ),
	.datad(!\inst|inst1|inst~2_combout ),
	.datae(!\inst|inst|inst~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst21~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst21 .extended_lut = "off";
defparam \inst|inst21 .lut_mask = 64'h0000000100000001;
defparam \inst|inst21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst12~0 (
// Equation(s):
// \inst|inst12~0_combout  = !\inst|inst12~q  $ (((!\inst|inst10~q ) # (!\inst|inst21~combout )))

	.dataa(!\inst|inst12~q ),
	.datab(!\inst|inst10~q ),
	.datac(!\inst|inst21~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst12~0 .extended_lut = "off";
defparam \inst|inst12~0 .lut_mask = 64'h5656565656565656;
defparam \inst|inst12~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst12 (
	.clk(\inst2|out_key~2_combout ),
	.d(\inst|inst12~0_combout ),
	.asdata(vcc),
	.clrn(!\inst10~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst12 .is_wysiwyg = "true";
defparam \inst|inst12 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst14~0 (
// Equation(s):
// \inst|inst14~0_combout  = !\inst|inst14~q  $ (((!\inst|inst12~q ) # ((!\inst|inst10~q ) # (!\inst|inst21~combout ))))

	.dataa(!\inst|inst14~q ),
	.datab(!\inst|inst12~q ),
	.datac(!\inst|inst10~q ),
	.datad(!\inst|inst21~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst14~0 .extended_lut = "off";
defparam \inst|inst14~0 .lut_mask = 64'h5556555655565556;
defparam \inst|inst14~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst14 (
	.clk(\inst2|out_key~2_combout ),
	.d(\inst|inst14~0_combout ),
	.asdata(vcc),
	.clrn(!\inst10~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst14 .is_wysiwyg = "true";
defparam \inst|inst14 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000100";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst3|instA1 (
// Equation(s):
// \inst|inst3|instA1~combout  = (\inst1|altsyncram_component|auto_generated|q_a [10] & (\inst1|altsyncram_component|auto_generated|q_a [11] & \inst1|altsyncram_component|auto_generated|q_a [3]))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst3|instA1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst3|instA1 .extended_lut = "off";
defparam \inst|inst3|instA1 .lut_mask = 64'h0101010101010101;
defparam \inst|inst3|instA1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst3|instA14 (
// Equation(s):
// \inst|inst3|instA14~combout  = (!\CLRN_GLOBAL~input_o ) # ((\inst1|altsyncram_component|auto_generated|q_a [11] & ((!\inst1|altsyncram_component|auto_generated|q_a [10]) # (!\inst1|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\CLRN_GLOBAL~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst3|instA14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst3|instA14 .extended_lut = "off";
defparam \inst|inst3|instA14 .lut_mask = 64'hFF32FF32FF32FF32;
defparam \inst|inst3|instA14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst3|inst~1 (
// Equation(s):
// \inst|inst3|inst~1_combout  = ( \inst|inst3|instA1~combout  & ( !\inst|inst3|instA14~combout  ) ) # ( !\inst|inst3|instA1~combout  & ( !\inst|inst3|instA14~combout  & ( \inst|inst3|inst~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|inst3|inst~1_combout ),
	.datae(!\inst|inst3|instA1~combout ),
	.dataf(!\inst|inst3|instA14~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst3|inst~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst3|inst~1 .extended_lut = "off";
defparam \inst|inst3|inst~1 .lut_mask = 64'h00FFFFFF00000000;
defparam \inst|inst3|inst~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst3|inst~3 (
// Equation(s):
// \inst|inst3|inst~3_combout  = ( \inst|inst|inst~2_combout  & ( !\inst|inst3|inst~2_combout  $ (!\inst|inst3|inst~1_combout  $ (((\inst|inst2|inst~2_combout  & \inst|inst1|inst~2_combout )))) ) ) # ( !\inst|inst|inst~2_combout  & ( 
// !\inst|inst3|inst~2_combout  $ (!\inst|inst3|inst~1_combout ) ) )

	.dataa(!\inst|inst2|inst~2_combout ),
	.datab(!\inst|inst3|inst~2_combout ),
	.datac(!\inst|inst3|inst~1_combout ),
	.datad(!\inst|inst1|inst~2_combout ),
	.datae(!\inst|inst|inst~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst3|inst~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst3|inst~3 .extended_lut = "off";
defparam \inst|inst3|inst~3 .lut_mask = 64'h3C3C3C693C3C3C69;
defparam \inst|inst3|inst~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst3|inst~0 (
// Equation(s):
// \inst|inst3|inst~0_combout  = (\inst|inst3|instA1~combout ) # (\inst|inst3|instA14~combout )

	.dataa(!\inst|inst3|instA14~combout ),
	.datab(!\inst|inst3|instA1~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst3|inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst3|inst~0 .extended_lut = "off";
defparam \inst|inst3|inst~0 .lut_mask = 64'h7777777777777777;
defparam \inst|inst3|inst~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst3|inst~_emulated (
	.clk(\inst2|out_key~2_combout ),
	.d(\inst|inst3|inst~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|inst3|inst~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst3|inst~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst3|inst~_emulated .is_wysiwyg = "true";
defparam \inst|inst3|inst~_emulated .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst3|inst~2 (
// Equation(s):
// \inst|inst3|inst~2_combout  = (!\inst|inst3|instA14~combout  & ((!\inst|inst3|inst~_emulated_q  $ (!\inst|inst3|inst~1_combout )) # (\inst|inst3|instA1~combout )))

	.dataa(!\inst|inst3|inst~_emulated_q ),
	.datab(!\inst|inst3|inst~1_combout ),
	.datac(!\inst|inst3|instA1~combout ),
	.datad(!\inst|inst3|instA14~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst3|inst~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst3|inst~2 .extended_lut = "off";
defparam \inst|inst3|inst~2 .lut_mask = 64'h6F006F006F006F00;
defparam \inst|inst3|inst~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000109";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst2|instA1 (
// Equation(s):
// \inst|inst2|instA1~combout  = (\inst1|altsyncram_component|auto_generated|q_a [10] & (\inst1|altsyncram_component|auto_generated|q_a [11] & \inst1|altsyncram_component|auto_generated|q_a [2]))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst2|instA1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst2|instA1 .extended_lut = "off";
defparam \inst|inst2|instA1 .lut_mask = 64'h0101010101010101;
defparam \inst|inst2|instA1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst2|instA14 (
// Equation(s):
// \inst|inst2|instA14~combout  = (!\CLRN_GLOBAL~input_o ) # ((\inst1|altsyncram_component|auto_generated|q_a [11] & ((!\inst1|altsyncram_component|auto_generated|q_a [10]) # (!\inst1|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\CLRN_GLOBAL~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst2|instA14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst2|instA14 .extended_lut = "off";
defparam \inst|inst2|instA14 .lut_mask = 64'hFF32FF32FF32FF32;
defparam \inst|inst2|instA14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst2|inst~1 (
// Equation(s):
// \inst|inst2|inst~1_combout  = ( \inst|inst2|instA1~combout  & ( !\inst|inst2|instA14~combout  ) ) # ( !\inst|inst2|instA1~combout  & ( !\inst|inst2|instA14~combout  & ( \inst|inst2|inst~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|inst2|inst~1_combout ),
	.datae(!\inst|inst2|instA1~combout ),
	.dataf(!\inst|inst2|instA14~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst2|inst~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst2|inst~1 .extended_lut = "off";
defparam \inst|inst2|inst~1 .lut_mask = 64'h00FFFFFF00000000;
defparam \inst|inst2|inst~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst2|inst~3 (
// Equation(s):
// \inst|inst2|inst~3_combout  = !\inst|inst2|inst~2_combout  $ (!\inst|inst2|inst~1_combout  $ (((\inst|inst|inst~2_combout  & \inst|inst1|inst~2_combout ))))

	.dataa(!\inst|inst|inst~2_combout ),
	.datab(!\inst|inst1|inst~2_combout ),
	.datac(!\inst|inst2|inst~2_combout ),
	.datad(!\inst|inst2|inst~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst2|inst~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst2|inst~3 .extended_lut = "off";
defparam \inst|inst2|inst~3 .lut_mask = 64'h1EE11EE11EE11EE1;
defparam \inst|inst2|inst~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst2|inst~0 (
// Equation(s):
// \inst|inst2|inst~0_combout  = (\inst|inst2|instA1~combout ) # (\inst|inst2|instA14~combout )

	.dataa(!\inst|inst2|instA14~combout ),
	.datab(!\inst|inst2|instA1~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst2|inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst2|inst~0 .extended_lut = "off";
defparam \inst|inst2|inst~0 .lut_mask = 64'h7777777777777777;
defparam \inst|inst2|inst~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst2|inst~_emulated (
	.clk(\inst2|out_key~2_combout ),
	.d(\inst|inst2|inst~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|inst2|inst~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst2|inst~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst2|inst~_emulated .is_wysiwyg = "true";
defparam \inst|inst2|inst~_emulated .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst2|inst~2 (
// Equation(s):
// \inst|inst2|inst~2_combout  = (!\inst|inst2|instA14~combout  & ((!\inst|inst2|inst~_emulated_q  $ (!\inst|inst2|inst~1_combout )) # (\inst|inst2|instA1~combout )))

	.dataa(!\inst|inst2|inst~_emulated_q ),
	.datab(!\inst|inst2|inst~1_combout ),
	.datac(!\inst|inst2|instA1~combout ),
	.datad(!\inst|inst2|instA14~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst2|inst~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst2|inst~2 .extended_lut = "off";
defparam \inst|inst2|inst~2 .lut_mask = 64'h6F006F006F006F00;
defparam \inst|inst2|inst~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000056072";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst1|instA1 (
// Equation(s):
// \inst|inst1|instA1~combout  = (\inst1|altsyncram_component|auto_generated|q_a [10] & (\inst1|altsyncram_component|auto_generated|q_a [11] & \inst1|altsyncram_component|auto_generated|q_a [1]))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst1|instA1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst1|instA1 .extended_lut = "off";
defparam \inst|inst1|instA1 .lut_mask = 64'h0101010101010101;
defparam \inst|inst1|instA1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst1|instA14 (
// Equation(s):
// \inst|inst1|instA14~combout  = (!\CLRN_GLOBAL~input_o ) # ((\inst1|altsyncram_component|auto_generated|q_a [11] & ((!\inst1|altsyncram_component|auto_generated|q_a [10]) # (!\inst1|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\CLRN_GLOBAL~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst1|instA14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst1|instA14 .extended_lut = "off";
defparam \inst|inst1|instA14 .lut_mask = 64'hFF32FF32FF32FF32;
defparam \inst|inst1|instA14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst1|inst~1 (
// Equation(s):
// \inst|inst1|inst~1_combout  = ( \inst|inst1|instA1~combout  & ( !\inst|inst1|instA14~combout  ) ) # ( !\inst|inst1|instA1~combout  & ( !\inst|inst1|instA14~combout  & ( \inst|inst1|inst~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|inst1|inst~1_combout ),
	.datae(!\inst|inst1|instA1~combout ),
	.dataf(!\inst|inst1|instA14~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst1|inst~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst1|inst~1 .extended_lut = "off";
defparam \inst|inst1|inst~1 .lut_mask = 64'h00FFFFFF00000000;
defparam \inst|inst1|inst~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst1|inst~3 (
// Equation(s):
// \inst|inst1|inst~3_combout  = !\inst|inst1|inst~1_combout  $ (!\inst|inst1|inst~2_combout  $ (\inst|inst|inst~2_combout ))

	.dataa(!\inst|inst1|inst~1_combout ),
	.datab(!\inst|inst1|inst~2_combout ),
	.datac(!\inst|inst|inst~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst1|inst~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst1|inst~3 .extended_lut = "off";
defparam \inst|inst1|inst~3 .lut_mask = 64'h6969696969696969;
defparam \inst|inst1|inst~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst1|inst~0 (
// Equation(s):
// \inst|inst1|inst~0_combout  = (\inst|inst1|instA1~combout ) # (\inst|inst1|instA14~combout )

	.dataa(!\inst|inst1|instA14~combout ),
	.datab(!\inst|inst1|instA1~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst1|inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst1|inst~0 .extended_lut = "off";
defparam \inst|inst1|inst~0 .lut_mask = 64'h7777777777777777;
defparam \inst|inst1|inst~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst1|inst~_emulated (
	.clk(\inst2|out_key~2_combout ),
	.d(\inst|inst1|inst~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|inst1|inst~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst1|inst~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst1|inst~_emulated .is_wysiwyg = "true";
defparam \inst|inst1|inst~_emulated .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst1|inst~2 (
// Equation(s):
// \inst|inst1|inst~2_combout  = (!\inst|inst1|instA14~combout  & ((!\inst|inst1|inst~_emulated_q  $ (!\inst|inst1|inst~1_combout )) # (\inst|inst1|instA1~combout )))

	.dataa(!\inst|inst1|inst~_emulated_q ),
	.datab(!\inst|inst1|inst~1_combout ),
	.datac(!\inst|inst1|instA1~combout ),
	.datad(!\inst|inst1|instA14~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst1|inst~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst1|inst~2 .extended_lut = "off";
defparam \inst|inst1|inst~2 .lut_mask = 64'h6F006F006F006F00;
defparam \inst|inst1|inst~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000080100";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000004814C";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst|instA1 (
// Equation(s):
// \inst|inst|instA1~combout  = (\inst1|altsyncram_component|auto_generated|q_a [10] & (\inst1|altsyncram_component|auto_generated|q_a [11] & \inst1|altsyncram_component|auto_generated|q_a [0]))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst|instA1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst|instA1 .extended_lut = "off";
defparam \inst|inst|instA1 .lut_mask = 64'h0101010101010101;
defparam \inst|inst|instA1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst|instA14 (
// Equation(s):
// \inst|inst|instA14~combout  = (!\CLRN_GLOBAL~input_o ) # ((\inst1|altsyncram_component|auto_generated|q_a [11] & ((!\inst1|altsyncram_component|auto_generated|q_a [10]) # (!\inst1|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\CLRN_GLOBAL~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst|instA14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst|instA14 .extended_lut = "off";
defparam \inst|inst|instA14 .lut_mask = 64'hFF32FF32FF32FF32;
defparam \inst|inst|instA14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst|inst~1 (
// Equation(s):
// \inst|inst|inst~1_combout  = ( \inst|inst|instA1~combout  & ( !\inst|inst|instA14~combout  ) ) # ( !\inst|inst|instA1~combout  & ( !\inst|inst|instA14~combout  & ( \inst|inst|inst~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|inst|inst~1_combout ),
	.datae(!\inst|inst|instA1~combout ),
	.dataf(!\inst|inst|instA14~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst|inst~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst|inst~1 .extended_lut = "off";
defparam \inst|inst|inst~1 .lut_mask = 64'h00FFFFFF00000000;
defparam \inst|inst|inst~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst|inst~3 (
// Equation(s):
// \inst|inst|inst~3_combout  = !\inst|inst|inst~2_combout  $ (\inst|inst|inst~1_combout )

	.dataa(!\inst|inst|inst~2_combout ),
	.datab(!\inst|inst|inst~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst|inst~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst|inst~3 .extended_lut = "off";
defparam \inst|inst|inst~3 .lut_mask = 64'h9999999999999999;
defparam \inst|inst|inst~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst|inst~0 (
// Equation(s):
// \inst|inst|inst~0_combout  = (\inst|inst|instA1~combout ) # (\inst|inst|instA14~combout )

	.dataa(!\inst|inst|instA14~combout ),
	.datab(!\inst|inst|instA1~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst|inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst|inst~0 .extended_lut = "off";
defparam \inst|inst|inst~0 .lut_mask = 64'h7777777777777777;
defparam \inst|inst|inst~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst|inst~_emulated (
	.clk(\inst2|out_key~2_combout ),
	.d(\inst|inst|inst~3_combout ),
	.asdata(vcc),
	.clrn(!\inst|inst|inst~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst~_emulated .is_wysiwyg = "true";
defparam \inst|inst|inst~_emulated .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst|inst~2 (
// Equation(s):
// \inst|inst|inst~2_combout  = (!\inst|inst|instA14~combout  & ((!\inst|inst|inst~_emulated_q  $ (!\inst|inst|inst~1_combout )) # (\inst|inst|instA1~combout )))

	.dataa(!\inst|inst|inst~_emulated_q ),
	.datab(!\inst|inst|inst~1_combout ),
	.datac(!\inst|inst|instA1~combout ),
	.datad(!\inst|inst|instA14~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst|inst~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst|inst~2 .extended_lut = "off";
defparam \inst|inst|inst~2 .lut_mask = 64'h6F006F006F006F00;
defparam \inst|inst|inst~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000180";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst8~0 (
// Equation(s):
// \inst19|inst8~0_combout  = (\inst1|altsyncram_component|auto_generated|q_a [10] & !\inst1|altsyncram_component|auto_generated|q_a [11])

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|inst8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|inst8~0 .extended_lut = "off";
defparam \inst19|inst8~0 .lut_mask = 64'h4444444444444444;
defparam \inst19|inst8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000012052";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000006C02D";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000006C02D";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000012052";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000003400C";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000001C00A";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst2|out_key~2_combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst14~q ,\inst|inst12~q ,\inst|inst10~q ,\inst|inst7~q ,\inst|inst3|inst~2_combout ,\inst|inst2|inst~2_combout ,\inst|inst1|inst~2_combout ,\inst|inst|inst~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../Memory/mem2.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ROM_256x16:inst1|altsyncram:altsyncram_component|altsyncram_oog1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst8~1 (
// Equation(s):
// \inst19|inst8~1_combout  = (\inst1|altsyncram_component|auto_generated|q_a [10] & \inst1|altsyncram_component|auto_generated|q_a [11])

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|inst8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|inst8~1 .extended_lut = "off";
defparam \inst19|inst8~1 .lut_mask = 64'h1111111111111111;
defparam \inst19|inst8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst8~2 (
// Equation(s):
// \inst19|inst8~2_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [10] & \inst1|altsyncram_component|auto_generated|q_a [11])

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|inst8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|inst8~2 .extended_lut = "off";
defparam \inst19|inst8~2 .lut_mask = 64'h2222222222222222;
defparam \inst19|inst8~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst6 (
// Equation(s):
// \inst19|inst6~combout  = (!\inst1|altsyncram_component|auto_generated|q_a [15] & (\inst1|altsyncram_component|auto_generated|q_a [14] & (!\inst1|altsyncram_component|auto_generated|q_a [9] & !\inst1|altsyncram_component|auto_generated|q_a [8])))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|inst6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|inst6 .extended_lut = "off";
defparam \inst19|inst6 .lut_mask = 64'h2000200020002000;
defparam \inst19|inst6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst7 (
// Equation(s):
// \inst19|inst7~combout  = (\inst1|altsyncram_component|auto_generated|q_a [15] & (!\inst1|altsyncram_component|auto_generated|q_a [14] & (!\inst1|altsyncram_component|auto_generated|q_a [9] & !\inst1|altsyncram_component|auto_generated|q_a [8])))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|inst7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|inst7 .extended_lut = "off";
defparam \inst19|inst7 .lut_mask = 64'h4000400040004000;
defparam \inst19|inst7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst23|inst|inst6~0 (
// Equation(s):
// \inst23|inst|inst6~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [0] & ((!\inst1|altsyncram_component|auto_generated|q_a [3] $ (!\inst1|altsyncram_component|auto_generated|q_a [2])) # (\inst1|altsyncram_component|auto_generated|q_a [1]))) 
// # (\inst1|altsyncram_component|auto_generated|q_a [0] & ((!\inst1|altsyncram_component|auto_generated|q_a [2] $ (!\inst1|altsyncram_component|auto_generated|q_a [1])) # (\inst1|altsyncram_component|auto_generated|q_a [3])))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|inst|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|inst|inst6~0 .extended_lut = "off";
defparam \inst23|inst|inst6~0 .lut_mask = 64'h6F7D6F7D6F7D6F7D;
defparam \inst23|inst|inst6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst23|inst|inst5~0 (
// Equation(s):
// \inst23|inst|inst5~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [2] & (((!\inst1|altsyncram_component|auto_generated|q_a [1] & !\inst1|altsyncram_component|auto_generated|q_a [0])) # (\inst1|altsyncram_component|auto_generated|q_a [3]))) 
// # (\inst1|altsyncram_component|auto_generated|q_a [2] & ((!\inst1|altsyncram_component|auto_generated|q_a [0]) # (!\inst1|altsyncram_component|auto_generated|q_a [3] $ (\inst1|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|inst|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|inst|inst5~0 .extended_lut = "off";
defparam \inst23|inst|inst5~0 .lut_mask = 64'hF765F765F765F765;
defparam \inst23|inst|inst5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst23|inst|inst4~0 (
// Equation(s):
// \inst23|inst|inst4~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [1] & ((!\inst1|altsyncram_component|auto_generated|q_a [2] & ((!\inst1|altsyncram_component|auto_generated|q_a [0]))) # (\inst1|altsyncram_component|auto_generated|q_a [2] & 
// (\inst1|altsyncram_component|auto_generated|q_a [3])))) # (\inst1|altsyncram_component|auto_generated|q_a [1] & (((!\inst1|altsyncram_component|auto_generated|q_a [0])) # (\inst1|altsyncram_component|auto_generated|q_a [3])))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|inst|inst4~0 .extended_lut = "off";
defparam \inst23|inst|inst4~0 .lut_mask = 64'hDF15DF15DF15DF15;
defparam \inst23|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst23|inst|inst3~0 (
// Equation(s):
// \inst23|inst|inst3~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [1] & ((!\inst1|altsyncram_component|auto_generated|q_a [2] $ (\inst1|altsyncram_component|auto_generated|q_a [0])) # (\inst1|altsyncram_component|auto_generated|q_a [3]))) # 
// (\inst1|altsyncram_component|auto_generated|q_a [1] & ((!\inst1|altsyncram_component|auto_generated|q_a [2] & ((!\inst1|altsyncram_component|auto_generated|q_a [3]) # (\inst1|altsyncram_component|auto_generated|q_a [0]))) # 
// (\inst1|altsyncram_component|auto_generated|q_a [2] & ((!\inst1|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|inst|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|inst|inst3~0 .extended_lut = "off";
defparam \inst23|inst|inst3~0 .lut_mask = 64'hDB7CDB7CDB7CDB7C;
defparam \inst23|inst|inst3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst23|inst|inst2~0 (
// Equation(s):
// \inst23|inst|inst2~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [3] & (((!\inst1|altsyncram_component|auto_generated|q_a [1]) # (\inst1|altsyncram_component|auto_generated|q_a [0])) # (\inst1|altsyncram_component|auto_generated|q_a [2]))) 
// # (\inst1|altsyncram_component|auto_generated|q_a [3] & ((!\inst1|altsyncram_component|auto_generated|q_a [2]) # ((!\inst1|altsyncram_component|auto_generated|q_a [1] & \inst1|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|inst|inst2~0 .extended_lut = "off";
defparam \inst23|inst|inst2~0 .lut_mask = 64'hE6FEE6FEE6FEE6FE;
defparam \inst23|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst23|inst|inst1~0 (
// Equation(s):
// \inst23|inst|inst1~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [3] & ((!\inst1|altsyncram_component|auto_generated|q_a [2]) # (!\inst1|altsyncram_component|auto_generated|q_a [1] $ (\inst1|altsyncram_component|auto_generated|q_a [0])))) 
// # (\inst1|altsyncram_component|auto_generated|q_a [3] & ((!\inst1|altsyncram_component|auto_generated|q_a [0] & (!\inst1|altsyncram_component|auto_generated|q_a [2])) # (\inst1|altsyncram_component|auto_generated|q_a [0] & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|inst|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|inst|inst1~0 .extended_lut = "off";
defparam \inst23|inst|inst1~0 .lut_mask = 64'hECDAECDAECDAECDA;
defparam \inst23|inst|inst1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst23|inst|inst7~0 (
// Equation(s):
// \inst23|inst|inst7~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [3] & ((!\inst1|altsyncram_component|auto_generated|q_a [2] $ (\inst1|altsyncram_component|auto_generated|q_a [0])) # (\inst1|altsyncram_component|auto_generated|q_a [1]))) # 
// (\inst1|altsyncram_component|auto_generated|q_a [3] & ((!\inst1|altsyncram_component|auto_generated|q_a [0]) # (!\inst1|altsyncram_component|auto_generated|q_a [2] $ (\inst1|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst23|inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst23|inst|inst7~0 .extended_lut = "off";
defparam \inst23|inst|inst7~0 .lut_mask = 64'hDF6BDF6BDF6BDF6B;
defparam \inst23|inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst22|inst|inst6~0 (
// Equation(s):
// \inst22|inst|inst6~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [4] & ((!\inst1|altsyncram_component|auto_generated|q_a [7] $ (!\inst1|altsyncram_component|auto_generated|q_a [6])) # (\inst1|altsyncram_component|auto_generated|q_a [5]))) 
// # (\inst1|altsyncram_component|auto_generated|q_a [4] & ((!\inst1|altsyncram_component|auto_generated|q_a [6] $ (!\inst1|altsyncram_component|auto_generated|q_a [5])) # (\inst1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|inst|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|inst|inst6~0 .extended_lut = "off";
defparam \inst22|inst|inst6~0 .lut_mask = 64'h6F7D6F7D6F7D6F7D;
defparam \inst22|inst|inst6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst22|inst|inst5~0 (
// Equation(s):
// \inst22|inst|inst5~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [6] & (((!\inst1|altsyncram_component|auto_generated|q_a [5] & !\inst1|altsyncram_component|auto_generated|q_a [4])) # (\inst1|altsyncram_component|auto_generated|q_a [7]))) 
// # (\inst1|altsyncram_component|auto_generated|q_a [6] & ((!\inst1|altsyncram_component|auto_generated|q_a [4]) # (!\inst1|altsyncram_component|auto_generated|q_a [7] $ (\inst1|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|inst|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|inst|inst5~0 .extended_lut = "off";
defparam \inst22|inst|inst5~0 .lut_mask = 64'hF765F765F765F765;
defparam \inst22|inst|inst5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst22|inst|inst4~0 (
// Equation(s):
// \inst22|inst|inst4~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [5] & ((!\inst1|altsyncram_component|auto_generated|q_a [6] & ((!\inst1|altsyncram_component|auto_generated|q_a [4]))) # (\inst1|altsyncram_component|auto_generated|q_a [6] & 
// (\inst1|altsyncram_component|auto_generated|q_a [7])))) # (\inst1|altsyncram_component|auto_generated|q_a [5] & (((!\inst1|altsyncram_component|auto_generated|q_a [4])) # (\inst1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|inst|inst4~0 .extended_lut = "off";
defparam \inst22|inst|inst4~0 .lut_mask = 64'hDF15DF15DF15DF15;
defparam \inst22|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst22|inst|inst3~0 (
// Equation(s):
// \inst22|inst|inst3~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [5] & ((!\inst1|altsyncram_component|auto_generated|q_a [6] $ (\inst1|altsyncram_component|auto_generated|q_a [4])) # (\inst1|altsyncram_component|auto_generated|q_a [7]))) # 
// (\inst1|altsyncram_component|auto_generated|q_a [5] & ((!\inst1|altsyncram_component|auto_generated|q_a [6] & ((!\inst1|altsyncram_component|auto_generated|q_a [7]) # (\inst1|altsyncram_component|auto_generated|q_a [4]))) # 
// (\inst1|altsyncram_component|auto_generated|q_a [6] & ((!\inst1|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|inst|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|inst|inst3~0 .extended_lut = "off";
defparam \inst22|inst|inst3~0 .lut_mask = 64'hDB7CDB7CDB7CDB7C;
defparam \inst22|inst|inst3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst22|inst|inst2~0 (
// Equation(s):
// \inst22|inst|inst2~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [7] & (((!\inst1|altsyncram_component|auto_generated|q_a [5]) # (\inst1|altsyncram_component|auto_generated|q_a [4])) # (\inst1|altsyncram_component|auto_generated|q_a [6]))) 
// # (\inst1|altsyncram_component|auto_generated|q_a [7] & ((!\inst1|altsyncram_component|auto_generated|q_a [6]) # ((!\inst1|altsyncram_component|auto_generated|q_a [5] & \inst1|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|inst|inst2~0 .extended_lut = "off";
defparam \inst22|inst|inst2~0 .lut_mask = 64'hE6FEE6FEE6FEE6FE;
defparam \inst22|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst22|inst|inst1~0 (
// Equation(s):
// \inst22|inst|inst1~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [7] & ((!\inst1|altsyncram_component|auto_generated|q_a [6]) # (!\inst1|altsyncram_component|auto_generated|q_a [5] $ (\inst1|altsyncram_component|auto_generated|q_a [4])))) 
// # (\inst1|altsyncram_component|auto_generated|q_a [7] & ((!\inst1|altsyncram_component|auto_generated|q_a [4] & (!\inst1|altsyncram_component|auto_generated|q_a [6])) # (\inst1|altsyncram_component|auto_generated|q_a [4] & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|inst|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|inst|inst1~0 .extended_lut = "off";
defparam \inst22|inst|inst1~0 .lut_mask = 64'hECDAECDAECDAECDA;
defparam \inst22|inst|inst1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst22|inst|inst7~0 (
// Equation(s):
// \inst22|inst|inst7~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [7] & ((!\inst1|altsyncram_component|auto_generated|q_a [6] $ (\inst1|altsyncram_component|auto_generated|q_a [4])) # (\inst1|altsyncram_component|auto_generated|q_a [5]))) # 
// (\inst1|altsyncram_component|auto_generated|q_a [7] & ((!\inst1|altsyncram_component|auto_generated|q_a [4]) # (!\inst1|altsyncram_component|auto_generated|q_a [6] $ (\inst1|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst22|inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst22|inst|inst7~0 .extended_lut = "off";
defparam \inst22|inst|inst7~0 .lut_mask = 64'hDF6BDF6BDF6BDF6B;
defparam \inst22|inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst21|inst|inst6~0 (
// Equation(s):
// \inst21|inst|inst6~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [8] & ((!\inst1|altsyncram_component|auto_generated|q_a [10] $ (!\inst1|altsyncram_component|auto_generated|q_a [11])) # (\inst1|altsyncram_component|auto_generated|q_a 
// [9]))) # (\inst1|altsyncram_component|auto_generated|q_a [8] & ((!\inst1|altsyncram_component|auto_generated|q_a [10] $ (!\inst1|altsyncram_component|auto_generated|q_a [9])) # (\inst1|altsyncram_component|auto_generated|q_a [11])))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21|inst|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21|inst|inst6~0 .extended_lut = "off";
defparam \inst21|inst|inst6~0 .lut_mask = 64'h6F7B6F7B6F7B6F7B;
defparam \inst21|inst|inst6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst21|inst|inst5~0 (
// Equation(s):
// \inst21|inst|inst5~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [10] & (((!\inst1|altsyncram_component|auto_generated|q_a [9] & !\inst1|altsyncram_component|auto_generated|q_a [8])) # (\inst1|altsyncram_component|auto_generated|q_a 
// [11]))) # (\inst1|altsyncram_component|auto_generated|q_a [10] & ((!\inst1|altsyncram_component|auto_generated|q_a [8]) # (!\inst1|altsyncram_component|auto_generated|q_a [11] $ (\inst1|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21|inst|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21|inst|inst5~0 .extended_lut = "off";
defparam \inst21|inst|inst5~0 .lut_mask = 64'hF763F763F763F763;
defparam \inst21|inst|inst5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst21|inst|inst4~0 (
// Equation(s):
// \inst21|inst|inst4~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [9] & ((!\inst1|altsyncram_component|auto_generated|q_a [10] & ((!\inst1|altsyncram_component|auto_generated|q_a [8]))) # (\inst1|altsyncram_component|auto_generated|q_a [10] 
// & (\inst1|altsyncram_component|auto_generated|q_a [11])))) # (\inst1|altsyncram_component|auto_generated|q_a [9] & (((!\inst1|altsyncram_component|auto_generated|q_a [8]) # (\inst1|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21|inst|inst4~0 .extended_lut = "off";
defparam \inst21|inst|inst4~0 .lut_mask = 64'hBF13BF13BF13BF13;
defparam \inst21|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst21|inst|inst3~0 (
// Equation(s):
// \inst21|inst|inst3~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [9] & ((!\inst1|altsyncram_component|auto_generated|q_a [10] $ (\inst1|altsyncram_component|auto_generated|q_a [8])) # (\inst1|altsyncram_component|auto_generated|q_a [11]))) 
// # (\inst1|altsyncram_component|auto_generated|q_a [9] & ((!\inst1|altsyncram_component|auto_generated|q_a [10] & ((!\inst1|altsyncram_component|auto_generated|q_a [11]) # (\inst1|altsyncram_component|auto_generated|q_a [8]))) # 
// (\inst1|altsyncram_component|auto_generated|q_a [10] & ((!\inst1|altsyncram_component|auto_generated|q_a [8])))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21|inst|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21|inst|inst3~0 .extended_lut = "off";
defparam \inst21|inst|inst3~0 .lut_mask = 64'hBD7ABD7ABD7ABD7A;
defparam \inst21|inst|inst3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst21|inst|inst2~0 (
// Equation(s):
// \inst21|inst|inst2~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [10] & (((!\inst1|altsyncram_component|auto_generated|q_a [9]) # (\inst1|altsyncram_component|auto_generated|q_a [8])) # (\inst1|altsyncram_component|auto_generated|q_a 
// [11]))) # (\inst1|altsyncram_component|auto_generated|q_a [10] & ((!\inst1|altsyncram_component|auto_generated|q_a [11]) # ((!\inst1|altsyncram_component|auto_generated|q_a [9] & \inst1|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21|inst|inst2~0 .extended_lut = "off";
defparam \inst21|inst|inst2~0 .lut_mask = 64'hE6FEE6FEE6FEE6FE;
defparam \inst21|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst21|inst|inst1~0 (
// Equation(s):
// \inst21|inst|inst1~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [11] & ((!\inst1|altsyncram_component|auto_generated|q_a [10]) # (!\inst1|altsyncram_component|auto_generated|q_a [9] $ (\inst1|altsyncram_component|auto_generated|q_a 
// [8])))) # (\inst1|altsyncram_component|auto_generated|q_a [11] & ((!\inst1|altsyncram_component|auto_generated|q_a [8] & (!\inst1|altsyncram_component|auto_generated|q_a [10])) # (\inst1|altsyncram_component|auto_generated|q_a [8] & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [9])))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21|inst|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21|inst|inst1~0 .extended_lut = "off";
defparam \inst21|inst|inst1~0 .lut_mask = 64'hEABCEABCEABCEABC;
defparam \inst21|inst|inst1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst21|inst|inst7~0 (
// Equation(s):
// \inst21|inst|inst7~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [10] & ((!\inst1|altsyncram_component|auto_generated|q_a [8]) # (!\inst1|altsyncram_component|auto_generated|q_a [11] $ (!\inst1|altsyncram_component|auto_generated|q_a 
// [9])))) # (\inst1|altsyncram_component|auto_generated|q_a [10] & ((!\inst1|altsyncram_component|auto_generated|q_a [11] $ (!\inst1|altsyncram_component|auto_generated|q_a [8])) # (\inst1|altsyncram_component|auto_generated|q_a [9])))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst21|inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst21|inst|inst7~0 .extended_lut = "off";
defparam \inst21|inst|inst7~0 .lut_mask = 64'hBF6DBF6DBF6DBF6D;
defparam \inst21|inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|inst|inst6~0 (
// Equation(s):
// \inst20|inst|inst6~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [12] & ((!\inst1|altsyncram_component|auto_generated|q_a [15] $ (!\inst1|altsyncram_component|auto_generated|q_a [14])) # (\inst1|altsyncram_component|auto_generated|q_a 
// [13]))) # (\inst1|altsyncram_component|auto_generated|q_a [12] & ((!\inst1|altsyncram_component|auto_generated|q_a [14] $ (!\inst1|altsyncram_component|auto_generated|q_a [13])) # (\inst1|altsyncram_component|auto_generated|q_a [15])))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|inst|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|inst|inst6~0 .extended_lut = "off";
defparam \inst20|inst|inst6~0 .lut_mask = 64'h6F7D6F7D6F7D6F7D;
defparam \inst20|inst|inst6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|inst|inst5~0 (
// Equation(s):
// \inst20|inst|inst5~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [14] & (((!\inst1|altsyncram_component|auto_generated|q_a [13] & !\inst1|altsyncram_component|auto_generated|q_a [12])) # (\inst1|altsyncram_component|auto_generated|q_a 
// [15]))) # (\inst1|altsyncram_component|auto_generated|q_a [14] & ((!\inst1|altsyncram_component|auto_generated|q_a [12]) # (!\inst1|altsyncram_component|auto_generated|q_a [15] $ (\inst1|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|inst|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|inst|inst5~0 .extended_lut = "off";
defparam \inst20|inst|inst5~0 .lut_mask = 64'hF765F765F765F765;
defparam \inst20|inst|inst5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|inst|inst4~0 (
// Equation(s):
// \inst20|inst|inst4~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [13] & ((!\inst1|altsyncram_component|auto_generated|q_a [14] & ((!\inst1|altsyncram_component|auto_generated|q_a [12]))) # (\inst1|altsyncram_component|auto_generated|q_a 
// [14] & (\inst1|altsyncram_component|auto_generated|q_a [15])))) # (\inst1|altsyncram_component|auto_generated|q_a [13] & (((!\inst1|altsyncram_component|auto_generated|q_a [12])) # (\inst1|altsyncram_component|auto_generated|q_a [15])))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|inst|inst4~0 .extended_lut = "off";
defparam \inst20|inst|inst4~0 .lut_mask = 64'hDF15DF15DF15DF15;
defparam \inst20|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|inst|inst3~0 (
// Equation(s):
// \inst20|inst|inst3~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [13] & ((!\inst1|altsyncram_component|auto_generated|q_a [14] $ (\inst1|altsyncram_component|auto_generated|q_a [12])) # (\inst1|altsyncram_component|auto_generated|q_a 
// [15]))) # (\inst1|altsyncram_component|auto_generated|q_a [13] & ((!\inst1|altsyncram_component|auto_generated|q_a [14] & ((!\inst1|altsyncram_component|auto_generated|q_a [15]) # (\inst1|altsyncram_component|auto_generated|q_a [12]))) # 
// (\inst1|altsyncram_component|auto_generated|q_a [14] & ((!\inst1|altsyncram_component|auto_generated|q_a [12])))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|inst|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|inst|inst3~0 .extended_lut = "off";
defparam \inst20|inst|inst3~0 .lut_mask = 64'hDB7CDB7CDB7CDB7C;
defparam \inst20|inst|inst3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|inst|inst2~0 (
// Equation(s):
// \inst20|inst|inst2~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [15] & (((!\inst1|altsyncram_component|auto_generated|q_a [13]) # (\inst1|altsyncram_component|auto_generated|q_a [12])) # (\inst1|altsyncram_component|auto_generated|q_a 
// [14]))) # (\inst1|altsyncram_component|auto_generated|q_a [15] & ((!\inst1|altsyncram_component|auto_generated|q_a [14]) # ((!\inst1|altsyncram_component|auto_generated|q_a [13] & \inst1|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|inst|inst2~0 .extended_lut = "off";
defparam \inst20|inst|inst2~0 .lut_mask = 64'hE6FEE6FEE6FEE6FE;
defparam \inst20|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|inst|inst1~0 (
// Equation(s):
// \inst20|inst|inst1~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [15] & ((!\inst1|altsyncram_component|auto_generated|q_a [14]) # (!\inst1|altsyncram_component|auto_generated|q_a [13] $ (\inst1|altsyncram_component|auto_generated|q_a 
// [12])))) # (\inst1|altsyncram_component|auto_generated|q_a [15] & ((!\inst1|altsyncram_component|auto_generated|q_a [12] & (!\inst1|altsyncram_component|auto_generated|q_a [14])) # (\inst1|altsyncram_component|auto_generated|q_a [12] & 
// ((!\inst1|altsyncram_component|auto_generated|q_a [13])))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|inst|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|inst|inst1~0 .extended_lut = "off";
defparam \inst20|inst|inst1~0 .lut_mask = 64'hECDAECDAECDAECDA;
defparam \inst20|inst|inst1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|inst|inst7~0 (
// Equation(s):
// \inst20|inst|inst7~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [15] & ((!\inst1|altsyncram_component|auto_generated|q_a [14] $ (\inst1|altsyncram_component|auto_generated|q_a [12])) # (\inst1|altsyncram_component|auto_generated|q_a 
// [13]))) # (\inst1|altsyncram_component|auto_generated|q_a [15] & ((!\inst1|altsyncram_component|auto_generated|q_a [12]) # (!\inst1|altsyncram_component|auto_generated|q_a [14] $ (\inst1|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|inst|inst7~0 .extended_lut = "off";
defparam \inst20|inst|inst7~0 .lut_mask = 64'hDF6BDF6BDF6BDF6B;
defparam \inst20|inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst14|inst1 (
// Equation(s):
// \inst14|inst1~combout  = LCELL((\inst19|inst6~combout  & \inst2|out_key~2_combout ))

	.dataa(!\inst19|inst6~combout ),
	.datab(!\inst2|out_key~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14|inst1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14|inst1 .extended_lut = "off";
defparam \inst14|inst1 .lut_mask = 64'h1111111111111111;
defparam \inst14|inst1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst15|inst1 (
// Equation(s):
// \inst15|inst1~combout  = LCELL((\inst19|inst7~combout  & \inst2|out_key~2_combout ))

	.dataa(!\inst19|inst7~combout ),
	.datab(!\inst2|out_key~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|inst1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|inst1 .extended_lut = "off";
defparam \inst15|inst1 .lut_mask = 64'h1111111111111111;
defparam \inst15|inst1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb inst4(
// Equation(s):
// \inst4~combout  = (!\CLRN_GLOBAL~input_o ) # ((\inst1|altsyncram_component|auto_generated|q_a [10] & !\inst1|altsyncram_component|auto_generated|q_a [11]))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\CLRN_GLOBAL~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam inst4.extended_lut = "off";
defparam inst4.lut_mask = 64'hF4F4F4F4F4F4F4F4;
defparam inst4.shared_arith = "off";
// synopsys translate_on

dffeas \inst15|inst3 (
	.clk(\inst15|inst1~combout ),
	.d(\inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst3 .is_wysiwyg = "true";
defparam \inst15|inst3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [12] & ((\inst15|inst3~q ))) # (\inst1|altsyncram_component|auto_generated|q_a [12] & (\inst14|inst3~q ))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst14|inst3~q ),
	.datac(!\inst15|inst3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst15|inst (
	.clk(\inst15|inst1~combout ),
	.d(\inst11|inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst .is_wysiwyg = "true";
defparam \inst15|inst .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst11|inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( !\inst1|altsyncram_component|auto_generated|q_a [8] & ( (!\inst1|altsyncram_component|auto_generated|q_a [0] $ (((!\inst1|altsyncram_component|auto_generated|q_a [12] & 
// (!\inst15|inst~q )) # (\inst1|altsyncram_component|auto_generated|q_a [12] & ((!\inst14|inst~q )))))) ) ) # ( \inst1|altsyncram_component|auto_generated|q_a [8] & ( (\inst1|altsyncram_component|auto_generated|q_a [9] & 
// (((\inst1|altsyncram_component|auto_generated|q_a [1])))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\inst15|inst~q ),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst14|inst~q ),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datag(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h303F0505CFC00505;
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst14|inst (
	.clk(\inst14|inst1~combout ),
	.d(\inst11|inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst .is_wysiwyg = "true";
defparam \inst14|inst .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|inst2|inst|inst4 (
// Equation(s):
// \inst11|inst2|inst|inst4~combout  = ( \inst15|inst~q  & ( (\inst1|altsyncram_component|auto_generated|q_a [0] & (!\inst1|altsyncram_component|auto_generated|q_a [9] $ (((\inst1|altsyncram_component|auto_generated|q_a [12] & !\inst14|inst~q ))))) ) ) # ( 
// !\inst15|inst~q  & ( (\inst1|altsyncram_component|auto_generated|q_a [0] & (!\inst1|altsyncram_component|auto_generated|q_a [9] $ (((!\inst1|altsyncram_component|auto_generated|q_a [12]) # (!\inst14|inst~q ))))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst14|inst~q ),
	.datae(!\inst15|inst~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst2|inst|inst4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst2|inst|inst4 .extended_lut = "off";
defparam \inst11|inst2|inst|inst4 .lut_mask = 64'h0306090C0306090C;
defparam \inst11|inst2|inst|inst4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [9] & ((\inst1|altsyncram_component|auto_generated|q_a [0]))) # (\inst1|altsyncram_component|auto_generated|q_a [9] & 
// (\inst1|altsyncram_component|auto_generated|q_a [2]))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1 (
// Equation(s):
// \inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1_combout  = ( \inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( (!\inst1|altsyncram_component|auto_generated|q_a [1] $ 
// (!\inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  $ (\inst11|inst2|inst|inst4~combout ))) # (\inst1|altsyncram_component|auto_generated|q_a [8]) ) ) # ( !\inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout 
//  & ( (!\inst1|altsyncram_component|auto_generated|q_a [8] & (!\inst1|altsyncram_component|auto_generated|q_a [1] $ (!\inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  $ (\inst11|inst2|inst|inst4~combout )))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datad(!\inst11|inst2|inst|inst4~combout ),
	.datae(!\inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1 .lut_mask = 64'h28827DD728827DD7;
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst14|inst3 (
	.clk(\inst14|inst1~combout ),
	.d(\inst11|inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1_combout ),
	.asdata(vcc),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst3 .is_wysiwyg = "true";
defparam \inst14|inst3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|inst2|inst2|inst6 (
// Equation(s):
// \inst11|inst2|inst2|inst6~combout  = !\inst1|altsyncram_component|auto_generated|q_a [9] $ (((!\inst1|altsyncram_component|auto_generated|q_a [12] & ((!\inst15|inst3~q ))) # (\inst1|altsyncram_component|auto_generated|q_a [12] & (!\inst14|inst3~q ))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst14|inst3~q ),
	.datad(!\inst15|inst3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst2|inst2|inst6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst2|inst2|inst6 .extended_lut = "off";
defparam \inst11|inst2|inst2|inst6 .lut_mask = 64'h369C369C369C369C;
defparam \inst11|inst2|inst2|inst6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst15|inst4 (
	.clk(\inst15|inst1~combout ),
	.d(\inst11|inst1|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst4 .is_wysiwyg = "true";
defparam \inst15|inst4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|inst2|inst3|inst5~0 (
// Equation(s):
// \inst11|inst2|inst3|inst5~0_combout  = !\inst1|altsyncram_component|auto_generated|q_a [2] $ (((!\inst1|altsyncram_component|auto_generated|q_a [12] & ((!\inst15|inst4~q ))) # (\inst1|altsyncram_component|auto_generated|q_a [12] & (!\inst14|inst4~q ))))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst14|inst4~q ),
	.datad(!\inst15|inst4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst2|inst3|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst2|inst3|inst5~0 .extended_lut = "off";
defparam \inst11|inst2|inst3|inst5~0 .lut_mask = 64'h369C369C369C369C;
defparam \inst11|inst2|inst3|inst5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|inst1|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst11|inst1|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( !\inst1|altsyncram_component|auto_generated|q_a [8] & ( (!\inst11|inst2|inst3|inst5~0_combout  $ (((!\inst11|inst2|inst2|inst6~combout  & 
// ((!\inst11|inst2|inst|inst4~combout ) # (!\inst1|altsyncram_component|auto_generated|q_a [1]))) # (\inst11|inst2|inst2|inst6~combout  & (!\inst11|inst2|inst|inst4~combout  & !\inst1|altsyncram_component|auto_generated|q_a [1]))))) ) ) # ( 
// \inst1|altsyncram_component|auto_generated|q_a [8] & ( (!\inst1|altsyncram_component|auto_generated|q_a [9] & ((((\inst1|altsyncram_component|auto_generated|q_a [1]))))) # (\inst1|altsyncram_component|auto_generated|q_a [9] & 
// (((\inst1|altsyncram_component|auto_generated|q_a [3])))) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\inst11|inst2|inst2|inst6~combout ),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst11|inst2|inst|inst4~combout ),
	.datae(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datag(!\inst11|inst2|inst3|inst5~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst1|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "on";
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0F3C05053CF0AFAF;
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst14|inst4 (
	.clk(\inst14|inst1~combout ),
	.d(\inst11|inst1|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst4 .is_wysiwyg = "true";
defparam \inst14|inst4 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst5 (
	.clk(\inst15|inst1~combout ),
	.d(\inst11|inst1|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst5 .is_wysiwyg = "true";
defparam \inst15|inst5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [12] & ((\inst15|inst5~q ))) # (\inst1|altsyncram_component|auto_generated|q_a [12] & (\inst14|inst5~q ))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst14|inst5~q ),
	.datac(!\inst15|inst5~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [12] & ((\inst15|inst4~q ))) # (\inst1|altsyncram_component|auto_generated|q_a [12] & (\inst14|inst4~q ))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst14|inst4~q ),
	.datac(!\inst15|inst4~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|inst2|inst3|inst8~0 (
// Equation(s):
// \inst11|inst2|inst3|inst8~0_combout  = ( \inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|inst2|inst|inst4~combout  & ( (!\inst1|altsyncram_component|auto_generated|q_a [1] & 
// ((!\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [2]))) # (\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// (!\inst1|altsyncram_component|auto_generated|q_a [9])))) # (\inst1|altsyncram_component|auto_generated|q_a [1] & ((!\inst1|altsyncram_component|auto_generated|q_a [9] $ (!\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout )) # 
// (\inst1|altsyncram_component|auto_generated|q_a [2]))) ) ) ) # ( !\inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( \inst11|inst2|inst|inst4~combout  & ( (!\inst1|altsyncram_component|auto_generated|q_a [1] & 
// ((!\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [9])) # (\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ((\inst1|altsyncram_component|auto_generated|q_a [2]))))) # (\inst1|altsyncram_component|auto_generated|q_a [1] & ((!\inst1|altsyncram_component|auto_generated|q_a [9] $ (!\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout )) # 
// (\inst1|altsyncram_component|auto_generated|q_a [2]))) ) ) ) # ( \inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( !\inst11|inst2|inst|inst4~combout  & ( (!\inst1|altsyncram_component|auto_generated|q_a [1] & 
// (\inst1|altsyncram_component|auto_generated|q_a [2] & (!\inst1|altsyncram_component|auto_generated|q_a [9] $ (!\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout )))) # (\inst1|altsyncram_component|auto_generated|q_a [1] & 
// ((!\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [2]))) # (\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// (!\inst1|altsyncram_component|auto_generated|q_a [9])))) ) ) ) # ( !\inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  & ( !\inst11|inst2|inst|inst4~combout  & ( (!\inst1|altsyncram_component|auto_generated|q_a [1] & 
// (\inst1|altsyncram_component|auto_generated|q_a [2] & (!\inst1|altsyncram_component|auto_generated|q_a [9] $ (!\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout )))) # (\inst1|altsyncram_component|auto_generated|q_a [1] & 
// ((!\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & (\inst1|altsyncram_component|auto_generated|q_a [9])) # (\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  & 
// ((\inst1|altsyncram_component|auto_generated|q_a [2]))))) ) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.dataf(!\inst11|inst2|inst|inst4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst2|inst3|inst8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst2|inst3|inst8~0 .extended_lut = "off";
defparam \inst11|inst2|inst3|inst8~0 .lut_mask = 64'h1523132A573B37AB;
defparam \inst11|inst2|inst3|inst8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|inst1|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst11|inst1|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|inst2|inst3|inst8~0_combout  & ( (!\inst1|altsyncram_component|auto_generated|q_a [8] & 
// (((\inst1|altsyncram_component|auto_generated|q_a [3])))) # (\inst1|altsyncram_component|auto_generated|q_a [8] & (!\inst1|altsyncram_component|auto_generated|q_a [9] & ((\inst1|altsyncram_component|auto_generated|q_a [2])))) ) ) ) # ( 
// !\inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( \inst11|inst2|inst3|inst8~0_combout  & ( (!\inst1|altsyncram_component|auto_generated|q_a [8] & (((!\inst1|altsyncram_component|auto_generated|q_a [3])))) # 
// (\inst1|altsyncram_component|auto_generated|q_a [8] & (!\inst1|altsyncram_component|auto_generated|q_a [9] & ((\inst1|altsyncram_component|auto_generated|q_a [2])))) ) ) ) # ( \inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( 
// !\inst11|inst2|inst3|inst8~0_combout  & ( (!\inst1|altsyncram_component|auto_generated|q_a [8] & (((!\inst1|altsyncram_component|auto_generated|q_a [3])))) # (\inst1|altsyncram_component|auto_generated|q_a [8] & 
// (!\inst1|altsyncram_component|auto_generated|q_a [9] & ((\inst1|altsyncram_component|auto_generated|q_a [2])))) ) ) ) # ( !\inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  & ( !\inst11|inst2|inst3|inst8~0_combout  & ( 
// (!\inst1|altsyncram_component|auto_generated|q_a [8] & (((\inst1|altsyncram_component|auto_generated|q_a [3])))) # (\inst1|altsyncram_component|auto_generated|q_a [8] & (!\inst1|altsyncram_component|auto_generated|q_a [9] & 
// ((\inst1|altsyncram_component|auto_generated|q_a [2])))) ) ) )

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\inst1|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\inst1|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst1|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\inst5|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.dataf(!\inst11|inst2|inst3|inst8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|inst1|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h0C2EC0E2C0E20C2E;
defparam \inst11|inst1|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst14|inst5 (
	.clk(\inst14|inst1~combout ),
	.d(\inst11|inst1|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(!\inst4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst5 .is_wysiwyg = "true";
defparam \inst14|inst5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst25|inst|inst6~0 (
// Equation(s):
// \inst25|inst|inst6~0_combout  = (!\inst14|inst~q  & ((!\inst14|inst4~q  $ (!\inst14|inst5~q )) # (\inst14|inst3~q ))) # (\inst14|inst~q  & ((!\inst14|inst3~q  $ (!\inst14|inst4~q )) # (\inst14|inst5~q )))

	.dataa(!\inst14|inst3~q ),
	.datab(!\inst14|inst4~q ),
	.datac(!\inst14|inst5~q ),
	.datad(!\inst14|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|inst|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|inst|inst6~0 .extended_lut = "off";
defparam \inst25|inst|inst6~0 .lut_mask = 64'h7D6F7D6F7D6F7D6F;
defparam \inst25|inst|inst6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst25|inst|inst5~0 (
// Equation(s):
// \inst25|inst|inst5~0_combout  = (!\inst14|inst3~q  & ((!\inst14|inst~q ) # (!\inst14|inst4~q  $ (!\inst14|inst5~q )))) # (\inst14|inst3~q  & (((\inst14|inst4~q  & !\inst14|inst~q )) # (\inst14|inst5~q )))

	.dataa(!\inst14|inst3~q ),
	.datab(!\inst14|inst4~q ),
	.datac(!\inst14|inst5~q ),
	.datad(!\inst14|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|inst|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|inst|inst5~0 .extended_lut = "off";
defparam \inst25|inst|inst5~0 .lut_mask = 64'hBF2DBF2DBF2DBF2D;
defparam \inst25|inst|inst5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst25|inst|inst4~0 (
// Equation(s):
// \inst25|inst|inst4~0_combout  = (!\inst14|inst3~q  & ((!\inst14|inst4~q  & ((!\inst14|inst~q ))) # (\inst14|inst4~q  & (\inst14|inst5~q )))) # (\inst14|inst3~q  & (((!\inst14|inst~q ) # (\inst14|inst5~q ))))

	.dataa(!\inst14|inst3~q ),
	.datab(!\inst14|inst4~q ),
	.datac(!\inst14|inst5~q ),
	.datad(!\inst14|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|inst|inst4~0 .extended_lut = "off";
defparam \inst25|inst|inst4~0 .lut_mask = 64'hDF07DF07DF07DF07;
defparam \inst25|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst25|inst|inst3~0 (
// Equation(s):
// \inst25|inst|inst3~0_combout  = (!\inst14|inst3~q  & ((!\inst14|inst4~q  $ (\inst14|inst~q )) # (\inst14|inst5~q ))) # (\inst14|inst3~q  & ((!\inst14|inst4~q  & ((!\inst14|inst5~q ) # (\inst14|inst~q ))) # (\inst14|inst4~q  & ((!\inst14|inst~q )))))

	.dataa(!\inst14|inst3~q ),
	.datab(!\inst14|inst4~q ),
	.datac(!\inst14|inst5~q ),
	.datad(!\inst14|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|inst|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|inst|inst3~0 .extended_lut = "off";
defparam \inst25|inst|inst3~0 .lut_mask = 64'hDB6EDB6EDB6EDB6E;
defparam \inst25|inst|inst3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst25|inst|inst2~0 (
// Equation(s):
// \inst25|inst|inst2~0_combout  = (!\inst14|inst4~q  & ((!\inst14|inst3~q ) # ((\inst14|inst~q ) # (\inst14|inst5~q )))) # (\inst14|inst4~q  & ((!\inst14|inst5~q ) # ((!\inst14|inst3~q  & \inst14|inst~q ))))

	.dataa(!\inst14|inst3~q ),
	.datab(!\inst14|inst4~q ),
	.datac(!\inst14|inst5~q ),
	.datad(!\inst14|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|inst|inst2~0 .extended_lut = "off";
defparam \inst25|inst|inst2~0 .lut_mask = 64'hBCFEBCFEBCFEBCFE;
defparam \inst25|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst25|inst|inst1~0 (
// Equation(s):
// \inst25|inst|inst1~0_combout  = (!\inst14|inst3~q  & ((!\inst14|inst4~q ) # (!\inst14|inst5~q  $ (\inst14|inst~q )))) # (\inst14|inst3~q  & ((!\inst14|inst~q  & (!\inst14|inst4~q )) # (\inst14|inst~q  & ((!\inst14|inst5~q )))))

	.dataa(!\inst14|inst3~q ),
	.datab(!\inst14|inst4~q ),
	.datac(!\inst14|inst5~q ),
	.datad(!\inst14|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|inst|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|inst|inst1~0 .extended_lut = "off";
defparam \inst25|inst|inst1~0 .lut_mask = 64'hECDAECDAECDAECDA;
defparam \inst25|inst|inst1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst25|inst|inst7~0 (
// Equation(s):
// \inst25|inst|inst7~0_combout  = (!\inst14|inst4~q  & ((!\inst14|inst~q ) # (!\inst14|inst3~q  $ (!\inst14|inst5~q )))) # (\inst14|inst4~q  & ((!\inst14|inst5~q  $ (!\inst14|inst~q )) # (\inst14|inst3~q )))

	.dataa(!\inst14|inst3~q ),
	.datab(!\inst14|inst4~q ),
	.datac(!\inst14|inst5~q ),
	.datad(!\inst14|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst25|inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst25|inst|inst7~0 .extended_lut = "off";
defparam \inst25|inst|inst7~0 .lut_mask = 64'hDF79DF79DF79DF79;
defparam \inst25|inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst5|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\inst1|altsyncram_component|auto_generated|q_a [12] & ((\inst15|inst~q ))) # (\inst1|altsyncram_component|auto_generated|q_a [12] & (\inst14|inst~q ))

	.dataa(!\inst1|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst14|inst~q ),
	.datac(!\inst15|inst~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst5|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst5|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst24|inst|inst6~0 (
// Equation(s):
// \inst24|inst|inst6~0_combout  = (!\inst15|inst~q  & ((!\inst15|inst5~q  $ (!\inst15|inst4~q )) # (\inst15|inst3~q ))) # (\inst15|inst~q  & ((!\inst15|inst4~q  $ (!\inst15|inst3~q )) # (\inst15|inst5~q )))

	.dataa(!\inst15|inst5~q ),
	.datab(!\inst15|inst4~q ),
	.datac(!\inst15|inst3~q ),
	.datad(!\inst15|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst24|inst|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst24|inst|inst6~0 .extended_lut = "off";
defparam \inst24|inst|inst6~0 .lut_mask = 64'h6F7D6F7D6F7D6F7D;
defparam \inst24|inst|inst6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst24|inst|inst5~0 (
// Equation(s):
// \inst24|inst|inst5~0_combout  = (!\inst15|inst4~q  & (((!\inst15|inst3~q  & !\inst15|inst~q )) # (\inst15|inst5~q ))) # (\inst15|inst4~q  & ((!\inst15|inst~q ) # (!\inst15|inst5~q  $ (\inst15|inst3~q ))))

	.dataa(!\inst15|inst5~q ),
	.datab(!\inst15|inst4~q ),
	.datac(!\inst15|inst3~q ),
	.datad(!\inst15|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst24|inst|inst5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst24|inst|inst5~0 .extended_lut = "off";
defparam \inst24|inst|inst5~0 .lut_mask = 64'hF765F765F765F765;
defparam \inst24|inst|inst5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst24|inst|inst4~0 (
// Equation(s):
// \inst24|inst|inst4~0_combout  = (!\inst15|inst3~q  & ((!\inst15|inst4~q  & ((!\inst15|inst~q ))) # (\inst15|inst4~q  & (\inst15|inst5~q )))) # (\inst15|inst3~q  & (((!\inst15|inst~q )) # (\inst15|inst5~q )))

	.dataa(!\inst15|inst5~q ),
	.datab(!\inst15|inst4~q ),
	.datac(!\inst15|inst3~q ),
	.datad(!\inst15|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst24|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst24|inst|inst4~0 .extended_lut = "off";
defparam \inst24|inst|inst4~0 .lut_mask = 64'hDF15DF15DF15DF15;
defparam \inst24|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst24|inst|inst3~0 (
// Equation(s):
// \inst24|inst|inst3~0_combout  = (!\inst15|inst3~q  & ((!\inst15|inst4~q  $ (\inst15|inst~q )) # (\inst15|inst5~q ))) # (\inst15|inst3~q  & ((!\inst15|inst4~q  & ((!\inst15|inst5~q ) # (\inst15|inst~q ))) # (\inst15|inst4~q  & ((!\inst15|inst~q )))))

	.dataa(!\inst15|inst5~q ),
	.datab(!\inst15|inst4~q ),
	.datac(!\inst15|inst3~q ),
	.datad(!\inst15|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst24|inst|inst3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst24|inst|inst3~0 .extended_lut = "off";
defparam \inst24|inst|inst3~0 .lut_mask = 64'hDB7CDB7CDB7CDB7C;
defparam \inst24|inst|inst3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst24|inst|inst2~0 (
// Equation(s):
// \inst24|inst|inst2~0_combout  = (!\inst15|inst5~q  & (((!\inst15|inst3~q ) # (\inst15|inst~q )) # (\inst15|inst4~q ))) # (\inst15|inst5~q  & ((!\inst15|inst4~q ) # ((!\inst15|inst3~q  & \inst15|inst~q ))))

	.dataa(!\inst15|inst5~q ),
	.datab(!\inst15|inst4~q ),
	.datac(!\inst15|inst3~q ),
	.datad(!\inst15|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst24|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst24|inst|inst2~0 .extended_lut = "off";
defparam \inst24|inst|inst2~0 .lut_mask = 64'hE6FEE6FEE6FEE6FE;
defparam \inst24|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst24|inst|inst1~0 (
// Equation(s):
// \inst24|inst|inst1~0_combout  = (!\inst15|inst5~q  & ((!\inst15|inst4~q ) # (!\inst15|inst3~q  $ (\inst15|inst~q )))) # (\inst15|inst5~q  & ((!\inst15|inst~q  & (!\inst15|inst4~q )) # (\inst15|inst~q  & ((!\inst15|inst3~q )))))

	.dataa(!\inst15|inst5~q ),
	.datab(!\inst15|inst4~q ),
	.datac(!\inst15|inst3~q ),
	.datad(!\inst15|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst24|inst|inst1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst24|inst|inst1~0 .extended_lut = "off";
defparam \inst24|inst|inst1~0 .lut_mask = 64'hECDAECDAECDAECDA;
defparam \inst24|inst|inst1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst24|inst|inst7~0 (
// Equation(s):
// \inst24|inst|inst7~0_combout  = (!\inst15|inst5~q  & ((!\inst15|inst4~q  $ (\inst15|inst~q )) # (\inst15|inst3~q ))) # (\inst15|inst5~q  & ((!\inst15|inst~q ) # (!\inst15|inst4~q  $ (\inst15|inst3~q ))))

	.dataa(!\inst15|inst5~q ),
	.datab(!\inst15|inst4~q ),
	.datac(!\inst15|inst3~q ),
	.datad(!\inst15|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst24|inst|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst24|inst|inst7~0 .extended_lut = "off";
defparam \inst24|inst|inst7~0 .lut_mask = 64'hDF6BDF6BDF6BDF6B;
defparam \inst24|inst|inst7~0 .shared_arith = "off";
// synopsys translate_on

assign R_CLRN = \R_CLRN~output_o ;

assign MEMORY[15] = \MEMORY[15]~output_o ;

assign MEMORY[14] = \MEMORY[14]~output_o ;

assign MEMORY[13] = \MEMORY[13]~output_o ;

assign MEMORY[12] = \MEMORY[12]~output_o ;

assign MEMORY[11] = \MEMORY[11]~output_o ;

assign MEMORY[10] = \MEMORY[10]~output_o ;

assign MEMORY[9] = \MEMORY[9]~output_o ;

assign MEMORY[8] = \MEMORY[8]~output_o ;

assign MEMORY[7] = \MEMORY[7]~output_o ;

assign MEMORY[6] = \MEMORY[6]~output_o ;

assign MEMORY[5] = \MEMORY[5]~output_o ;

assign MEMORY[4] = \MEMORY[4]~output_o ;

assign MEMORY[3] = \MEMORY[3]~output_o ;

assign MEMORY[2] = \MEMORY[2]~output_o ;

assign MEMORY[1] = \MEMORY[1]~output_o ;

assign MEMORY[0] = \MEMORY[0]~output_o ;

assign PC_OUT[7] = \PC_OUT[7]~output_o ;

assign PC_OUT[6] = \PC_OUT[6]~output_o ;

assign PC_OUT[5] = \PC_OUT[5]~output_o ;

assign PC_OUT[4] = \PC_OUT[4]~output_o ;

assign PC_OUT[3] = \PC_OUT[3]~output_o ;

assign PC_OUT[2] = \PC_OUT[2]~output_o ;

assign PC_OUT[1] = \PC_OUT[1]~output_o ;

assign PC_OUT[0] = \PC_OUT[0]~output_o ;

assign PC_LOAD = \PC_LOAD~output_o ;

assign PC_CLRN = \PC_CLRN~output_o ;

assign R1_LOAD = \R1_LOAD~output_o ;

assign R2_LOAD = \R2_LOAD~output_o ;

assign MEMORY_LED_0[6] = \MEMORY_LED_0[6]~output_o ;

assign MEMORY_LED_0[5] = \MEMORY_LED_0[5]~output_o ;

assign MEMORY_LED_0[4] = \MEMORY_LED_0[4]~output_o ;

assign MEMORY_LED_0[3] = \MEMORY_LED_0[3]~output_o ;

assign MEMORY_LED_0[2] = \MEMORY_LED_0[2]~output_o ;

assign MEMORY_LED_0[1] = \MEMORY_LED_0[1]~output_o ;

assign MEMORY_LED_0[0] = \MEMORY_LED_0[0]~output_o ;

assign MEMORY_LED_1[6] = \MEMORY_LED_1[6]~output_o ;

assign MEMORY_LED_1[5] = \MEMORY_LED_1[5]~output_o ;

assign MEMORY_LED_1[4] = \MEMORY_LED_1[4]~output_o ;

assign MEMORY_LED_1[3] = \MEMORY_LED_1[3]~output_o ;

assign MEMORY_LED_1[2] = \MEMORY_LED_1[2]~output_o ;

assign MEMORY_LED_1[1] = \MEMORY_LED_1[1]~output_o ;

assign MEMORY_LED_1[0] = \MEMORY_LED_1[0]~output_o ;

assign MEMORY_LED_2[6] = \MEMORY_LED_2[6]~output_o ;

assign MEMORY_LED_2[5] = \MEMORY_LED_2[5]~output_o ;

assign MEMORY_LED_2[4] = \MEMORY_LED_2[4]~output_o ;

assign MEMORY_LED_2[3] = \MEMORY_LED_2[3]~output_o ;

assign MEMORY_LED_2[2] = \MEMORY_LED_2[2]~output_o ;

assign MEMORY_LED_2[1] = \MEMORY_LED_2[1]~output_o ;

assign MEMORY_LED_2[0] = \MEMORY_LED_2[0]~output_o ;

assign MEMORY_LED_3[6] = \MEMORY_LED_3[6]~output_o ;

assign MEMORY_LED_3[5] = \MEMORY_LED_3[5]~output_o ;

assign MEMORY_LED_3[4] = \MEMORY_LED_3[4]~output_o ;

assign MEMORY_LED_3[3] = \MEMORY_LED_3[3]~output_o ;

assign MEMORY_LED_3[2] = \MEMORY_LED_3[2]~output_o ;

assign MEMORY_LED_3[1] = \MEMORY_LED_3[1]~output_o ;

assign MEMORY_LED_3[0] = \MEMORY_LED_3[0]~output_o ;

assign R1_LED[6] = \R1_LED[6]~output_o ;

assign R1_LED[5] = \R1_LED[5]~output_o ;

assign R1_LED[4] = \R1_LED[4]~output_o ;

assign R1_LED[3] = \R1_LED[3]~output_o ;

assign R1_LED[2] = \R1_LED[2]~output_o ;

assign R1_LED[1] = \R1_LED[1]~output_o ;

assign R1_LED[0] = \R1_LED[0]~output_o ;

assign R1_OUT[3] = \R1_OUT[3]~output_o ;

assign R1_OUT[2] = \R1_OUT[2]~output_o ;

assign R1_OUT[1] = \R1_OUT[1]~output_o ;

assign R1_OUT[0] = \R1_OUT[0]~output_o ;

assign ULA_REGISTER[3] = \ULA_REGISTER[3]~output_o ;

assign ULA_REGISTER[2] = \ULA_REGISTER[2]~output_o ;

assign ULA_REGISTER[1] = \ULA_REGISTER[1]~output_o ;

assign ULA_REGISTER[0] = \ULA_REGISTER[0]~output_o ;

assign R2_OUT[3] = \R2_OUT[3]~output_o ;

assign R2_OUT[2] = \R2_OUT[2]~output_o ;

assign R2_OUT[1] = \R2_OUT[1]~output_o ;

assign R2_OUT[0] = \R2_OUT[0]~output_o ;

assign R2_LED[6] = \R2_LED[6]~output_o ;

assign R2_LED[5] = \R2_LED[5]~output_o ;

assign R2_LED[4] = \R2_LED[4]~output_o ;

assign R2_LED[3] = \R2_LED[3]~output_o ;

assign R2_LED[2] = \R2_LED[2]~output_o ;

assign R2_LED[1] = \R2_LED[1]~output_o ;

assign R2_LED[0] = \R2_LED[0]~output_o ;

endmodule
