<def f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='151' ll='163' type='unsigned int llvm::AArch64_AM::getExtendEncoding(AArch64_AM::ShiftExtendType ET)'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='173' u='c' c='_ZN4llvm10AArch64_AML17getArithExtendImmENS0_15ShiftExtendTypeEj'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='202' u='c' c='_ZN4llvm10AArch64_AML15getMemExtendImmENS0_15ShiftExtendTypeEb'/>
<doc f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AddressingModes.h' l='142'>/// Mapping from extend bits to required operation:
///   shifter: 000 ==&gt; uxtb
///            001 ==&gt; uxth
///            010 ==&gt; uxtw
///            011 ==&gt; uxtx
///            100 ==&gt; sxtb
///            101 ==&gt; sxth
///            110 ==&gt; sxtw
///            111 ==&gt; sxtx</doc>
