Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 10 10:55:01 2019
| Host         : L-1V1ZTY1 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.404        0.000                      0                 4017        0.070        0.000                      0                 4017        3.650        0.000                       0                  1856  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK12MHZ                {0.000 41.666}       83.333          12.000          
  clk_MMCM_108MHZ       {0.000 4.630}        9.259           108.000         
  clkfbout_MMCM_108MHZ  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK12MHZ                                                                                                                                                                 16.667        0.000                       0                     1  
  clk_MMCM_108MHZ             1.404        0.000                      0                 4017        0.070        0.000                      0                 4017        3.650        0.000                       0                  1852  
  clkfbout_MMCM_108MHZ                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK12MHZ
  To Clock:  CLK12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_MMCM_108MHZ
  To Clock:  clk_MMCM_108MHZ

Setup :            0  Failing Endpoints,  Worst Slack        1.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface/draw_vol_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 2.570ns (33.817%)  route 5.030ns (66.183%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 7.723 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.566    -0.930    U_EQ_stage/U_EQ_volume_ctrl/clk
    SLICE_X42Y40         FDCE                                         r  U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.412 r  U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[2][0]/Q
                         net (fo=20, routed)          1.013     0.601    U_VGA_interface/EQ_level_dout[10]
    SLICE_X43Y40         LUT5 (Prop_lut5_I0_O)        0.124     0.725 r  U_VGA_interface/draw_vol_d_i_332/O
                         net (fo=1, routed)           0.000     0.725    U_VGA_interface/draw_vol_d_i_332_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.305 f  U_VGA_interface/draw_vol_d_reg_i_242/O[2]
                         net (fo=6, routed)           0.868     2.173    U_VGA_interface/multOp16[5]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.302     2.475 r  U_VGA_interface/draw_vol_d_i_140/O
                         net (fo=2, routed)           0.571     3.045    U_VGA_interface/draw_vol_d_i_140_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.169 r  U_VGA_interface/draw_vol_d_i_56/O
                         net (fo=1, routed)           0.474     3.644    U_VGA_interface/draw_vol_d_i_56_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.194 r  U_VGA_interface/draw_vol_d_reg_i_16/CO[3]
                         net (fo=2, routed)           0.914     5.108    U_VGA_interface/draw_vol212_in
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.124     5.232 r  U_VGA_interface/draw_vol_d_i_12/O
                         net (fo=1, routed)           0.615     5.847    U_VGA_interface/draw_vol_d_i_12_n_0
    SLICE_X37Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.971 r  U_VGA_interface/draw_vol_d_i_4/O
                         net (fo=1, routed)           0.575     6.546    U_VGA_interface/draw_vol_d_i_4_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.670 r  U_VGA_interface/draw_vol_d_i_1/O
                         net (fo=1, routed)           0.000     6.670    U_VGA_interface/draw_vol
    SLICE_X37Y36         FDCE                                         r  U_VGA_interface/draw_vol_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.443     7.723    U_VGA_interface/clk
    SLICE_X37Y36         FDCE                                         r  U_VGA_interface/draw_vol_d_reg/C
                         clock pessimism              0.562     8.285    
                         clock uncertainty           -0.240     8.045    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.029     8.074    U_VGA_interface/draw_vol_d_reg
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 3.084ns (45.620%)  route 3.676ns (54.380%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 7.775 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.613    -0.884    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.570 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.623     3.193    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_0[5]
    SLICE_X30Y12         LUT6 (Prop_lut6_I1_O)        0.124     3.317 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.317    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X30Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     3.526 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.968     4.494    U_RAM_Wrapper/douta[5]
    SLICE_X48Y9          LUT3 (Prop_lut3_I1_O)        0.297     4.791 r  U_RAM_Wrapper/RAM_dout[5]_INST_0/O
                         net (fo=2, routed)           1.086     5.877    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X1Y2          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.496     7.775    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.490     8.266    
                         clock uncertainty           -0.240     8.025    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737     7.288    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.288    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 3.117ns (46.311%)  route 3.614ns (53.689%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 7.775 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.603    -0.894    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.560 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.904     3.464    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[2]
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.588 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.588    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X30Y10         MUXF7 (Prop_muxf7_I0_O)      0.241     3.829 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.016     4.845    U_RAM_Wrapper/douta[2]
    SLICE_X48Y9          LUT3 (Prop_lut3_I1_O)        0.298     5.143 r  U_RAM_Wrapper/RAM_dout[2]_INST_0/O
                         net (fo=2, routed)           0.694     5.837    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X1Y2          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.496     7.775    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.490     8.266    
                         clock uncertainty           -0.240     8.025    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737     7.288    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.288    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 3.089ns (46.613%)  route 3.538ns (53.387%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 7.775 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.613    -0.884    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.570 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.828     3.398    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_0[3]
    SLICE_X29Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.522 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.522    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X29Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.734 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.100     4.835    U_RAM_Wrapper/douta[3]
    SLICE_X48Y8          LUT3 (Prop_lut3_I1_O)        0.299     5.134 r  U_RAM_Wrapper/RAM_dout[3]_INST_0/O
                         net (fo=2, routed)           0.610     5.743    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X1Y2          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.496     7.775    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.490     8.266    
                         clock uncertainty           -0.240     8.025    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737     7.288    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.288    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 3.089ns (46.654%)  route 3.532ns (53.346%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 7.775 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.614    -0.883    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.571 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.775     3.346    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_1[1]
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.470 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.470    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X29Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     3.682 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.066     4.748    U_RAM_Wrapper/douta[1]
    SLICE_X48Y9          LUT3 (Prop_lut3_I1_O)        0.299     5.047 r  U_RAM_Wrapper/RAM_dout[1]_INST_0/O
                         net (fo=2, routed)           0.692     5.739    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X1Y2          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.496     7.775    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.490     8.266    
                         clock uncertainty           -0.240     8.025    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737     7.288    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.288    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 U_VU_metre/conv_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VU_metre/VU_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 2.396ns (32.878%)  route 4.892ns (67.122%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 7.722 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.554    -0.942    U_VU_metre/clk
    SLICE_X38Y29         FDCE                                         r  U_VU_metre/conv_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.424 r  U_VU_metre/conv_in_reg[6]/Q
                         net (fo=61, routed)          0.963     0.539    U_VU_metre/conv_in[6]
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.152     0.691 r  U_VU_metre/VU_dout[45]_i_17/O
                         net (fo=4, routed)           0.614     1.305    U_VU_metre/VU_dout[45]_i_17_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.332     1.637 r  U_VU_metre/VU_dout[42]_i_86/O
                         net (fo=1, routed)           0.444     2.081    U_VU_metre/VU_dout[42]_i_86_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.205 r  U_VU_metre/VU_dout[42]_i_71/O
                         net (fo=1, routed)           0.893     3.097    U_VU_metre/VU_dout[42]_i_71_n_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.124     3.221 r  U_VU_metre/VU_dout[42]_i_43/O
                         net (fo=1, routed)           0.000     3.221    U_VU_metre/VU_dout[42]_i_43_n_0
    SLICE_X34Y29         MUXF7 (Prop_muxf7_I1_O)      0.214     3.435 r  U_VU_metre/VU_dout_reg[42]_i_21/O
                         net (fo=1, routed)           0.313     3.749    U_VU_metre/VU_dout_reg[42]_i_21_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.297     4.046 r  U_VU_metre/VU_dout[42]_i_8/O
                         net (fo=1, routed)           0.299     4.345    U_VU_metre/VU_dout[42]_i_8_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.469 r  U_VU_metre/VU_dout[42]_i_3/O
                         net (fo=1, routed)           0.000     4.469    U_VU_metre/VU_dout[42]_i_3_n_0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     4.681 r  U_VU_metre/VU_dout_reg[42]_i_2/O
                         net (fo=1, routed)           0.595     5.276    U_VU_metre/VU_dout_reg[42]_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.299     5.575 r  U_VU_metre/VU_dout[42]_i_1/O
                         net (fo=8, routed)           0.770     6.346    U_VU_metre/VU_dout00_in[42]
    SLICE_X30Y34         FDCE                                         r  U_VU_metre/VU_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.442     7.722    U_VU_metre/clk
    SLICE_X30Y34         FDCE                                         r  U_VU_metre/VU_dout_reg[0]/C
                         clock pessimism              0.490     8.212    
                         clock uncertainty           -0.240     7.972    
    SLICE_X30Y34         FDCE (Setup_fdce_C_D)       -0.058     7.914    U_VU_metre/VU_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          7.914    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 U_VU_metre/conv_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VU_metre/VU_dout_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.287ns  (logic 2.396ns (32.879%)  route 4.891ns (67.121%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 7.720 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.554    -0.942    U_VU_metre/clk
    SLICE_X38Y29         FDCE                                         r  U_VU_metre/conv_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.424 r  U_VU_metre/conv_in_reg[6]/Q
                         net (fo=61, routed)          0.963     0.539    U_VU_metre/conv_in[6]
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.152     0.691 r  U_VU_metre/VU_dout[45]_i_17/O
                         net (fo=4, routed)           0.614     1.305    U_VU_metre/VU_dout[45]_i_17_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.332     1.637 r  U_VU_metre/VU_dout[42]_i_86/O
                         net (fo=1, routed)           0.444     2.081    U_VU_metre/VU_dout[42]_i_86_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.205 r  U_VU_metre/VU_dout[42]_i_71/O
                         net (fo=1, routed)           0.893     3.097    U_VU_metre/VU_dout[42]_i_71_n_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.124     3.221 r  U_VU_metre/VU_dout[42]_i_43/O
                         net (fo=1, routed)           0.000     3.221    U_VU_metre/VU_dout[42]_i_43_n_0
    SLICE_X34Y29         MUXF7 (Prop_muxf7_I1_O)      0.214     3.435 r  U_VU_metre/VU_dout_reg[42]_i_21/O
                         net (fo=1, routed)           0.313     3.749    U_VU_metre/VU_dout_reg[42]_i_21_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.297     4.046 r  U_VU_metre/VU_dout[42]_i_8/O
                         net (fo=1, routed)           0.299     4.345    U_VU_metre/VU_dout[42]_i_8_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.469 r  U_VU_metre/VU_dout[42]_i_3/O
                         net (fo=1, routed)           0.000     4.469    U_VU_metre/VU_dout[42]_i_3_n_0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     4.681 r  U_VU_metre/VU_dout_reg[42]_i_2/O
                         net (fo=1, routed)           0.595     5.276    U_VU_metre/VU_dout_reg[42]_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.299     5.575 r  U_VU_metre/VU_dout[42]_i_1/O
                         net (fo=8, routed)           0.770     6.345    U_VU_metre/VU_dout00_in[42]
    SLICE_X34Y33         FDCE                                         r  U_VU_metre/VU_dout_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.440     7.720    U_VU_metre/clk
    SLICE_X34Y33         FDCE                                         r  U_VU_metre/VU_dout_reg[42]/C
                         clock pessimism              0.490     8.210    
                         clock uncertainty           -0.240     7.970    
    SLICE_X34Y33         FDCE (Setup_fdce_C_D)       -0.024     7.946    U_VU_metre/VU_dout_reg[42]
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 3.114ns (47.856%)  route 3.393ns (52.144%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 7.775 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.614    -0.883    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.571 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.725     3.297    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_1[7]
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.421 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.421    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X29Y13         MUXF7 (Prop_muxf7_I0_O)      0.238     3.659 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.074     4.733    U_RAM_Wrapper/douta[7]
    SLICE_X48Y8          LUT3 (Prop_lut3_I1_O)        0.298     5.031 r  U_RAM_Wrapper/RAM_dout[7]_INST_0/O
                         net (fo=2, routed)           0.594     5.624    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X1Y2          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.496     7.775    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.490     8.266    
                         clock uncertainty           -0.240     8.025    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737     7.288    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.288    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 U_VU_metre/conv_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VU_metre/VU_dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.396ns (33.617%)  route 4.731ns (66.383%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 7.720 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.554    -0.942    U_VU_metre/clk
    SLICE_X38Y29         FDCE                                         r  U_VU_metre/conv_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518    -0.424 r  U_VU_metre/conv_in_reg[6]/Q
                         net (fo=61, routed)          0.963     0.539    U_VU_metre/conv_in[6]
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.152     0.691 r  U_VU_metre/VU_dout[45]_i_17/O
                         net (fo=4, routed)           0.614     1.305    U_VU_metre/VU_dout[45]_i_17_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.332     1.637 r  U_VU_metre/VU_dout[42]_i_86/O
                         net (fo=1, routed)           0.444     2.081    U_VU_metre/VU_dout[42]_i_86_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.205 r  U_VU_metre/VU_dout[42]_i_71/O
                         net (fo=1, routed)           0.893     3.097    U_VU_metre/VU_dout[42]_i_71_n_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I2_O)        0.124     3.221 r  U_VU_metre/VU_dout[42]_i_43/O
                         net (fo=1, routed)           0.000     3.221    U_VU_metre/VU_dout[42]_i_43_n_0
    SLICE_X34Y29         MUXF7 (Prop_muxf7_I1_O)      0.214     3.435 r  U_VU_metre/VU_dout_reg[42]_i_21/O
                         net (fo=1, routed)           0.313     3.749    U_VU_metre/VU_dout_reg[42]_i_21_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.297     4.046 r  U_VU_metre/VU_dout[42]_i_8/O
                         net (fo=1, routed)           0.299     4.345    U_VU_metre/VU_dout[42]_i_8_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.469 r  U_VU_metre/VU_dout[42]_i_3/O
                         net (fo=1, routed)           0.000     4.469    U_VU_metre/VU_dout[42]_i_3_n_0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     4.681 r  U_VU_metre/VU_dout_reg[42]_i_2/O
                         net (fo=1, routed)           0.595     5.276    U_VU_metre/VU_dout_reg[42]_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.299     5.575 r  U_VU_metre/VU_dout[42]_i_1/O
                         net (fo=8, routed)           0.610     6.185    U_VU_metre/VU_dout00_in[42]
    SLICE_X31Y32         FDCE                                         r  U_VU_metre/VU_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.440     7.720    U_VU_metre/clk
    SLICE_X31Y32         FDCE                                         r  U_VU_metre/VU_dout_reg[12]/C
                         clock pessimism              0.490     8.210    
                         clock uncertainty           -0.240     7.970    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)       -0.103     7.867    U_VU_metre/VU_dout_reg[12]
  -------------------------------------------------------------------
                         required time                          7.867    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 3.089ns (48.042%)  route 3.341ns (51.958%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 7.775 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.603    -0.894    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.560 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.614     3.174    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[4]
    SLICE_X29Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.298 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.298    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X29Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     3.510 r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.050     4.560    U_RAM_Wrapper/douta[4]
    SLICE_X48Y9          LUT3 (Prop_lut3_I1_O)        0.299     4.859 r  U_RAM_Wrapper/RAM_dout[4]_INST_0/O
                         net (fo=2, routed)           0.677     5.536    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X1Y2          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        1.496     7.775    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.490     8.266    
                         clock uncertainty           -0.240     8.025    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737     7.288    U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.288    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                  1.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.443%)  route 0.244ns (65.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.558    -0.619    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X9Y27          FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[12]/Q
                         net (fo=3, routed)           0.244    -0.248    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X0Y6          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.871    -0.813    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.560    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.242    -0.318    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[19].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.383%)  route 0.253ns (57.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.567    -0.610    U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[19].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y40          FDRE                                         r  U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[19].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[19].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=1, routed)           0.091    -0.378    U_NRM_Wrapper/U_NRM_FSM/m_axis_dout_tdata[14]
    SLICE_X8Y40          LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  U_NRM_Wrapper/U_NRM_FSM/RAM.U_RAM_NRM_i_12/O
                         net (fo=1, routed)           0.162    -0.172    U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[30]
    RAMB36_X0Y8          RAMB36E1                                     r  U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.880    -0.804    U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.551    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.296    -0.255    U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_UART_Wrapper/U_Rx/PARITY.Rx_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.857%)  route 0.293ns (64.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.567    -0.610    U_UART_Wrapper/U_Rx/clk
    SLICE_X50Y7          FDCE                                         r  U_UART_Wrapper/U_Rx/PARITY.Rx_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  U_UART_Wrapper/U_Rx/PARITY.Rx_out_reg[7]/Q
                         net (fo=12, routed)          0.293    -0.153    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y2          RAMB36E1                                     r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.875    -0.809    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.536    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.240    U_RAM_Wrapper/RAM0.U_RAM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.570%)  route 0.265ns (67.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.558    -0.619    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X9Y27          FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[7]/Q
                         net (fo=3, routed)           0.265    -0.226    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X0Y6          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.871    -0.813    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.560    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.243    -0.317    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.612%)  route 0.335ns (70.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.563    -0.614    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X11Y33         FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[12]/Q
                         net (fo=3, routed)           0.335    -0.138    U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[28]
    RAMB36_X0Y8          RAMB36E1                                     r  U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.879    -0.805    U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.532    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.296    -0.236    U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.148ns (35.001%)  route 0.275ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.558    -0.619    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X10Y27         FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.471 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[8]/Q
                         net (fo=3, routed)           0.275    -0.197    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X0Y6          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.871    -0.813    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.540    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.243    -0.297    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.520%)  route 0.306ns (70.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.561    -0.616    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X11Y31         FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.128    -0.488 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[7]/Q
                         net (fo=3, routed)           0.306    -0.183    U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[23]
    RAMB36_X0Y8          RAMB36E1                                     r  U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.879    -0.805    U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.532    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.243    -0.289    U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_r/shift_reg_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.924%)  route 0.273ns (68.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.589    -0.588    U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_r/clk
    SLICE_X7Y32          FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_r/shift_reg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_r/shift_reg_reg[2][0]/Q
                         net (fo=3, routed)           0.273    -0.187    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[16]
    RAMB36_X0Y6          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.873    -0.811    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.538    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.243    -0.295    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_VU_metre/counter_select_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VU_metre/conv_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.267ns (55.997%)  route 0.210ns (44.003%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.554    -0.623    U_VU_metre/clk
    SLICE_X35Y28         FDCE                                         r  U_VU_metre/counter_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.128    -0.495 r  U_VU_metre/counter_select_reg[2]/Q
                         net (fo=22, routed)          0.210    -0.286    U_VU_metre/counter_select_reg__0[2]
    SLICE_X37Y29         MUXF7 (Prop_muxf7_S_O)       0.139    -0.147 r  U_VU_metre/conv_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    U_VU_metre/accu[0][4]
    SLICE_X37Y29         FDCE                                         r  U_VU_metre/conv_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.823    -0.862    U_VU_metre/clk
    SLICE_X37Y29         FDCE                                         r  U_VU_metre/conv_in_reg[4]/C
                         clock pessimism              0.502    -0.359    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.105    -0.254    U_VU_metre/conv_in_reg[4]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.806%)  route 0.274ns (68.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.589    -0.588    U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/clk
    SLICE_X7Y32          FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][6]/Q
                         net (fo=3, routed)           0.274    -0.186    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y6          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1850, routed)        0.873    -0.811    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.538    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243    -0.295    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_MMCM_108MHZ
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.259       5.375      DSP48_X1Y9       U_EQ_stage/U_Mult/mult_out/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y14     U_FIR_interface/GEN_FILTER[1].U_FIR_filter/ROM1.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y14     U_FIR_interface/GEN_FILTER[1].U_FIR_filter/ROM1.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y14     U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y14     U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y11     U_FIR_interface/GEN_FILTER[3].U_FIR_filter/ROM3.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y11     U_FIR_interface/GEN_FILTER[3].U_FIR_filter/ROM3.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y13     U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y13     U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y12     U_FIR_interface/GEN_FILTER[5].U_FIR_filter/ROM5.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y43     U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y43     U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y43     U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y43     U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X8Y43      U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X8Y43      U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X8Y43      U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X8Y43      U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X8Y28      U_FFT_Wrapper/U_FIFO_addrA/shift_reg_reg[3][3]_srl3_U_FIFO_addrA_shift_reg_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X8Y44      U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y39     U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y39     U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y43     U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y43     U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X8Y43      U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X8Y43      U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X8Y42      U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X8Y42      U_NRM_Wrapper/U_NRM_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y29      U_FFT_Wrapper/U_FIFO_addrA/shift_reg_reg[3][0]_srl3_U_FIFO_addrA_shift_reg_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y29      U_FFT_Wrapper/U_FIFO_addrA/shift_reg_reg[3][1]_srl3_U_FIFO_addrA_shift_reg_reg_c_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_108MHZ
  To Clock:  clkfbout_MMCM_108MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_108MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y17   MMCM.U_MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT



