
5_ADC_Polling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001b0  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000358  08000360  00010360  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000358  08000358  00010360  2**0
                  CONTENTS
  4 .ARM          00000000  08000358  08000358  00010360  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000358  08000360  00010360  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000358  08000358  00010358  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800035c  0800035c  0001035c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010360  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010360  2**0
                  CONTENTS
 10 .bss          00000020  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010360  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000489  00000000  00000000  00010390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000121  00000000  00000000  00010819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000058  00000000  00000000  00010940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000040  00000000  00000000  00010998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000180bf  00000000  00000000  000109d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000530  00000000  00000000  00028a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087bb3  00000000  00000000  00028fc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000b0b7a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000098  00000000  00000000  000b0bcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000340 	.word	0x08000340

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000340 	.word	0x08000340

080001e8 <main>:

// Global variable to store ADC conversion result
unsigned int result;

int main(void)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	af00      	add	r7, sp, #0
    // Initialize ADC and GPIO
    adc_init();
 80001ec:	f000 f830 	bl	8000250 <adc_init>
    gpio_config();
 80001f0:	f000 f816 	bl	8000220 <gpio_config>

    // Infinite loop for continuous ADC conversion
    while(1)
    {
        // Start the conversion
        ADC1->CR2 |= ADC_CR2_SWSTART;
 80001f4:	4b08      	ldr	r3, [pc, #32]	; (8000218 <main+0x30>)
 80001f6:	689b      	ldr	r3, [r3, #8]
 80001f8:	4a07      	ldr	r2, [pc, #28]	; (8000218 <main+0x30>)
 80001fa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80001fe:	6093      	str	r3, [r2, #8]

        // Wait until conversion is complete
        while(!(ADC1->SR & ADC_SR_EOC)){}
 8000200:	bf00      	nop
 8000202:	4b05      	ldr	r3, [pc, #20]	; (8000218 <main+0x30>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	f003 0302 	and.w	r3, r3, #2
 800020a:	2b00      	cmp	r3, #0
 800020c:	d0f9      	beq.n	8000202 <main+0x1a>

        // Read the conversion result
        result = ADC1->DR;
 800020e:	4b02      	ldr	r3, [pc, #8]	; (8000218 <main+0x30>)
 8000210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000212:	4a02      	ldr	r2, [pc, #8]	; (800021c <main+0x34>)
 8000214:	6013      	str	r3, [r2, #0]
        ADC1->CR2 |= ADC_CR2_SWSTART;
 8000216:	e7ed      	b.n	80001f4 <main+0xc>
 8000218:	40012000 	.word	0x40012000
 800021c:	2000001c 	.word	0x2000001c

08000220 <gpio_config>:
    }
}

void gpio_config()
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
    // Enable the clock access to GPIOA
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000224:	4b08      	ldr	r3, [pc, #32]	; (8000248 <gpio_config+0x28>)
 8000226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000228:	4a07      	ldr	r2, [pc, #28]	; (8000248 <gpio_config+0x28>)
 800022a:	f043 0301 	orr.w	r3, r3, #1
 800022e:	6313      	str	r3, [r2, #48]	; 0x30

    // Set PA0 pin as analog mode
    GPIOA->MODER |= GPIO_MODER_MODE0_0 | GPIO_MODER_MODE0_1;
 8000230:	4b06      	ldr	r3, [pc, #24]	; (800024c <gpio_config+0x2c>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	4a05      	ldr	r2, [pc, #20]	; (800024c <gpio_config+0x2c>)
 8000236:	f043 0303 	orr.w	r3, r3, #3
 800023a:	6013      	str	r3, [r2, #0]
}
 800023c:	bf00      	nop
 800023e:	46bd      	mov	sp, r7
 8000240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000244:	4770      	bx	lr
 8000246:	bf00      	nop
 8000248:	40023800 	.word	0x40023800
 800024c:	40020000 	.word	0x40020000

08000250 <adc_init>:

void adc_init(void)
{
 8000250:	b480      	push	{r7}
 8000252:	af00      	add	r7, sp, #0
    // Enable the clock access to ADC
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8000254:	4b11      	ldr	r3, [pc, #68]	; (800029c <adc_init+0x4c>)
 8000256:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000258:	4a10      	ldr	r2, [pc, #64]	; (800029c <adc_init+0x4c>)
 800025a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800025e:	6453      	str	r3, [r2, #68]	; 0x44

    // Select the resolution of conversion
    //00: 12-bit (15 ADCCLK cycles)
    ADC1->CR1 &= ~ADC_CR1_RES_0 & ~ADC_CR1_RES_1 ;
 8000260:	4b0f      	ldr	r3, [pc, #60]	; (80002a0 <adc_init+0x50>)
 8000262:	685b      	ldr	r3, [r3, #4]
 8000264:	4a0e      	ldr	r2, [pc, #56]	; (80002a0 <adc_init+0x50>)
 8000266:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800026a:	6053      	str	r3, [r2, #4]

    // Set alignment to right (result in DR register)
    ADC1->CR2 &= ~ADC_CR2_ALIGN;
 800026c:	4b0c      	ldr	r3, [pc, #48]	; (80002a0 <adc_init+0x50>)
 800026e:	689b      	ldr	r3, [r3, #8]
 8000270:	4a0b      	ldr	r2, [pc, #44]	; (80002a0 <adc_init+0x50>)
 8000272:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000276:	6093      	str	r3, [r2, #8]

    // Enable continuous conversion mode
    ADC1->CR2 |= ADC_CR2_CONT;
 8000278:	4b09      	ldr	r3, [pc, #36]	; (80002a0 <adc_init+0x50>)
 800027a:	689b      	ldr	r3, [r3, #8]
 800027c:	4a08      	ldr	r2, [pc, #32]	; (80002a0 <adc_init+0x50>)
 800027e:	f043 0302 	orr.w	r3, r3, #2
 8000282:	6093      	str	r3, [r2, #8]

    // Enable ADC
    ADC1->CR2 |= ADC_CR2_ADON;
 8000284:	4b06      	ldr	r3, [pc, #24]	; (80002a0 <adc_init+0x50>)
 8000286:	689b      	ldr	r3, [r3, #8]
 8000288:	4a05      	ldr	r2, [pc, #20]	; (80002a0 <adc_init+0x50>)
 800028a:	f043 0301 	orr.w	r3, r3, #1
 800028e:	6093      	str	r3, [r2, #8]
}
 8000290:	bf00      	nop
 8000292:	46bd      	mov	sp, r7
 8000294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	40023800 	.word	0x40023800
 80002a0:	40012000 	.word	0x40012000

080002a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002a4:	480d      	ldr	r0, [pc, #52]	; (80002dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002a6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002a8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002ac:	480c      	ldr	r0, [pc, #48]	; (80002e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80002ae:	490d      	ldr	r1, [pc, #52]	; (80002e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002b0:	4a0d      	ldr	r2, [pc, #52]	; (80002e8 <LoopForever+0xe>)
  movs r3, #0
 80002b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002b4:	e002      	b.n	80002bc <LoopCopyDataInit>

080002b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ba:	3304      	adds	r3, #4

080002bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002c0:	d3f9      	bcc.n	80002b6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002c2:	4a0a      	ldr	r2, [pc, #40]	; (80002ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80002c4:	4c0a      	ldr	r4, [pc, #40]	; (80002f0 <LoopForever+0x16>)
  movs r3, #0
 80002c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002c8:	e001      	b.n	80002ce <LoopFillZerobss>

080002ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002cc:	3204      	adds	r2, #4

080002ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002d0:	d3fb      	bcc.n	80002ca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002d2:	f000 f811 	bl	80002f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002d6:	f7ff ff87 	bl	80001e8 <main>

080002da <LoopForever>:

LoopForever:
  b LoopForever
 80002da:	e7fe      	b.n	80002da <LoopForever>
  ldr   r0, =_estack
 80002dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002e4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002e8:	08000360 	.word	0x08000360
  ldr r2, =_sbss
 80002ec:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002f0:	20000020 	.word	0x20000020

080002f4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002f4:	e7fe      	b.n	80002f4 <ADC_IRQHandler>
	...

080002f8 <__libc_init_array>:
 80002f8:	b570      	push	{r4, r5, r6, lr}
 80002fa:	4d0d      	ldr	r5, [pc, #52]	; (8000330 <__libc_init_array+0x38>)
 80002fc:	4c0d      	ldr	r4, [pc, #52]	; (8000334 <__libc_init_array+0x3c>)
 80002fe:	1b64      	subs	r4, r4, r5
 8000300:	10a4      	asrs	r4, r4, #2
 8000302:	2600      	movs	r6, #0
 8000304:	42a6      	cmp	r6, r4
 8000306:	d109      	bne.n	800031c <__libc_init_array+0x24>
 8000308:	4d0b      	ldr	r5, [pc, #44]	; (8000338 <__libc_init_array+0x40>)
 800030a:	4c0c      	ldr	r4, [pc, #48]	; (800033c <__libc_init_array+0x44>)
 800030c:	f000 f818 	bl	8000340 <_init>
 8000310:	1b64      	subs	r4, r4, r5
 8000312:	10a4      	asrs	r4, r4, #2
 8000314:	2600      	movs	r6, #0
 8000316:	42a6      	cmp	r6, r4
 8000318:	d105      	bne.n	8000326 <__libc_init_array+0x2e>
 800031a:	bd70      	pop	{r4, r5, r6, pc}
 800031c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000320:	4798      	blx	r3
 8000322:	3601      	adds	r6, #1
 8000324:	e7ee      	b.n	8000304 <__libc_init_array+0xc>
 8000326:	f855 3b04 	ldr.w	r3, [r5], #4
 800032a:	4798      	blx	r3
 800032c:	3601      	adds	r6, #1
 800032e:	e7f2      	b.n	8000316 <__libc_init_array+0x1e>
 8000330:	08000358 	.word	0x08000358
 8000334:	08000358 	.word	0x08000358
 8000338:	08000358 	.word	0x08000358
 800033c:	0800035c 	.word	0x0800035c

08000340 <_init>:
 8000340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000342:	bf00      	nop
 8000344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000346:	bc08      	pop	{r3}
 8000348:	469e      	mov	lr, r3
 800034a:	4770      	bx	lr

0800034c <_fini>:
 800034c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800034e:	bf00      	nop
 8000350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000352:	bc08      	pop	{r3}
 8000354:	469e      	mov	lr, r3
 8000356:	4770      	bx	lr
