{
  "id": "RAM_16BYTE",
  "name": "16-Byte RAM",
  "category": "Memory",
  "description": "16-byte RAM with 4-bit address, 8-bit data, read/write",
  "pins": {
    "inputs": [
      { "x": -45, "y": -35, "label": "A0" },
      { "x": -45, "y": -25, "label": "A1" },
      { "x": -45, "y": -15, "label": "A2" },
      { "x": -45, "y": -5, "label": "A3" },
      { "x": -45, "y": 10, "label": "D0" },
      { "x": -45, "y": 20, "label": "D1" },
      { "x": -45, "y": 30, "label": "D2" },
      { "x": -45, "y": 40, "label": "D3" },
      { "x": -45, "y": 50, "label": "D4" },
      { "x": -45, "y": 60, "label": "D5" },
      { "x": -45, "y": 70, "label": "D6" },
      { "x": -45, "y": 80, "label": "D7" },
      { "x": 0, "y": 95, "label": "WE" },
      { "x": 20, "y": 95, "label": "CLK" }
    ],
    "outputs": [
      { "x": 45, "y": 10, "label": "Q0" },
      { "x": 45, "y": 20, "label": "Q1" },
      { "x": 45, "y": 30, "label": "Q2" },
      { "x": 45, "y": 40, "label": "Q3" },
      { "x": 45, "y": 50, "label": "Q4" },
      { "x": 45, "y": 60, "label": "Q5" },
      { "x": 45, "y": 70, "label": "Q6" },
      { "x": 45, "y": 80, "label": "Q7" }
    ]
  },
  "logic": {
    "state": {
      "memory": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],
      "lastClock": false
    },
    "code": "const addr = (inputs[3].getValue() ? 8 : 0) + (inputs[2].getValue() ? 4 : 0) + (inputs[1].getValue() ? 2 : 0) + (inputs[0].getValue() ? 1 : 0);\nconst we = inputs[12].getValue();\nconst clock = inputs[13].getValue();\nif (clock && !state.lastClock && we) {\n  let data = 0;\n  for (let i = 0; i < 8; i++) {\n    if (inputs[4 + i].getValue()) data |= (1 << i);\n  }\n  state.memory[addr] = data;\n}\nstate.lastClock = clock;\nconst value = state.memory[addr];\nfor (let i = 0; i < 8; i++) {\n  outputs[i].setValue((value >> i) & 1);\n}"
  },
  "rendering": {
    "type": "gate",
    "shape": "rounded-rect",
    "width": 90,
    "height": 120,
    "label": "RAM"
  }
}
