#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000197683a2af0 .scope module, "RST_SYNC" "RST_SYNC" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_0000019768318fe0 .param/l "NUM_STAGES" 0 2 2, +C4<00000000000000000000000000000010>;
o00000197683d6fd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000197683a2c80_0 .net "CLK", 0 0, o00000197683d6fd8;  0 drivers
o00000197683d7008 .functor BUFZ 1, C4<z>; HiZ drive
v000001976831ee60_0 .net "RST", 0 0, o00000197683d7008;  0 drivers
v000001976831ef00_0 .net "SYNC_RST", 0 0, L_00000197683a2dc0;  1 drivers
v00000197683a2d20_0 .var "sync_reg", 1 0;
E_0000019768318ea0/0 .event negedge, v000001976831ee60_0;
E_0000019768318ea0/1 .event posedge, v00000197683a2c80_0;
E_0000019768318ea0 .event/or E_0000019768318ea0/0, E_0000019768318ea0/1;
L_00000197683a2dc0 .part v00000197683a2d20_0, 0, 1;
    .scope S_00000197683a2af0;
T_0 ;
    %wait E_0000019768318ea0;
    %load/vec4 v000001976831ee60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000197683a2d20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000197683a2d20_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000197683a2d20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "RST_SYNC.v";
