// Seed: 1097577191
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  tri   id_3,
    output tri1  id_4
);
  logic id_6 = id_1 * id_6;
  assign id_4 = id_0;
  logic [7:0] id_7;
  final $clog2(89);
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    output wire id_7,
    output uwire id_8,
    output tri0 id_9,
    output tri0 id_10,
    input tri0 id_11
);
  integer [-1 : ""] id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_1,
      id_5,
      id_2
  );
endmodule
