{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1454700421076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1454700421077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 05 14:27:00 2016 " "Processing started: Fri Feb 05 14:27:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1454700421077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1454700421077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_project -c DE2_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_project -c DE2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1454700421077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1454700421353 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" lab1.v(227) " "Verilog HDL syntax error at lab1.v(227) near text \".\";  expecting \")\"" {  } { { "lab1.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/lab1.v" 227 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1454700421585 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lab1 lab1.v(1) " "Ignored design unit \"lab1\" at lab1.v(1) due to previous errors" {  } { { "lab1.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/lab1.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1454700421611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 0 0 " "Found 0 design units, including 0 entities, in source file lab1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454700421611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/VGA_Controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454700421615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454700421615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454700421618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454700421618 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \".\", or an identifier lab1_dpath.v(12) " "Verilog HDL syntax error at lab1_dpath.v(12) near text \"(\";  expecting \".\", or an identifier" {  } { { "lab1_dpath.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/lab1_dpath.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1454700421619 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects lab1_dpath.v(12) " "Verilog HDL error at lab1_dpath.v(12): declaring global objects is a SystemVerilog feature" {  } { { "lab1_dpath.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/lab1_dpath.v" 12 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1454700421619 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects lab1_dpath.v(25) " "Verilog HDL error at lab1_dpath.v(25): declaring global objects is a SystemVerilog feature" {  } { { "lab1_dpath.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/lab1_dpath.v" 25 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1454700421620 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects lab1_dpath.v(26) " "Verilog HDL error at lab1_dpath.v(26): declaring global objects is a SystemVerilog feature" {  } { { "lab1_dpath.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/lab1_dpath.v" 26 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1454700421620 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects lab1_dpath.v(27) " "Verilog HDL error at lab1_dpath.v(27): declaring global objects is a SystemVerilog feature" {  } { { "lab1_dpath.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/lab1_dpath.v" 27 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1454700421620 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects lab1_dpath.v(28) " "Verilog HDL error at lab1_dpath.v(28): declaring global objects is a SystemVerilog feature" {  } { { "lab1_dpath.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/lab1_dpath.v" 28 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1454700421620 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects lab1_dpath.v(29) " "Verilog HDL error at lab1_dpath.v(29): declaring global objects is a SystemVerilog feature" {  } { { "lab1_dpath.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/lab1_dpath.v" 29 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1454700421620 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" lab1_dpath.v(30) " "Verilog HDL syntax error at lab1_dpath.v(30) near text \"(\";  expecting \";\"" {  } { { "lab1_dpath.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/lab1_dpath.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1454700421620 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "oCoord_X lab1_dpath.v(41) " "Verilog HDL Declaration error at lab1_dpath.v(41): identifier \"oCoord_X\" is already declared in the present scope" {  } { { "lab1_dpath.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/lab1_dpath.v" 41 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1454700421620 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "oCoord_Y lab1_dpath.v(42) " "Verilog HDL Declaration error at lab1_dpath.v(42): identifier \"oCoord_Y\" is already declared in the present scope" {  } { { "lab1_dpath.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/lab1_dpath.v" 42 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1454700421620 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \";\" lab1_dpath.v(54) " "Verilog HDL syntax error at lab1_dpath.v(54) near end of file ;  expecting \";\"" {  } { { "lab1_dpath.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/lab1_dpath.v" 54 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1454700421620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_dpath.v 0 0 " "Found 0 design units, including 0 entities, in source file lab1_dpath.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454700421620 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" lab1_ctrl.v(15) " "Verilog HDL syntax error at lab1_ctrl.v(15) near text \",\";  expecting \";\"" {  } { { "lab1_ctrl.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/lab1_ctrl.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1454700421622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_ctrl.v 0 0 " "Found 0 design units, including 0 entities, in source file lab1_ctrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454700421622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.v 1 1 " "Found 1 design units, including 1 entities, in source file light.v" { { "Info" "ISGN_ENTITY_NAME" "1 light " "Found entity 1: light" {  } { { "light.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/light.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454700421624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454700421624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/Lab User/Desktop/ECE5760_Epiphyte/lab1_CA/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454700421626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454700421626 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 14 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454700421699 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 05 14:27:01 2016 " "Processing ended: Fri Feb 05 14:27:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454700421699 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454700421699 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454700421699 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454700421699 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 0 s " "Quartus II Full Compilation was unsuccessful. 16 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454700422368 ""}
