

================================================================
== Vitis HLS Report for 'Radix2wECC_Pipeline_VITIS_LOOP_77_7'
================================================================
* Date:           Thu Dec 26 18:43:24 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.833 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_7  |        6|        6|         2|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3715|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     407|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     407|   3751|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |i_30_fu_106_p2            |         +|   0|  0|   11|           3|           1|
    |sub_ln708_1_fu_148_p2     |         -|   0|  0|   15|           8|           8|
    |sub_ln708_2_fu_154_p2     |         -|   0|  0|   15|           8|           8|
    |sub_ln708_3_fu_184_p2     |         -|   0|  0|   15|           8|           8|
    |sub_ln708_4_fu_216_p2     |         -|   0|  0|   15|           8|           8|
    |sub_ln708_5_fu_222_p2     |         -|   0|  0|   15|           8|           8|
    |sub_ln708_6_fu_228_p2     |         -|   0|  0|   15|           8|           8|
    |sub_ln708_7_fu_258_p2     |         -|   0|  0|   15|           8|           8|
    |sub_ln708_fu_142_p2       |         -|   0|  0|   15|           8|           8|
    |p_Result_30_fu_312_p2     |       and|   0|  0|  192|         192|         192|
    |p_Result_s_fu_293_p2      |       and|   0|  0|  192|         192|         192|
    |icmp_ln708_1_fu_200_p2    |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln708_fu_126_p2      |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln77_fu_100_p2       |      icmp|   0|  0|    8|           3|           3|
    |lshr_ln708_1_fu_287_p2    |      lshr|   0|  0|  686|           2|         192|
    |lshr_ln708_2_fu_268_p2    |      lshr|   0|  0|  686|         192|         192|
    |lshr_ln708_3_fu_306_p2    |      lshr|   0|  0|  686|           2|         192|
    |lshr_ln708_fu_194_p2      |      lshr|   0|  0|  686|         192|         192|
    |or_ln708_fu_120_p2        |        or|   0|  0|    8|           8|           5|
    |select_ln708_1_fu_168_p3  |    select|   0|  0|  192|           1|         192|
    |select_ln708_2_fu_176_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln708_3_fu_234_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln708_4_fu_242_p3  |    select|   0|  0|  192|           1|         192|
    |select_ln708_5_fu_250_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln708_fu_160_p3    |    select|   0|  0|    8|           1|           8|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 3715|         873|        1659|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_29    |   9|          2|    3|          6|
    |i_fu_50                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_29_reg_329             |    3|   0|    3|          0|
    |i_fu_50                  |    3|   0|    3|          0|
    |lshr_ln708_2_reg_352     |  192|   0|  192|          0|
    |lshr_ln708_reg_342       |  192|   0|  192|          0|
    |sub_ln708_3_reg_337      |    7|   0|    8|          1|
    |sub_ln708_7_reg_347      |    7|   0|    8|          1|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  407|   0|  409|          2|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_77_7|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_77_7|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_77_7|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_77_7|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_77_7|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_77_7|  return value|
|p_Result_54     |   in|  192|     ap_none|                          p_Result_54|        scalar|
|buff2_address0  |  out|    3|   ap_memory|                                buff2|         array|
|buff2_ce0       |  out|    1|   ap_memory|                                buff2|         array|
|buff2_we0       |  out|    1|   ap_memory|                                buff2|         array|
|buff2_d0        |  out|   32|   ap_memory|                                buff2|         array|
|p_Result_55     |   in|  192|     ap_none|                          p_Result_55|        scalar|
|buff3_address0  |  out|    3|   ap_memory|                                buff3|         array|
|buff3_ce0       |  out|    1|   ap_memory|                                buff3|         array|
|buff3_we0       |  out|    1|   ap_memory|                                buff3|         array|
|buff3_d0        |  out|   32|   ap_memory|                                buff3|         array|
+----------------+-----+-----+------------+-------------------------------------+--------------+

