$date
	Thu Nov  7 11:23:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ALU $end
$var wire 32 ! result_tb [31:0] $end
$var reg 4 " control_tb [3:0] $end
$var reg 32 # d1_tb [31:0] $end
$var reg 32 $ d2_tb [31:0] $end
$scope module dut $end
$var wire 32 % condinv [31:0] $end
$var wire 4 & control [3:0] $end
$var wire 32 ' d1 [31:0] $end
$var wire 32 ( d2 [31:0] $end
$var wire 33 ) sum [32:0] $end
$var wire 64 * sra_rslt [63:0] $end
$var wire 64 + sext_rs1 [63:0] $end
$var wire 32 , result [31:0] $end
$var wire 1 - LTU $end
$var wire 1 . LT $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1.
0-
bx ,
b1111111111111111111111111111111111110011000101000111010010100001 +
b111111111111111111111111111111111111 *
b10000001000000000000110101100101 )
b1110010000101000110011100111100 (
b11110011000101000111010010100001 '
bx &
b10001101111010111001100011000011 %
b1110010000101000110011100111100 $
b11110011000101000111010010100001 #
bx "
bx !
$end
#10
b1100101001010001101101111011101 !
b1100101001010001101101111011101 ,
b0 "
b0 &
#20
b10000000000000000000000000000 !
b10000000000000000000000000000 ,
b1 "
b1 &
#30
b1 !
b1 ,
b10 "
b10 &
#40
b0 !
b0 ,
b11 "
b11 &
#50
b10000001000000000001001110011101 !
b10000001000000000001001110011101 ,
b100 "
b100 &
#60
b1111 !
b1111 ,
b101 "
b101 &
#70
b11110011000101000111011110111101 !
b11110011000101000111011110111101 ,
b110 "
b110 &
#80
b1110010000101000110010000100000 !
b1110010000101000110010000100000 ,
b111 "
b111 &
#90
b10000001000000000000110101100101 !
b10000001000000000000110101100101 ,
b1000 "
b1000 &
#100
b0 !
b0 ,
b1001 "
b1001 &
#110
b1010 "
b1010 &
#120
b1011 "
b1011 &
#130
b1100 "
b1100 &
#140
b11111111111111111111111111111111 !
b11111111111111111111111111111111 ,
b1101 "
b1101 &
#150
b0 !
b0 ,
b1110 "
b1110 &
#160
b1111 "
b1111 &
#170
