# Verilog simulation files
*.vvp
*.vcd
