// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write,
        kernel_val_0_0_V_read,
        kernel_val_0_1_V_read,
        kernel_val_0_2_V_read,
        kernel_val_1_0_V_read,
        kernel_val_1_1_V_read,
        kernel_val_1_2_V_read,
        kernel_val_2_0_V_read,
        kernel_val_2_1_V_read,
        kernel_val_2_2_V_read,
        rows,
        cols
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;
input  [7:0] kernel_val_0_0_V_read;
input  [7:0] kernel_val_0_1_V_read;
input  [7:0] kernel_val_0_2_V_read;
input  [7:0] kernel_val_1_0_V_read;
input  [7:0] kernel_val_1_1_V_read;
input  [7:0] kernel_val_1_2_V_read;
input  [7:0] kernel_val_2_0_V_read;
input  [7:0] kernel_val_2_1_V_read;
input  [7:0] kernel_val_2_2_V_read;
input  [11:0] rows;
input  [11:0] cols;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg   [3:0] ap_CS_fsm = 4'b0000;
reg   [11:0] t_V_1_reg_800;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] reg_1001;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] tmp_5_reg_4294;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_4294_pp0_it2;
reg   [0:0] brmerge_reg_4336;
reg   [0:0] ap_reg_ppstg_brmerge_reg_4336_pp0_it2;
reg   [0:0] or_cond5_reg_4253;
reg   [0:0] tmp_35_reg_4325;
reg   [0:0] ap_reg_ppstg_tmp_35_reg_4325_pp0_it2;
reg   [0:0] tmp_28_reg_4391;
reg   [0:0] tmp_48_1_reg_4441;
reg   [0:0] tmp_48_2_reg_4491;
reg    ap_sig_bdd_110;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_4294_pp0_it10;
reg   [0:0] brmerge1_reg_4365;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_4365_pp0_it10;
reg    ap_sig_bdd_141;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] reg_1006;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] reg_1010;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] reg_1015;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] reg_1019;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] reg_1024;
wire   [1:0] p_rec2_fu_1049_p2;
wire   [1:0] p_rec3_fu_1061_p2;
wire   [1:0] p_rec_fu_1073_p2;
wire   [12:0] rows_cast1_fu_1079_p1;
reg   [12:0] rows_cast1_reg_3918;
wire   [0:0] exitcond8_fu_1067_p2;
wire   [13:0] heightloop_cast77_cast_fu_1088_p1;
reg   [13:0] heightloop_cast77_cast_reg_3925;
wire   [12:0] cols_cast1_fu_1092_p1;
reg   [12:0] cols_cast1_reg_3932;
wire   [12:0] widthloop_fu_1095_p2;
reg   [12:0] widthloop_reg_3937;
wire   [13:0] rows_cast_fu_1101_p1;
reg   [13:0] rows_cast_reg_3943;
wire   [12:0] ref_fu_1104_p2;
reg   [12:0] ref_reg_3950;
wire   [13:0] cols_cast2_fu_1110_p1;
reg   [13:0] cols_cast2_reg_3956;
wire   [14:0] tmp_cast_cast_cast_fu_1119_p1;
reg   [14:0] tmp_cast_cast_cast_reg_3967;
wire   [12:0] tmp_2_fu_1126_p2;
reg   [12:0] tmp_2_reg_3977;
wire   [0:0] tmp_6_fu_1132_p2;
reg   [0:0] tmp_6_reg_3984;
wire   [14:0] tmp_29_cast_cast_fu_1144_p1;
reg   [14:0] tmp_29_cast_cast_reg_3990;
wire   [0:0] tmp_11_fu_1148_p2;
reg   [0:0] tmp_11_reg_3995;
wire   [13:0] tmp_63_0_cast_cast_cast_fu_1160_p1;
reg   [13:0] tmp_63_0_cast_cast_cast_reg_4005;
wire   [1:0] tmp_13_fu_1164_p1;
reg   [1:0] tmp_13_reg_4012;
wire   [15:0] tmp_91_cast_fu_1168_p1;
reg   [15:0] tmp_91_cast_reg_4017;
wire   [15:0] tmp_93_cast_fu_1171_p1;
reg   [15:0] tmp_93_cast_reg_4024;
wire   [15:0] tmp_95_cast_fu_1174_p1;
reg   [15:0] tmp_95_cast_reg_4031;
wire   [15:0] tmp_97_cast_fu_1177_p1;
reg   [15:0] tmp_97_cast_reg_4038;
wire   [15:0] tmp_99_cast_fu_1180_p1;
reg   [15:0] tmp_99_cast_reg_4045;
wire   [15:0] tmp_101_cast_fu_1183_p1;
reg   [15:0] tmp_101_cast_reg_4052;
wire   [15:0] tmp_103_cast_fu_1186_p1;
reg   [15:0] tmp_103_cast_reg_4059;
wire   [15:0] tmp_105_cast_fu_1189_p1;
reg   [15:0] tmp_105_cast_reg_4066;
wire   [15:0] tmp_107_cast_fu_1192_p1;
reg   [15:0] tmp_107_cast_reg_4073;
wire   [1:0] tmp_14_fu_1195_p2;
reg   [1:0] tmp_14_reg_4080;
wire   [11:0] i_V_fu_1220_p2;
reg   [11:0] i_V_reg_4096;
wire   [0:0] ult_fu_1226_p2;
reg   [0:0] ult_reg_4101;
wire   [0:0] tmp_3_fu_1215_p2;
wire   [12:0] ImagLoc_y_fu_1231_p2;
reg   [12:0] ImagLoc_y_reg_4106;
wire   [0:0] icmp1_fu_1251_p2;
reg   [0:0] icmp1_reg_4113;
wire   [0:0] tmp_17_fu_1262_p2;
reg   [0:0] tmp_17_reg_4119;
wire   [12:0] p_assign_5_fu_1275_p3;
reg   [12:0] p_assign_5_reg_4125;
wire   [0:0] tmp_20_fu_1287_p2;
reg   [0:0] tmp_20_reg_4130;
wire   [12:0] tmp_21_fu_1292_p2;
reg   [12:0] tmp_21_reg_4135;
wire   [0:0] sel_tmp17_demorgan_fu_1298_p2;
reg   [0:0] sel_tmp17_demorgan_reg_4140;
wire   [1:0] tmp_8_fu_1303_p3;
reg   [1:0] tmp_8_reg_4145;
wire   [12:0] ImagLoc_y_1_fu_1316_p2;
reg   [12:0] ImagLoc_y_1_reg_4154;
wire   [0:0] tmp_47_0_1_fu_1322_p2;
reg   [0:0] tmp_47_0_1_reg_4159;
wire   [12:0] p_assign_8_fu_1335_p3;
reg   [12:0] p_assign_8_reg_4166;
wire   [12:0] ImagLoc_y_2_fu_1349_p2;
reg   [12:0] ImagLoc_y_2_reg_4173;
wire   [0:0] tmp_47_0_2_fu_1355_p2;
reg   [0:0] tmp_47_0_2_reg_4178;
wire   [12:0] p_assign_10_fu_1368_p3;
reg   [12:0] p_assign_10_reg_4185;
wire   [0:0] slt_fu_1376_p2;
reg   [0:0] slt_reg_4192;
wire   [0:0] tmp_41_2_fu_1381_p2;
reg   [0:0] tmp_41_2_reg_4197;
wire   [0:0] or_cond6_fu_1394_p2;
reg   [0:0] or_cond6_reg_4202;
wire   [1:0] tmp_22_fu_1459_p1;
reg   [1:0] tmp_22_reg_4207;
wire   [12:0] newSel3_fu_1514_p3;
reg   [12:0] newSel3_reg_4213;
wire   [0:0] or_cond1_fu_1521_p2;
reg   [0:0] or_cond1_reg_4218;
wire   [13:0] newSel4_fu_1527_p3;
reg   [13:0] newSel4_reg_4223;
wire   [12:0] newSel6_fu_1585_p3;
reg   [12:0] newSel6_reg_4228;
wire   [0:0] or_cond2_fu_1592_p2;
reg   [0:0] or_cond2_reg_4233;
wire   [13:0] newSel7_fu_1598_p3;
reg   [13:0] newSel7_reg_4238;
wire   [0:0] tmp_27_fu_1605_p2;
reg   [0:0] tmp_27_reg_4243;
wire   [0:0] or_cond37_2_fu_1615_p2;
reg   [0:0] or_cond37_2_reg_4248;
wire   [0:0] or_cond5_fu_1625_p2;
wire   [0:0] rev1_fu_1631_p2;
reg   [0:0] rev1_reg_4257;
wire   [0:0] sel_tmp10_fu_1640_p2;
reg   [0:0] sel_tmp10_reg_4262;
wire   [0:0] sel_tmp12_fu_1644_p2;
reg   [0:0] sel_tmp12_reg_4269;
wire   [0:0] sel_tmp17_fu_1668_p2;
reg   [0:0] sel_tmp17_reg_4276;
wire   [0:0] sel_tmp19_fu_1673_p2;
reg   [0:0] sel_tmp19_reg_4283;
wire   [1:0] locy_0_2_t_fu_1692_p2;
reg   [1:0] locy_0_2_t_reg_4290;
wire   [0:0] tmp_5_fu_1701_p2;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_4294_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_4294_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_4294_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_4294_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_4294_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_4294_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_4294_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_4294_pp0_it9;
wire   [11:0] j_V_fu_1706_p2;
wire   [12:0] ImagLoc_x_fu_1728_p2;
reg   [12:0] ImagLoc_x_reg_4303;
reg   [12:0] ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1;
wire   [0:0] tmp_4_fu_1734_p2;
reg   [0:0] tmp_4_reg_4318;
wire   [0:0] tmp_35_fu_1745_p3;
reg   [0:0] ap_reg_ppstg_tmp_35_reg_4325_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_35_reg_4325_pp0_it3;
wire   [12:0] p_assign_2_fu_1753_p3;
reg   [12:0] p_assign_2_reg_4329;
reg   [12:0] ap_reg_ppstg_p_assign_2_reg_4329_pp0_it1;
wire   [0:0] brmerge_fu_1761_p2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_4336_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_reg_4336_pp0_it3;
wire   [0:0] tmp15_fu_1776_p2;
reg   [0:0] tmp15_reg_4340;
wire   [0:0] tmp16_fu_1781_p2;
reg   [0:0] tmp16_reg_4345;
wire   [14:0] sel_tmp_fu_1811_p3;
reg   [14:0] sel_tmp_reg_4350;
wire   [0:0] sel_tmp4_fu_1823_p2;
reg   [0:0] sel_tmp4_reg_4355;
wire   [0:0] sel_tmp9_fu_1838_p2;
reg   [0:0] sel_tmp9_reg_4360;
wire   [0:0] brmerge1_fu_1844_p2;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_4365_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_4365_pp0_it3;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_4365_pp0_it4;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_4365_pp0_it5;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_4365_pp0_it6;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_4365_pp0_it7;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_4365_pp0_it8;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_4365_pp0_it9;
wire   [14:0] x_fu_1860_p3;
reg   [14:0] x_reg_4369;
wire   [0:0] tmp_28_fu_1867_p2;
reg   [0:0] ap_reg_ppstg_tmp_28_reg_4391_pp0_it3;
wire   [0:0] slt1_fu_1872_p2;
reg   [0:0] slt1_reg_4395;
reg   [10:0] k_buf_0_val_2_addr_1_reg_4400;
wire   [0:0] tmp_30_fu_1883_p2;
reg   [0:0] tmp_30_reg_4406;
wire   [1:0] tmp_52_0_t_fu_1890_p2;
reg   [1:0] tmp_52_0_t_reg_4410;
reg   [10:0] k_buf_0_val_1_addr_2_reg_4414;
reg   [10:0] k_buf_0_val_0_addr_2_reg_4420;
wire   [63:0] tmp_18_fu_1895_p1;
reg   [63:0] tmp_18_reg_4426;
wire   [0:0] tmp_48_1_fu_1901_p2;
reg   [0:0] ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3;
wire   [0:0] slt2_fu_1906_p2;
reg   [0:0] slt2_reg_4445;
reg   [10:0] k_buf_1_val_2_addr_1_reg_4450;
wire   [0:0] tmp_50_1_fu_1917_p2;
reg   [0:0] tmp_50_1_reg_4456;
wire   [1:0] tmp_52_1_t_fu_1924_p2;
reg   [1:0] tmp_52_1_t_reg_4460;
reg   [10:0] k_buf_1_val_1_addr_2_reg_4464;
reg   [10:0] k_buf_1_val_0_addr_2_reg_4470;
wire   [63:0] tmp_42_1_fu_1929_p1;
reg   [63:0] tmp_42_1_reg_4476;
wire   [0:0] tmp_48_2_fu_1935_p2;
reg   [0:0] ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3;
wire   [0:0] slt3_fu_1940_p2;
reg   [0:0] slt3_reg_4495;
reg   [10:0] k_buf_2_val_2_addr_1_reg_4500;
wire   [0:0] tmp_50_2_fu_1951_p2;
reg   [0:0] tmp_50_2_reg_4506;
wire   [1:0] tmp_52_2_t_fu_1958_p2;
reg   [1:0] tmp_52_2_t_reg_4510;
reg   [10:0] k_buf_2_val_1_addr_2_reg_4514;
reg   [10:0] k_buf_2_val_0_addr_2_reg_4520;
wire   [63:0] tmp_42_2_fu_1963_p1;
reg   [63:0] tmp_42_2_reg_4526;
wire   [0:0] or_cond3_fu_1978_p2;
reg   [0:0] or_cond3_reg_4541;
wire   [0:0] or_cond4_fu_1988_p2;
reg   [0:0] or_cond4_reg_4545;
wire   [1:0] tmp_77_0_t_fu_2002_p2;
reg   [1:0] tmp_77_0_t_reg_4559;
wire   [1:0] tmp_72_0_t_fu_2010_p2;
reg   [1:0] tmp_72_0_t_reg_4563;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] temp_10_reg_4567;
wire   [0:0] or_cond3_1_fu_2050_p2;
reg   [0:0] or_cond3_1_reg_4593;
wire   [0:0] or_cond4_1_fu_2060_p2;
reg   [0:0] or_cond4_1_reg_4597;
wire   [1:0] tmp_77_1_t_fu_2074_p2;
reg   [1:0] tmp_77_1_t_reg_4611;
wire   [1:0] tmp_72_1_t_fu_2082_p2;
reg   [1:0] tmp_72_1_t_reg_4615;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] temp_reg_4619;
wire   [0:0] or_cond3_2_fu_2122_p2;
reg   [0:0] or_cond3_2_reg_4645;
wire   [0:0] or_cond4_2_fu_2132_p2;
reg   [0:0] or_cond4_2_reg_4649;
wire   [1:0] tmp_77_2_t_fu_2146_p2;
reg   [1:0] tmp_77_2_t_reg_4663;
wire   [1:0] tmp_72_2_t_fu_2154_p2;
reg   [1:0] tmp_72_2_t_reg_4667;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] temp_13_reg_4671;
reg   [7:0] src_kernel_win_0_val_0_1_1_reg_4697;
reg   [7:0] src_kernel_win_0_val_1_1_1_reg_4703;
reg   [7:0] src_kernel_win_0_val_2_1_1_reg_4709;
reg   [7:0] src_kernel_win_1_val_0_1_1_reg_4715;
reg   [7:0] src_kernel_win_1_val_2_1_1_reg_4721;
reg   [7:0] src_kernel_win_1_val_1_1_1_reg_4727;
reg   [7:0] src_kernel_win_2_val_0_1_1_reg_4733;
reg   [7:0] src_kernel_win_2_val_2_1_1_reg_4739;
reg   [7:0] src_kernel_win_2_val_1_1_1_reg_4745;
wire   [15:0] grp_fu_2465_p2;
reg   [15:0] tmp_36_reg_4886;
wire   [15:0] grp_fu_2473_p2;
reg   [15:0] tmp_9640_0_0_1_reg_4891;
wire   [15:0] grp_fu_2482_p2;
reg   [15:0] tmp_9640_0_0_2_reg_4896;
wire   [15:0] grp_fu_2491_p2;
reg   [15:0] tmp_9640_0_1_reg_4901;
wire   [15:0] grp_fu_2499_p2;
reg   [15:0] tmp_9640_0_1_1_reg_4906;
wire   [15:0] grp_fu_2508_p2;
reg   [15:0] tmp_9640_0_1_2_reg_4911;
wire   [15:0] grp_fu_2517_p2;
reg   [15:0] tmp_9640_0_2_reg_4916;
wire   [15:0] grp_fu_2525_p2;
reg   [15:0] tmp_9640_0_2_1_reg_4921;
wire   [15:0] grp_fu_2534_p2;
reg   [15:0] tmp_9640_0_2_2_reg_4926;
wire   [15:0] grp_fu_2561_p2;
reg   [15:0] tmp_9640_1_reg_4931;
wire   [15:0] grp_fu_2569_p2;
reg   [15:0] tmp_9640_1_0_1_reg_4936;
wire   [15:0] grp_fu_2578_p2;
reg   [15:0] tmp_9640_1_0_2_reg_4941;
wire   [15:0] grp_fu_2587_p2;
reg   [15:0] tmp_9640_1_1_reg_4946;
wire   [15:0] grp_fu_2595_p2;
reg   [15:0] tmp_9640_1_1_1_reg_4951;
wire   [15:0] grp_fu_2604_p2;
reg   [15:0] tmp_9640_1_1_2_reg_4956;
wire   [15:0] grp_fu_2613_p2;
reg   [15:0] tmp_9640_1_2_reg_4961;
wire   [15:0] grp_fu_2621_p2;
reg   [15:0] tmp_9640_1_2_1_reg_4966;
wire   [15:0] grp_fu_2630_p2;
reg   [15:0] tmp_9640_1_2_2_reg_4971;
wire   [15:0] grp_fu_2657_p2;
reg   [15:0] tmp_9640_2_reg_4976;
wire   [15:0] grp_fu_2665_p2;
reg   [15:0] tmp_9640_2_0_1_reg_4981;
wire   [15:0] grp_fu_2674_p2;
reg   [15:0] tmp_9640_2_0_2_reg_4986;
wire   [15:0] grp_fu_2683_p2;
reg   [15:0] tmp_9640_2_1_reg_4991;
wire   [15:0] grp_fu_2691_p2;
reg   [15:0] tmp_9640_2_1_1_reg_4996;
wire   [15:0] grp_fu_2700_p2;
reg   [15:0] tmp_9640_2_1_2_reg_5001;
wire   [15:0] grp_fu_2709_p2;
reg   [15:0] tmp_9640_2_2_reg_5006;
wire   [15:0] grp_fu_2717_p2;
reg   [15:0] tmp_9640_2_2_1_reg_5011;
wire   [15:0] grp_fu_2726_p2;
reg   [15:0] tmp_9640_2_2_2_reg_5016;
wire   [25:0] tmp30_fu_2886_p2;
reg   [25:0] tmp30_reg_5021;
wire   [24:0] tmp31_fu_2892_p2;
reg   [24:0] tmp31_reg_5026;
wire   [25:0] tmp33_fu_2908_p2;
reg   [25:0] tmp33_reg_5031;
wire   [25:0] tmp43_fu_3033_p2;
reg   [25:0] tmp43_reg_5036;
wire   [24:0] tmp44_fu_3039_p2;
reg   [24:0] tmp44_reg_5041;
wire   [25:0] tmp46_fu_3055_p2;
reg   [25:0] tmp46_reg_5046;
wire   [25:0] tmp54_fu_3180_p2;
reg   [25:0] tmp54_reg_5051;
wire   [24:0] tmp55_fu_3186_p2;
reg   [24:0] tmp55_reg_5056;
wire   [25:0] tmp57_fu_3202_p2;
reg   [25:0] tmp57_reg_5061;
reg   [19:0] tmp_57_reg_5066;
reg   [0:0] tmp_59_reg_5071;
wire   [7:0] tmp_61_fu_3251_p1;
reg   [7:0] tmp_61_reg_5076;
reg   [19:0] tmp_78_reg_5081;
reg   [0:0] tmp_79_reg_5086;
wire   [7:0] tmp_80_fu_3298_p1;
reg   [7:0] tmp_80_reg_5091;
reg   [19:0] tmp_87_reg_5096;
reg   [0:0] tmp_88_reg_5101;
wire   [7:0] tmp_89_fu_3345_p1;
reg   [7:0] tmp_89_reg_5106;
reg   [23:0] tr2_reg_5111;
reg   [0:0] tmp_72_reg_5116;
wire   [7:0] tmp_73_fu_3396_p1;
reg   [7:0] tmp_73_reg_5121;
reg   [23:0] tr3_reg_5126;
reg   [0:0] tmp_81_reg_5131;
wire   [7:0] tmp_82_fu_3447_p1;
reg   [7:0] tmp_82_reg_5136;
reg   [23:0] tr4_reg_5141;
reg   [0:0] tmp_90_reg_5146;
wire   [7:0] tmp_91_fu_3498_p1;
reg   [7:0] tmp_91_reg_5151;
reg   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
reg   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [7:0] k_buf_0_val_0_q1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
reg   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [7:0] k_buf_0_val_1_q1;
reg   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
reg   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [7:0] k_buf_0_val_2_q1;
reg   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
reg   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [7:0] k_buf_1_val_0_q1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
reg   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [7:0] k_buf_1_val_1_q1;
reg   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
reg   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [7:0] k_buf_1_val_2_q1;
reg   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
reg   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [7:0] k_buf_2_val_0_q1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
reg   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [7:0] k_buf_2_val_1_q1;
reg   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
reg   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
wire   [7:0] k_buf_2_val_2_q1;
reg   [1:0] p_0202_rec_reg_756;
wire   [0:0] exitcond_fu_1043_p2;
reg   [1:0] p_0206_rec_reg_767;
wire   [0:0] exitcond9_fu_1055_p2;
reg   [1:0] p_0210_rec_reg_778;
reg   [11:0] t_V_reg_789;
wire   [63:0] tmp_29_fu_1877_p1;
wire   [63:0] tmp_49_1_fu_1911_p1;
wire   [63:0] tmp_49_2_fu_1945_p1;
wire   [63:0] tmp_34_fu_1994_p1;
wire   [63:0] tmp_31_fu_2030_p1;
wire   [63:0] tmp_62_1_fu_2066_p1;
wire   [63:0] tmp_54_1_fu_2102_p1;
wire   [63:0] tmp_62_2_fu_2138_p1;
wire   [63:0] tmp_54_2_fu_2174_p1;
reg   [7:0] right_border_buf_0_val_0_0_fu_204;
reg   [7:0] right_border_buf_0_val_0_1_fu_208;
reg   [7:0] right_border_buf_0_val_0_2_fu_212;
reg   [7:0] right_border_buf_1_val_0_0_fu_216;
reg   [7:0] right_border_buf_1_val_0_1_fu_220;
reg   [7:0] right_border_buf_1_val_0_2_fu_224;
reg   [7:0] right_border_buf_2_val_0_0_fu_228;
reg   [7:0] right_border_buf_2_val_0_1_fu_232;
reg   [7:0] right_border_buf_2_val_0_2_fu_236;
reg   [7:0] src_kernel_win_0_val_0_0_fu_252;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_2264_p3;
reg   [7:0] src_kernel_win_0_val_0_1_fu_256;
reg   [7:0] src_kernel_win_2_val_1_0_1_fu_260;
reg   [7:0] src_kernel_win_0_val_1_0_fu_264;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_2279_p3;
reg   [7:0] src_kernel_win_0_val_1_1_fu_268;
reg   [7:0] src_kernel_win_2_val_0_0_1_fu_272;
reg   [7:0] src_kernel_win_0_val_2_0_fu_276;
reg   [7:0] src_kernel_win_0_val_2_1_fu_280;
reg   [7:0] src_kernel_win_1_val_1_0_1_fu_284;
reg   [7:0] src_kernel_win_1_val_0_0_fu_288;
wire   [7:0] src_kernel_win_1_val_0_0_2_fu_2337_p3;
reg   [7:0] src_kernel_win_1_val_0_1_fu_292;
reg   [7:0] src_kernel_win_1_val_0_0_1_fu_296;
reg   [7:0] src_kernel_win_1_val_2_0_fu_300;
reg   [7:0] src_kernel_win_1_val_1_0_fu_304;
wire   [7:0] src_kernel_win_1_val_1_0_2_fu_2352_p3;
reg   [7:0] src_kernel_win_1_val_1_1_fu_308;
reg   [7:0] src_kernel_win_0_val_1_0_1_fu_312;
reg   [7:0] src_kernel_win_1_val_2_1_fu_316;
reg   [7:0] src_kernel_win_0_val_0_0_1_fu_320;
reg   [7:0] src_kernel_win_2_val_0_0_fu_324;
wire   [7:0] src_kernel_win_2_val_0_0_2_fu_2410_p3;
reg   [7:0] src_kernel_win_2_val_0_1_fu_328;
reg   [7:0] src_kernel_win_2_val_2_1_fu_332;
reg   [7:0] src_kernel_win_2_val_2_0_fu_336;
reg   [7:0] src_kernel_win_2_val_1_0_fu_340;
wire   [7:0] src_kernel_win_2_val_1_0_2_fu_2425_p3;
reg   [7:0] src_kernel_win_2_val_1_1_fu_344;
wire   [12:0] heightloop_fu_1082_p2;
wire   [12:0] tmp_s_fu_1113_p2;
wire   [12:0] tmp_10_fu_1137_p3;
wire   [12:0] tmp_12_fu_1153_p3;
wire   [1:0] tmp_9_fu_1123_p1;
wire   [12:0] tmp18_cast1_fu_1201_p1;
wire   [13:0] tmp18_cast_fu_1205_p1;
wire   [11:0] tr1_fu_1241_p4;
wire   [0:0] tmp_19_fu_1267_p3;
wire   [12:0] p_assign_4_fu_1209_p2;
wire   [13:0] tmp_20_fu_1287_p0;
wire   [0:0] tmp_15_fu_1257_p2;
wire   [0:0] tmp_23_fu_1327_p3;
wire   [12:0] p_assign_7_fu_1310_p2;
wire   [0:0] tmp_25_fu_1360_p3;
wire   [12:0] p_assign_s_fu_1343_p2;
wire   [13:0] tmp_41_2_fu_1381_p0;
wire   [0:0] tmp_35_not_fu_1389_p2;
wire   [13:0] tmp_64_0_cast_cast264_cast_fu_1399_p1;
wire   [0:0] sel_tmp1_fu_1407_p2;
wire   [0:0] sel_tmp6_fu_1417_p2;
wire   [0:0] sel_tmp7_fu_1422_p2;
wire   [12:0] newSel_fu_1427_p3;
wire   [0:0] sel_tmp2_fu_1412_p2;
wire   [13:0] ImagLoc_y_cast73_cast_cast5_cast_fu_1386_p1;
wire   [13:0] p_assign_6_fu_1402_p2;
wire   [0:0] or_cond_fu_1438_p2;
wire   [13:0] newSel_cast_cast_fu_1434_p1;
wire   [13:0] newSel1_fu_1444_p3;
wire   [13:0] newSel2_fu_1451_p3;
wire   [13:0] tmp_59_0_1_fu_1469_p0;
wire   [12:0] tmp_64_0_1_fu_1474_p2;
wire   [13:0] tmp_64_0_1_cast265_cast_fu_1479_p1;
wire   [0:0] sel_tmp13_fu_1488_p2;
wire   [0:0] sel_tmp30_demorgan_fu_1498_p2;
wire   [0:0] tmp_59_0_1_fu_1469_p2;
wire   [0:0] sel_tmp15_fu_1502_p2;
wire   [0:0] sel_tmp16_fu_1508_p2;
wire   [0:0] sel_tmp14_fu_1493_p2;
wire   [13:0] ImagLoc_y_1_cast69_cast159_cast_fu_1463_p1;
wire   [13:0] p_assign_9_fu_1483_p2;
wire   [13:0] tmp_59_0_2_fu_1540_p0;
wire   [12:0] tmp_64_0_2_fu_1545_p2;
wire   [13:0] tmp_64_0_2_cast266_cast_fu_1550_p1;
wire   [0:0] sel_tmp20_fu_1559_p2;
wire   [0:0] sel_tmp43_demorgan_fu_1569_p2;
wire   [0:0] tmp_59_0_2_fu_1540_p2;
wire   [0:0] sel_tmp22_fu_1573_p2;
wire   [0:0] sel_tmp23_fu_1579_p2;
wire   [0:0] sel_tmp21_fu_1564_p2;
wire   [13:0] ImagLoc_y_2_cast66_cast162_cast_fu_1534_p1;
wire   [13:0] p_assign_11_fu_1554_p2;
wire   [0:0] rev_fu_1610_p2;
wire   [0:0] brmerge39_2_fu_1620_p2;
wire   [1:0] locy_0_0_t_fu_1636_p2;
wire   [13:0] newSel210_cast_fu_1650_p1;
wire   [13:0] newSel5_fu_1653_p3;
wire   [1:0] tmp_24_fu_1659_p1;
wire   [1:0] locy_0_1_t_fu_1663_p2;
wire   [13:0] newSel216_cast_fu_1679_p1;
wire   [13:0] newSel8_fu_1682_p3;
wire   [1:0] tmp_26_fu_1688_p1;
wire   [12:0] tmp_4_cast1_fu_1697_p1;
wire   [10:0] tr_fu_1712_p4;
wire   [12:0] p_assign_1_fu_1739_p2;
wire   [0:0] ult1_fu_1765_p2;
wire   [0:0] icmp_fu_1722_p2;
wire   [0:0] rev3_fu_1770_p2;
wire   [13:0] tmp_7_fu_1792_p0;
wire   [12:0] tmp_16_fu_1797_p2;
wire   [14:0] p_assign_3_fu_1806_p1;
wire   [14:0] sel_tmp_fu_1811_p1;
wire   [14:0] p_assign_3_fu_1806_p2;
wire   [0:0] sel_tmp3_fu_1818_p2;
wire   [0:0] sel_tmp8_demorgan_fu_1828_p2;
wire   [0:0] tmp_7_fu_1792_p2;
wire   [0:0] sel_tmp8_fu_1832_p2;
wire   [14:0] x_fu_1860_p1;
wire   [14:0] sel_tmp5_fu_1854_p3;
wire   [13:0] tmp_28_fu_1867_p0;
wire   [13:0] ImagLoc_x_cast_cast_fu_1848_p1;
wire   [13:0] slt1_fu_1872_p0;
wire   [1:0] tmp_39_fu_1887_p1;
wire   [13:0] tmp_48_1_fu_1901_p0;
wire   [13:0] slt2_fu_1906_p0;
wire   [1:0] tmp_74_fu_1921_p1;
wire   [13:0] tmp_48_2_fu_1935_p0;
wire   [13:0] slt3_fu_1940_p0;
wire   [1:0] tmp_83_fu_1955_p1;
wire   [0:0] rev2_fu_1969_p2;
wire   [0:0] tmp_32_fu_1974_p2;
wire   [0:0] tmp_33_fu_1984_p2;
wire   [1:0] tmp_50_fu_1999_p1;
wire   [1:0] tmp_46_fu_2007_p1;
wire   [0:0] rev4_fu_2041_p2;
wire   [0:0] tmp_55_1_fu_2046_p2;
wire   [0:0] tmp_57_1_fu_2056_p2;
wire   [1:0] tmp_77_fu_2071_p1;
wire   [1:0] tmp_75_fu_2079_p1;
wire   [0:0] rev5_fu_2113_p2;
wire   [0:0] tmp_55_2_fu_2118_p2;
wire   [0:0] tmp_57_2_fu_2128_p2;
wire   [1:0] tmp_86_fu_2143_p1;
wire   [1:0] tmp_84_fu_2151_p1;
wire   [7:0] sel_tmp11_fu_2257_p3;
wire   [7:0] sel_tmp18_fu_2272_p3;
wire   [7:0] sel_tmp24_fu_2330_p3;
wire   [7:0] sel_tmp25_fu_2345_p3;
wire   [7:0] sel_tmp26_fu_2403_p3;
wire   [7:0] sel_tmp27_fu_2418_p3;
wire   [7:0] grp_fu_2465_p0;
wire   [7:0] grp_fu_2465_p1;
wire   [7:0] grp_fu_2473_p0;
wire   [7:0] grp_fu_2473_p1;
wire   [7:0] grp_fu_2482_p0;
wire   [7:0] grp_fu_2482_p1;
wire   [7:0] grp_fu_2491_p0;
wire   [7:0] grp_fu_2491_p1;
wire   [7:0] grp_fu_2499_p0;
wire   [7:0] grp_fu_2499_p1;
wire   [7:0] grp_fu_2508_p0;
wire   [7:0] grp_fu_2508_p1;
wire   [7:0] grp_fu_2517_p0;
wire   [7:0] grp_fu_2517_p1;
wire   [7:0] grp_fu_2525_p0;
wire   [7:0] grp_fu_2525_p1;
wire   [7:0] grp_fu_2534_p0;
wire   [7:0] grp_fu_2534_p1;
wire   [7:0] grp_fu_2561_p0;
wire   [7:0] grp_fu_2561_p1;
wire   [7:0] grp_fu_2569_p0;
wire   [7:0] grp_fu_2569_p1;
wire   [7:0] grp_fu_2578_p0;
wire   [7:0] grp_fu_2578_p1;
wire   [7:0] grp_fu_2587_p0;
wire   [7:0] grp_fu_2587_p1;
wire   [7:0] grp_fu_2595_p0;
wire   [7:0] grp_fu_2595_p1;
wire   [7:0] grp_fu_2604_p0;
wire   [7:0] grp_fu_2604_p1;
wire   [7:0] grp_fu_2613_p0;
wire   [7:0] grp_fu_2613_p1;
wire   [7:0] grp_fu_2621_p0;
wire   [7:0] grp_fu_2621_p1;
wire   [7:0] grp_fu_2630_p0;
wire   [7:0] grp_fu_2630_p1;
wire   [7:0] grp_fu_2657_p0;
wire   [7:0] grp_fu_2657_p1;
wire   [7:0] grp_fu_2665_p0;
wire   [7:0] grp_fu_2665_p1;
wire   [7:0] grp_fu_2674_p0;
wire   [7:0] grp_fu_2674_p1;
wire   [7:0] grp_fu_2683_p0;
wire   [7:0] grp_fu_2683_p1;
wire   [7:0] grp_fu_2691_p0;
wire   [7:0] grp_fu_2691_p1;
wire   [7:0] grp_fu_2700_p0;
wire   [7:0] grp_fu_2700_p1;
wire   [7:0] grp_fu_2709_p0;
wire   [7:0] grp_fu_2709_p1;
wire   [7:0] grp_fu_2717_p0;
wire   [7:0] grp_fu_2717_p1;
wire   [7:0] grp_fu_2726_p0;
wire   [7:0] grp_fu_2726_p1;
wire   [23:0] tmp_37_fu_2767_p3;
wire   [23:0] tmp_40_fu_2778_p3;
wire   [23:0] tmp_41_fu_2789_p3;
wire   [23:0] tmp_42_fu_2800_p3;
wire   [23:0] tmp_43_fu_2811_p3;
wire   [23:0] tmp_44_fu_2822_p3;
wire   [23:0] tmp_45_fu_2833_p3;
wire   [23:0] tmp_47_fu_2844_p3;
wire   [23:0] tmp_48_fu_2855_p3;
wire   [24:0] tmp28_fu_2866_p0;
wire   [24:0] tmp28_fu_2866_p1;
wire   [24:0] tmp28_fu_2866_p2;
wire   [24:0] tmp29_fu_2876_p0;
wire   [24:0] tmp29_fu_2876_p1;
wire   [24:0] tmp29_fu_2876_p2;
wire   [25:0] tmp30_fu_2886_p0;
wire   [25:0] tmp30_fu_2886_p1;
wire   [24:0] tmp31_fu_2892_p0;
wire   [24:0] tmp31_fu_2892_p1;
wire   [24:0] tmp32_fu_2898_p0;
wire   [24:0] tmp32_fu_2898_p1;
wire   [24:0] tmp32_fu_2898_p2;
wire   [25:0] tmp33_fu_2908_p0;
wire   [25:0] tmp33_fu_2908_p1;
wire   [23:0] tmp_49_fu_2914_p3;
wire   [23:0] tmp_51_fu_2925_p3;
wire   [23:0] tmp_52_fu_2936_p3;
wire   [23:0] tmp_53_fu_2947_p3;
wire   [23:0] tmp_54_fu_2958_p3;
wire   [23:0] tmp_55_fu_2969_p3;
wire   [23:0] tmp_56_fu_2980_p3;
wire   [23:0] tmp_58_fu_2991_p3;
wire   [23:0] tmp_60_fu_3002_p3;
wire   [24:0] tmp41_fu_3013_p0;
wire   [24:0] tmp41_fu_3013_p1;
wire   [24:0] tmp41_fu_3013_p2;
wire   [24:0] tmp42_fu_3023_p0;
wire   [24:0] tmp42_fu_3023_p1;
wire   [24:0] tmp42_fu_3023_p2;
wire   [25:0] tmp43_fu_3033_p0;
wire   [25:0] tmp43_fu_3033_p1;
wire   [24:0] tmp44_fu_3039_p0;
wire   [24:0] tmp44_fu_3039_p1;
wire   [24:0] tmp45_fu_3045_p0;
wire   [24:0] tmp45_fu_3045_p1;
wire   [24:0] tmp45_fu_3045_p2;
wire   [25:0] tmp46_fu_3055_p0;
wire   [25:0] tmp46_fu_3055_p1;
wire   [23:0] tmp_62_fu_3061_p3;
wire   [23:0] tmp_63_fu_3072_p3;
wire   [23:0] tmp_64_fu_3083_p3;
wire   [23:0] tmp_65_fu_3094_p3;
wire   [23:0] tmp_66_fu_3105_p3;
wire   [23:0] tmp_67_fu_3116_p3;
wire   [23:0] tmp_68_fu_3127_p3;
wire   [23:0] tmp_69_fu_3138_p3;
wire   [23:0] tmp_70_fu_3149_p3;
wire   [24:0] tmp52_fu_3160_p0;
wire   [24:0] tmp52_fu_3160_p1;
wire   [24:0] tmp52_fu_3160_p2;
wire   [24:0] tmp53_fu_3170_p0;
wire   [24:0] tmp53_fu_3170_p1;
wire   [24:0] tmp53_fu_3170_p2;
wire   [25:0] tmp54_fu_3180_p0;
wire   [25:0] tmp54_fu_3180_p1;
wire   [24:0] tmp55_fu_3186_p0;
wire   [24:0] tmp55_fu_3186_p1;
wire   [24:0] tmp56_fu_3192_p0;
wire   [24:0] tmp56_fu_3192_p1;
wire   [24:0] tmp56_fu_3192_p2;
wire   [25:0] tmp57_fu_3202_p0;
wire   [25:0] tmp57_fu_3202_p1;
wire   [26:0] tmp34_fu_3217_p0;
wire   [26:0] tmp34_fu_3217_p1;
wire   [26:0] tmp34_fu_3217_p2;
wire   [27:0] sum_V_fu_3227_p0;
wire   [27:0] sum_V_fu_3227_p1;
wire   [27:0] sum_V_fu_3227_p2;
wire   [26:0] tmp47_fu_3264_p0;
wire   [26:0] tmp47_fu_3264_p1;
wire   [26:0] tmp47_fu_3264_p2;
wire   [27:0] sum_V_1_fu_3274_p0;
wire   [27:0] sum_V_1_fu_3274_p1;
wire   [27:0] sum_V_1_fu_3274_p2;
wire   [26:0] tmp58_fu_3311_p0;
wire   [26:0] tmp58_fu_3311_p1;
wire   [26:0] tmp58_fu_3311_p2;
wire   [27:0] sum_V_2_fu_3321_p0;
wire   [27:0] sum_V_2_fu_3321_p1;
wire   [27:0] sum_V_2_fu_3321_p2;
wire   [31:0] ret_V_1_fu_3352_p0;
wire   [31:0] ret_V_fu_3349_p1;
wire   [0:0] tmp_38_fu_3358_p2;
wire   [31:0] p_i_fu_3363_p1;
wire   [31:0] ret_V_1_fu_3352_p2;
wire   [31:0] p_i_fu_3363_p3;
wire   [31:0] ret_V_2_fu_3371_p2;
wire   [31:0] ret_V_2_fu_3371_p3;
wire   [31:0] ret_V_4_fu_3403_p0;
wire   [31:0] ret_V_3_fu_3400_p1;
wire   [0:0] tmp_90_1_fu_3409_p2;
wire   [31:0] p_i_1_fu_3414_p1;
wire   [31:0] ret_V_4_fu_3403_p2;
wire   [31:0] p_i_1_fu_3414_p3;
wire   [31:0] ret_V_5_fu_3422_p2;
wire   [31:0] ret_V_5_fu_3422_p3;
wire   [31:0] ret_V_7_fu_3454_p0;
wire   [31:0] ret_V_6_fu_3451_p1;
wire   [0:0] tmp_90_2_fu_3460_p2;
wire   [31:0] p_i_2_fu_3465_p1;
wire   [31:0] ret_V_7_fu_3454_p2;
wire   [31:0] p_i_2_fu_3465_p3;
wire   [31:0] ret_V_8_fu_3473_p2;
wire   [31:0] ret_V_8_fu_3473_p3;
wire   [0:0] icmp2_fu_3502_p2;
wire   [7:0] tmp_3_i_fu_3507_p3;
wire   [0:0] icmp3_fu_3522_p2;
wire   [7:0] tmp_3_i2_fu_3527_p3;
wire   [0:0] icmp4_fu_3542_p2;
wire   [7:0] tmp_3_i3_fu_3547_p3;
reg    grp_fu_2465_ce;
reg    grp_fu_2473_ce;
reg    grp_fu_2482_ce;
reg    grp_fu_2491_ce;
reg    grp_fu_2499_ce;
reg    grp_fu_2508_ce;
reg    grp_fu_2517_ce;
reg    grp_fu_2525_ce;
reg    grp_fu_2534_ce;
reg    grp_fu_2561_ce;
reg    grp_fu_2569_ce;
reg    grp_fu_2578_ce;
reg    grp_fu_2587_ce;
reg    grp_fu_2595_ce;
reg    grp_fu_2604_ce;
reg    grp_fu_2613_ce;
reg    grp_fu_2621_ce;
reg    grp_fu_2630_ce;
reg    grp_fu_2657_ce;
reg    grp_fu_2665_ce;
reg    grp_fu_2674_ce;
reg    grp_fu_2683_ce;
reg    grp_fu_2691_ce;
reg    grp_fu_2700_ce;
reg    grp_fu_2709_ce;
reg    grp_fu_2717_ce;
reg    grp_fu_2726_ce;
reg   [3:0] ap_NS_fsm;
wire   [15:0] grp_fu_2465_p00;
wire   [15:0] grp_fu_2473_p00;
wire   [15:0] grp_fu_2482_p00;
wire   [15:0] grp_fu_2491_p00;
wire   [15:0] grp_fu_2499_p00;
wire   [15:0] grp_fu_2508_p00;
wire   [15:0] grp_fu_2517_p00;
wire   [15:0] grp_fu_2525_p00;
wire   [15:0] grp_fu_2534_p00;
wire   [15:0] grp_fu_2561_p00;
wire   [15:0] grp_fu_2569_p00;
wire   [15:0] grp_fu_2578_p00;
wire   [15:0] grp_fu_2587_p00;
wire   [15:0] grp_fu_2595_p00;
wire   [15:0] grp_fu_2604_p00;
wire   [15:0] grp_fu_2613_p00;
wire   [15:0] grp_fu_2621_p00;
wire   [15:0] grp_fu_2630_p00;
wire   [15:0] grp_fu_2657_p00;
wire   [15:0] grp_fu_2665_p00;
wire   [15:0] grp_fu_2674_p00;
wire   [15:0] grp_fu_2683_p00;
wire   [15:0] grp_fu_2691_p00;
wire   [15:0] grp_fu_2700_p00;
wire   [15:0] grp_fu_2709_p00;
wire   [15:0] grp_fu_2717_p00;
wire   [15:0] grp_fu_2726_p00;
reg    ap_sig_bdd_3046;
reg    ap_sig_bdd_1860;
reg    ap_sig_bdd_3052;
reg    ap_sig_bdd_3051;
reg    ap_sig_bdd_3059;
reg    ap_sig_bdd_3061;
reg    ap_sig_bdd_3063;
reg    ap_sig_bdd_3049;
reg    ap_sig_bdd_3068;
reg    ap_sig_bdd_3070;
reg    ap_sig_bdd_3072;
reg    ap_sig_bdd_3076;
reg    ap_sig_bdd_3078;
reg    ap_sig_bdd_3082;
reg    ap_sig_bdd_3084;
reg    ap_sig_bdd_3086;
reg    ap_sig_bdd_3090;
reg    ap_sig_bdd_3092;
reg    ap_sig_bdd_3096;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b0000;
parameter    ap_ST_st2_fsm_1 = 4'b1;
parameter    ap_ST_st3_fsm_2 = 4'b10;
parameter    ap_ST_st4_fsm_3 = 4'b11;
parameter    ap_ST_st5_fsm_4 = 4'b100;
parameter    ap_ST_st6_fsm_5 = 4'b101;
parameter    ap_ST_st7_fsm_6 = 4'b110;
parameter    ap_ST_pp0_stg0_fsm_7 = 4'b111;
parameter    ap_ST_st20_fsm_8 = 4'b1000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv13_3 = 13'b11;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv13_1FFE = 13'b1111111111110;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv24_1 = 24'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;


filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 ),
    .q1( k_buf_0_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 ),
    .q1( k_buf_0_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 ),
    .q1( k_buf_0_val_2_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 ),
    .q1( k_buf_1_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 ),
    .q1( k_buf_1_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 ),
    .q1( k_buf_1_val_2_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 ),
    .q1( k_buf_2_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 ),
    .q1( k_buf_2_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 ),
    .q1( k_buf_2_val_2_q1 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 25 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U25(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2465_p0 ),
    .din1( grp_fu_2465_p1 ),
    .ce( grp_fu_2465_ce ),
    .dout( grp_fu_2465_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 26 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U26(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2473_p0 ),
    .din1( grp_fu_2473_p1 ),
    .ce( grp_fu_2473_ce ),
    .dout( grp_fu_2473_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 27 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U27(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2482_p0 ),
    .din1( grp_fu_2482_p1 ),
    .ce( grp_fu_2482_ce ),
    .dout( grp_fu_2482_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 28 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U28(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2491_p0 ),
    .din1( grp_fu_2491_p1 ),
    .ce( grp_fu_2491_ce ),
    .dout( grp_fu_2491_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 29 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U29(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2499_p0 ),
    .din1( grp_fu_2499_p1 ),
    .ce( grp_fu_2499_ce ),
    .dout( grp_fu_2499_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 30 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U30(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2508_p0 ),
    .din1( grp_fu_2508_p1 ),
    .ce( grp_fu_2508_ce ),
    .dout( grp_fu_2508_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 31 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U31(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2517_p0 ),
    .din1( grp_fu_2517_p1 ),
    .ce( grp_fu_2517_ce ),
    .dout( grp_fu_2517_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 32 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U32(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2525_p0 ),
    .din1( grp_fu_2525_p1 ),
    .ce( grp_fu_2525_ce ),
    .dout( grp_fu_2525_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 33 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U33(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2534_p0 ),
    .din1( grp_fu_2534_p1 ),
    .ce( grp_fu_2534_ce ),
    .dout( grp_fu_2534_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 34 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U34(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2561_p0 ),
    .din1( grp_fu_2561_p1 ),
    .ce( grp_fu_2561_ce ),
    .dout( grp_fu_2561_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 35 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U35(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2569_p0 ),
    .din1( grp_fu_2569_p1 ),
    .ce( grp_fu_2569_ce ),
    .dout( grp_fu_2569_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 36 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U36(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2578_p0 ),
    .din1( grp_fu_2578_p1 ),
    .ce( grp_fu_2578_ce ),
    .dout( grp_fu_2578_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 37 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U37(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2587_p0 ),
    .din1( grp_fu_2587_p1 ),
    .ce( grp_fu_2587_ce ),
    .dout( grp_fu_2587_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 38 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U38(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2595_p0 ),
    .din1( grp_fu_2595_p1 ),
    .ce( grp_fu_2595_ce ),
    .dout( grp_fu_2595_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 39 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U39(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2604_p0 ),
    .din1( grp_fu_2604_p1 ),
    .ce( grp_fu_2604_ce ),
    .dout( grp_fu_2604_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 40 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U40(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2613_p0 ),
    .din1( grp_fu_2613_p1 ),
    .ce( grp_fu_2613_ce ),
    .dout( grp_fu_2613_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 41 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U41(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2621_p0 ),
    .din1( grp_fu_2621_p1 ),
    .ce( grp_fu_2621_ce ),
    .dout( grp_fu_2621_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 42 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U42(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2630_p0 ),
    .din1( grp_fu_2630_p1 ),
    .ce( grp_fu_2630_ce ),
    .dout( grp_fu_2630_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 43 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U43(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2657_p0 ),
    .din1( grp_fu_2657_p1 ),
    .ce( grp_fu_2657_ce ),
    .dout( grp_fu_2657_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 44 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U44(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2665_p0 ),
    .din1( grp_fu_2665_p1 ),
    .ce( grp_fu_2665_ce ),
    .dout( grp_fu_2665_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 45 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U45(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2674_p0 ),
    .din1( grp_fu_2674_p1 ),
    .ce( grp_fu_2674_ce ),
    .dout( grp_fu_2674_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 46 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U46(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2683_p0 ),
    .din1( grp_fu_2683_p1 ),
    .ce( grp_fu_2683_ce ),
    .dout( grp_fu_2683_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 47 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U47(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2691_p0 ),
    .din1( grp_fu_2691_p1 ),
    .ce( grp_fu_2691_ce ),
    .dout( grp_fu_2691_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 48 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U48(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2700_p0 ),
    .din1( grp_fu_2700_p1 ),
    .ce( grp_fu_2700_ce ),
    .dout( grp_fu_2700_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 49 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U49(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2709_p0 ),
    .din1( grp_fu_2709_p1 ),
    .ce( grp_fu_2709_ce ),
    .dout( grp_fu_2709_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 50 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U50(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2717_p0 ),
    .din1( grp_fu_2717_p1 ),
    .ce( grp_fu_2717_ce ),
    .dout( grp_fu_2717_p2 )
);

image_filter_mul_8ns_8s_16_3 #(
    .ID( 51 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
image_filter_mul_8ns_8s_16_3_U51(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_2726_p0 ),
    .din1( grp_fu_2726_p1 ),
    .ce( grp_fu_2726_ce ),
    .dout( grp_fu_2726_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_5_fu_1701_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if (((ap_ST_st7_fsm_6 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        p_0202_rec_reg_756 <= ap_const_lv2_0;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_1043_p2))) begin
        p_0202_rec_reg_756 <= p_rec2_fu_1049_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_1043_p2))) begin
        p_0206_rec_reg_767 <= ap_const_lv2_0;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond9_fu_1055_p2))) begin
        p_0206_rec_reg_767 <= p_rec3_fu_1061_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond9_fu_1055_p2))) begin
        p_0210_rec_reg_778 <= ap_const_lv2_0;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_1067_p2))) begin
        p_0210_rec_reg_778 <= p_rec_fu_1073_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_1_fu_320 <= k_buf_0_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3))) begin
        src_kernel_win_0_val_0_0_1_fu_320 <= reg_1006;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_252 <= src_kernel_win_0_val_0_0_2_fu_2264_p3;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3))) begin
        src_kernel_win_0_val_0_0_fu_252 <= k_buf_0_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3))) begin
        src_kernel_win_0_val_0_0_fu_252 <= reg_1006;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_reg_4541) & (tmp_72_0_t_reg_4563 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_reg_4541) & (tmp_72_0_t_reg_4563 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_reg_4541) & ~(tmp_72_0_t_reg_4563 == ap_const_lv2_1) & ~(tmp_72_0_t_reg_4563 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_252 <= src_kernel_win_0_val_0_0_1_fu_320;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & (ap_const_lv1_0 == or_cond3_reg_4541) & ~(ap_const_lv1_0 == or_cond4_reg_4545) & (tmp_77_0_t_reg_4559 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & (ap_const_lv1_0 == or_cond3_reg_4541) & ~(ap_const_lv1_0 == or_cond4_reg_4545) & (tmp_77_0_t_reg_4559 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & (ap_const_lv1_0 == or_cond3_reg_4541) & ~(ap_const_lv1_0 == or_cond4_reg_4545) & ~(tmp_77_0_t_reg_4559 == ap_const_lv2_1) & ~(tmp_77_0_t_reg_4559 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_252 <= k_buf_0_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_1_fu_312 <= reg_1001;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3))) begin
        src_kernel_win_0_val_1_0_1_fu_312 <= temp_10_reg_4567;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_264 <= src_kernel_win_0_val_1_0_2_fu_2279_p3;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3))) begin
        src_kernel_win_0_val_1_0_fu_264 <= k_buf_0_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3))) begin
        src_kernel_win_0_val_1_0_fu_264 <= temp_10_reg_4567;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_reg_4541) & (tmp_72_0_t_reg_4563 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_reg_4541) & (tmp_72_0_t_reg_4563 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_reg_4541) & ~(tmp_72_0_t_reg_4563 == ap_const_lv2_1) & ~(tmp_72_0_t_reg_4563 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_264 <= src_kernel_win_0_val_1_0_1_fu_312;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & (ap_const_lv1_0 == or_cond3_reg_4541) & ~(ap_const_lv1_0 == or_cond4_reg_4545) & (tmp_77_0_t_reg_4559 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & (ap_const_lv1_0 == or_cond3_reg_4541) & ~(ap_const_lv1_0 == or_cond4_reg_4545) & (tmp_77_0_t_reg_4559 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & (ap_const_lv1_0 == or_cond3_reg_4541) & ~(ap_const_lv1_0 == or_cond4_reg_4545) & ~(tmp_77_0_t_reg_4559 == ap_const_lv2_1) & ~(tmp_77_0_t_reg_4559 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_264 <= k_buf_0_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_0_fu_276 <= reg_1006;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_0_fu_276 <= k_buf_0_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3))) begin
        src_kernel_win_0_val_2_0_fu_276 <= k_buf_0_val_2_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_276 <= reg_1001;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & (ap_const_lv1_0 == or_cond3_reg_4541) & ~(ap_const_lv1_0 == or_cond4_reg_4545) & ~(tmp_77_0_t_reg_4559 == ap_const_lv2_1) & ~(tmp_77_0_t_reg_4559 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_reg_4541) & ~(tmp_72_0_t_reg_4563 == ap_const_lv2_1) & ~(tmp_72_0_t_reg_4563 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_276 <= right_border_buf_0_val_0_2_fu_212;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & (ap_const_lv1_0 == or_cond3_reg_4541) & ~(ap_const_lv1_0 == or_cond4_reg_4545) & (tmp_77_0_t_reg_4559 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_reg_4541) & (tmp_72_0_t_reg_4563 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_276 <= right_border_buf_0_val_0_0_fu_204;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & (ap_const_lv1_0 == or_cond3_reg_4541) & ~(ap_const_lv1_0 == or_cond4_reg_4545) & (tmp_77_0_t_reg_4559 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_28_reg_4391_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_reg_4541) & (tmp_72_0_t_reg_4563 == ap_const_lv2_1)))) begin
        src_kernel_win_0_val_2_0_fu_276 <= right_border_buf_0_val_0_1_fu_208;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_1_fu_296 <= k_buf_1_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3))) begin
        src_kernel_win_1_val_0_0_1_fu_296 <= reg_1015;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_288 <= src_kernel_win_1_val_0_0_2_fu_2337_p3;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3))) begin
        src_kernel_win_1_val_0_0_fu_288 <= k_buf_1_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3))) begin
        src_kernel_win_1_val_0_0_fu_288 <= reg_1015;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_1_reg_4593) & (tmp_72_1_t_reg_4615 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_1_reg_4593) & (tmp_72_1_t_reg_4615 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_1_reg_4593) & ~(tmp_72_1_t_reg_4615 == ap_const_lv2_1) & ~(tmp_72_1_t_reg_4615 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_288 <= src_kernel_win_1_val_0_0_1_fu_296;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & (ap_const_lv1_0 == or_cond3_1_reg_4593) & ~(ap_const_lv1_0 == or_cond4_1_reg_4597) & (tmp_77_1_t_reg_4611 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & (ap_const_lv1_0 == or_cond3_1_reg_4593) & ~(ap_const_lv1_0 == or_cond4_1_reg_4597) & (tmp_77_1_t_reg_4611 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & (ap_const_lv1_0 == or_cond3_1_reg_4593) & ~(ap_const_lv1_0 == or_cond4_1_reg_4597) & ~(tmp_77_1_t_reg_4611 == ap_const_lv2_1) & ~(tmp_77_1_t_reg_4611 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_288 <= k_buf_1_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_1_fu_284 <= reg_1010;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3))) begin
        src_kernel_win_1_val_1_0_1_fu_284 <= temp_reg_4619;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_304 <= src_kernel_win_1_val_1_0_2_fu_2352_p3;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3))) begin
        src_kernel_win_1_val_1_0_fu_304 <= k_buf_1_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3))) begin
        src_kernel_win_1_val_1_0_fu_304 <= temp_reg_4619;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_1_reg_4593) & (tmp_72_1_t_reg_4615 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_1_reg_4593) & (tmp_72_1_t_reg_4615 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_1_reg_4593) & ~(tmp_72_1_t_reg_4615 == ap_const_lv2_1) & ~(tmp_72_1_t_reg_4615 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_304 <= src_kernel_win_1_val_1_0_1_fu_284;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & (ap_const_lv1_0 == or_cond3_1_reg_4593) & ~(ap_const_lv1_0 == or_cond4_1_reg_4597) & (tmp_77_1_t_reg_4611 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & (ap_const_lv1_0 == or_cond3_1_reg_4593) & ~(ap_const_lv1_0 == or_cond4_1_reg_4597) & (tmp_77_1_t_reg_4611 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & (ap_const_lv1_0 == or_cond3_1_reg_4593) & ~(ap_const_lv1_0 == or_cond4_1_reg_4597) & ~(tmp_77_1_t_reg_4611 == ap_const_lv2_1) & ~(tmp_77_1_t_reg_4611 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_304 <= k_buf_1_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_0_fu_300 <= reg_1015;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_0_fu_300 <= k_buf_1_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3))) begin
        src_kernel_win_1_val_2_0_fu_300 <= k_buf_1_val_2_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3)))) begin
        src_kernel_win_1_val_2_0_fu_300 <= reg_1010;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & (ap_const_lv1_0 == or_cond3_1_reg_4593) & ~(ap_const_lv1_0 == or_cond4_1_reg_4597) & ~(tmp_77_1_t_reg_4611 == ap_const_lv2_1) & ~(tmp_77_1_t_reg_4611 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_1_reg_4593) & ~(tmp_72_1_t_reg_4615 == ap_const_lv2_1) & ~(tmp_72_1_t_reg_4615 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_300 <= right_border_buf_1_val_0_2_fu_224;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & (ap_const_lv1_0 == or_cond3_1_reg_4593) & ~(ap_const_lv1_0 == or_cond4_1_reg_4597) & (tmp_77_1_t_reg_4611 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_1_reg_4593) & (tmp_72_1_t_reg_4615 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_300 <= right_border_buf_1_val_0_0_fu_216;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & (ap_const_lv1_0 == or_cond3_1_reg_4593) & ~(ap_const_lv1_0 == or_cond4_1_reg_4597) & (tmp_77_1_t_reg_4611 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_1_reg_4593) & (tmp_72_1_t_reg_4615 == ap_const_lv2_1)))) begin
        src_kernel_win_1_val_2_0_fu_300 <= right_border_buf_1_val_0_1_fu_220;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_1_fu_272 <= k_buf_2_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3))) begin
        src_kernel_win_2_val_0_0_1_fu_272 <= reg_1024;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_324 <= src_kernel_win_2_val_0_0_2_fu_2410_p3;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3))) begin
        src_kernel_win_2_val_0_0_fu_324 <= k_buf_2_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3))) begin
        src_kernel_win_2_val_0_0_fu_324 <= reg_1024;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_2_reg_4645) & (tmp_72_2_t_reg_4667 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_2_reg_4645) & (tmp_72_2_t_reg_4667 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_2_reg_4645) & ~(tmp_72_2_t_reg_4667 == ap_const_lv2_1) & ~(tmp_72_2_t_reg_4667 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_324 <= src_kernel_win_2_val_0_0_1_fu_272;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & (ap_const_lv1_0 == or_cond3_2_reg_4645) & ~(ap_const_lv1_0 == or_cond4_2_reg_4649) & (tmp_77_2_t_reg_4663 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & (ap_const_lv1_0 == or_cond3_2_reg_4645) & ~(ap_const_lv1_0 == or_cond4_2_reg_4649) & (tmp_77_2_t_reg_4663 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & (ap_const_lv1_0 == or_cond3_2_reg_4645) & ~(ap_const_lv1_0 == or_cond4_2_reg_4649) & ~(tmp_77_2_t_reg_4663 == ap_const_lv2_1) & ~(tmp_77_2_t_reg_4663 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_324 <= k_buf_2_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_1_fu_260 <= reg_1019;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3))) begin
        src_kernel_win_2_val_1_0_1_fu_260 <= temp_13_reg_4671;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_340 <= src_kernel_win_2_val_1_0_2_fu_2425_p3;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3))) begin
        src_kernel_win_2_val_1_0_fu_340 <= k_buf_2_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3))) begin
        src_kernel_win_2_val_1_0_fu_340 <= temp_13_reg_4671;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_2_reg_4645) & (tmp_72_2_t_reg_4667 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_2_reg_4645) & (tmp_72_2_t_reg_4667 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_2_reg_4645) & ~(tmp_72_2_t_reg_4667 == ap_const_lv2_1) & ~(tmp_72_2_t_reg_4667 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_340 <= src_kernel_win_2_val_1_0_1_fu_260;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & (ap_const_lv1_0 == or_cond3_2_reg_4645) & ~(ap_const_lv1_0 == or_cond4_2_reg_4649) & (tmp_77_2_t_reg_4663 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & (ap_const_lv1_0 == or_cond3_2_reg_4645) & ~(ap_const_lv1_0 == or_cond4_2_reg_4649) & (tmp_77_2_t_reg_4663 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & (ap_const_lv1_0 == or_cond3_2_reg_4645) & ~(ap_const_lv1_0 == or_cond4_2_reg_4649) & ~(tmp_77_2_t_reg_4663 == ap_const_lv2_1) & ~(tmp_77_2_t_reg_4663 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_340 <= k_buf_2_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_0_fu_336 <= reg_1024;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (locy_0_2_t_reg_4290 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_0_fu_336 <= k_buf_2_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3))) begin
        src_kernel_win_2_val_2_0_fu_336 <= k_buf_2_val_2_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_1) & ~(locy_0_2_t_reg_4290 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3)))) begin
        src_kernel_win_2_val_2_0_fu_336 <= reg_1019;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & (ap_const_lv1_0 == or_cond3_2_reg_4645) & ~(ap_const_lv1_0 == or_cond4_2_reg_4649) & ~(tmp_77_2_t_reg_4663 == ap_const_lv2_1) & ~(tmp_77_2_t_reg_4663 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_2_reg_4645) & ~(tmp_72_2_t_reg_4667 == ap_const_lv2_1) & ~(tmp_72_2_t_reg_4667 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_336 <= right_border_buf_2_val_0_2_fu_236;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & (ap_const_lv1_0 == or_cond3_2_reg_4645) & ~(ap_const_lv1_0 == or_cond4_2_reg_4649) & (tmp_77_2_t_reg_4663 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_2_reg_4645) & (tmp_72_2_t_reg_4667 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_336 <= right_border_buf_2_val_0_0_fu_228;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & (ap_const_lv1_0 == or_cond3_2_reg_4645) & ~(ap_const_lv1_0 == or_cond4_2_reg_4649) & (tmp_77_2_t_reg_4663 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3) & ~(ap_const_lv1_0 == or_cond3_2_reg_4645) & (tmp_72_2_t_reg_4667 == ap_const_lv2_1)))) begin
        src_kernel_win_2_val_2_0_fu_336 <= right_border_buf_2_val_0_1_fu_232;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_5_fu_1701_p2))) begin
        t_V_1_reg_800 <= j_V_fu_1706_p2;
    end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        t_V_1_reg_800 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st20_fsm_8 == ap_CS_fsm)) begin
        t_V_reg_789 <= i_V_reg_4096;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_1067_p2))) begin
        t_V_reg_789 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_5_fu_1701_p2))) begin
        ImagLoc_x_reg_4303 <= ImagLoc_x_fu_1728_p2;
        brmerge_reg_4336 <= brmerge_fu_1761_p2;
        p_assign_2_reg_4329 <= p_assign_2_fu_1753_p3;
        tmp15_reg_4340 <= tmp15_fu_1776_p2;
        tmp16_reg_4345 <= tmp16_fu_1781_p2;
        tmp_35_reg_4325 <= ImagLoc_x_fu_1728_p2[ap_const_lv32_C];
        tmp_4_reg_4318 <= tmp_4_fu_1734_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_1215_p2))) begin
        ImagLoc_y_1_reg_4154 <= ImagLoc_y_1_fu_1316_p2;
        ImagLoc_y_2_reg_4173 <= ImagLoc_y_2_fu_1349_p2;
        ImagLoc_y_reg_4106 <= ImagLoc_y_fu_1231_p2;
        icmp1_reg_4113 <= icmp1_fu_1251_p2;
        p_assign_10_reg_4185 <= p_assign_10_fu_1368_p3;
        p_assign_5_reg_4125 <= p_assign_5_fu_1275_p3;
        p_assign_8_reg_4166 <= p_assign_8_fu_1335_p3;
        sel_tmp17_demorgan_reg_4140 <= sel_tmp17_demorgan_fu_1298_p2;
        slt_reg_4192 <= slt_fu_1376_p2;
        tmp_17_reg_4119 <= tmp_17_fu_1262_p2;
        tmp_20_reg_4130 <= tmp_20_fu_1287_p2;
        tmp_21_reg_4135 <= tmp_21_fu_1292_p2;
        tmp_41_2_reg_4197 <= tmp_41_2_fu_1381_p2;
        tmp_47_0_1_reg_4159 <= tmp_47_0_1_fu_1322_p2;
        tmp_47_0_2_reg_4178 <= tmp_47_0_2_fu_1355_p2;
        tmp_8_reg_4145 <= tmp_8_fu_1303_p3;
        ult_reg_4101 <= ult_fu_1226_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1 <= ImagLoc_x_reg_4303;
        ap_reg_ppstg_brmerge1_reg_4365_pp0_it10 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it9;
        ap_reg_ppstg_brmerge1_reg_4365_pp0_it2 <= brmerge1_reg_4365;
        ap_reg_ppstg_brmerge1_reg_4365_pp0_it3 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it2;
        ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it3;
        ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it4;
        ap_reg_ppstg_brmerge1_reg_4365_pp0_it6 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it5;
        ap_reg_ppstg_brmerge1_reg_4365_pp0_it7 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it6;
        ap_reg_ppstg_brmerge1_reg_4365_pp0_it8 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it7;
        ap_reg_ppstg_brmerge1_reg_4365_pp0_it9 <= ap_reg_ppstg_brmerge1_reg_4365_pp0_it8;
        ap_reg_ppstg_brmerge_reg_4336_pp0_it1 <= brmerge_reg_4336;
        ap_reg_ppstg_brmerge_reg_4336_pp0_it2 <= ap_reg_ppstg_brmerge_reg_4336_pp0_it1;
        ap_reg_ppstg_brmerge_reg_4336_pp0_it3 <= ap_reg_ppstg_brmerge_reg_4336_pp0_it2;
        ap_reg_ppstg_p_assign_2_reg_4329_pp0_it1 <= p_assign_2_reg_4329;
        ap_reg_ppstg_tmp_28_reg_4391_pp0_it3 <= tmp_28_reg_4391;
        ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 <= tmp_35_reg_4325;
        ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 <= ap_reg_ppstg_tmp_35_reg_4325_pp0_it1;
        ap_reg_ppstg_tmp_35_reg_4325_pp0_it3 <= ap_reg_ppstg_tmp_35_reg_4325_pp0_it2;
        ap_reg_ppstg_tmp_48_1_reg_4441_pp0_it3 <= tmp_48_1_reg_4441;
        ap_reg_ppstg_tmp_48_2_reg_4491_pp0_it3 <= tmp_48_2_reg_4491;
        ap_reg_ppstg_tmp_5_reg_4294_pp0_it1 <= tmp_5_reg_4294;
        ap_reg_ppstg_tmp_5_reg_4294_pp0_it10 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it9;
        ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it1;
        ap_reg_ppstg_tmp_5_reg_4294_pp0_it3 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it2;
        ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it3;
        ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it4;
        ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it5;
        ap_reg_ppstg_tmp_5_reg_4294_pp0_it7 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it6;
        ap_reg_ppstg_tmp_5_reg_4294_pp0_it8 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it7;
        ap_reg_ppstg_tmp_5_reg_4294_pp0_it9 <= ap_reg_ppstg_tmp_5_reg_4294_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(tmp_5_reg_4294 == ap_const_lv1_0))) begin
        brmerge1_reg_4365 <= brmerge1_fu_1844_p2;
        sel_tmp4_reg_4355 <= sel_tmp4_fu_1823_p2;
        sel_tmp9_reg_4360 <= sel_tmp9_fu_1838_p2;
        sel_tmp_reg_4350 <= sel_tmp_fu_1811_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_1067_p2))) begin
        cols_cast1_reg_3932[0] <= cols_cast1_fu_1092_p1[0];
cols_cast1_reg_3932[1] <= cols_cast1_fu_1092_p1[1];
cols_cast1_reg_3932[2] <= cols_cast1_fu_1092_p1[2];
cols_cast1_reg_3932[3] <= cols_cast1_fu_1092_p1[3];
cols_cast1_reg_3932[4] <= cols_cast1_fu_1092_p1[4];
cols_cast1_reg_3932[5] <= cols_cast1_fu_1092_p1[5];
cols_cast1_reg_3932[6] <= cols_cast1_fu_1092_p1[6];
cols_cast1_reg_3932[7] <= cols_cast1_fu_1092_p1[7];
cols_cast1_reg_3932[8] <= cols_cast1_fu_1092_p1[8];
cols_cast1_reg_3932[9] <= cols_cast1_fu_1092_p1[9];
cols_cast1_reg_3932[10] <= cols_cast1_fu_1092_p1[10];
cols_cast1_reg_3932[11] <= cols_cast1_fu_1092_p1[11];
        cols_cast2_reg_3956[0] <= cols_cast2_fu_1110_p1[0];
cols_cast2_reg_3956[1] <= cols_cast2_fu_1110_p1[1];
cols_cast2_reg_3956[2] <= cols_cast2_fu_1110_p1[2];
cols_cast2_reg_3956[3] <= cols_cast2_fu_1110_p1[3];
cols_cast2_reg_3956[4] <= cols_cast2_fu_1110_p1[4];
cols_cast2_reg_3956[5] <= cols_cast2_fu_1110_p1[5];
cols_cast2_reg_3956[6] <= cols_cast2_fu_1110_p1[6];
cols_cast2_reg_3956[7] <= cols_cast2_fu_1110_p1[7];
cols_cast2_reg_3956[8] <= cols_cast2_fu_1110_p1[8];
cols_cast2_reg_3956[9] <= cols_cast2_fu_1110_p1[9];
cols_cast2_reg_3956[10] <= cols_cast2_fu_1110_p1[10];
cols_cast2_reg_3956[11] <= cols_cast2_fu_1110_p1[11];
        heightloop_cast77_cast_reg_3925[0] <= heightloop_cast77_cast_fu_1088_p1[0];
heightloop_cast77_cast_reg_3925[1] <= heightloop_cast77_cast_fu_1088_p1[1];
heightloop_cast77_cast_reg_3925[2] <= heightloop_cast77_cast_fu_1088_p1[2];
heightloop_cast77_cast_reg_3925[3] <= heightloop_cast77_cast_fu_1088_p1[3];
heightloop_cast77_cast_reg_3925[4] <= heightloop_cast77_cast_fu_1088_p1[4];
heightloop_cast77_cast_reg_3925[5] <= heightloop_cast77_cast_fu_1088_p1[5];
heightloop_cast77_cast_reg_3925[6] <= heightloop_cast77_cast_fu_1088_p1[6];
heightloop_cast77_cast_reg_3925[7] <= heightloop_cast77_cast_fu_1088_p1[7];
heightloop_cast77_cast_reg_3925[8] <= heightloop_cast77_cast_fu_1088_p1[8];
heightloop_cast77_cast_reg_3925[9] <= heightloop_cast77_cast_fu_1088_p1[9];
heightloop_cast77_cast_reg_3925[10] <= heightloop_cast77_cast_fu_1088_p1[10];
heightloop_cast77_cast_reg_3925[11] <= heightloop_cast77_cast_fu_1088_p1[11];
heightloop_cast77_cast_reg_3925[12] <= heightloop_cast77_cast_fu_1088_p1[12];
        ref_reg_3950 <= ref_fu_1104_p2;
        rows_cast1_reg_3918[0] <= rows_cast1_fu_1079_p1[0];
rows_cast1_reg_3918[1] <= rows_cast1_fu_1079_p1[1];
rows_cast1_reg_3918[2] <= rows_cast1_fu_1079_p1[2];
rows_cast1_reg_3918[3] <= rows_cast1_fu_1079_p1[3];
rows_cast1_reg_3918[4] <= rows_cast1_fu_1079_p1[4];
rows_cast1_reg_3918[5] <= rows_cast1_fu_1079_p1[5];
rows_cast1_reg_3918[6] <= rows_cast1_fu_1079_p1[6];
rows_cast1_reg_3918[7] <= rows_cast1_fu_1079_p1[7];
rows_cast1_reg_3918[8] <= rows_cast1_fu_1079_p1[8];
rows_cast1_reg_3918[9] <= rows_cast1_fu_1079_p1[9];
rows_cast1_reg_3918[10] <= rows_cast1_fu_1079_p1[10];
rows_cast1_reg_3918[11] <= rows_cast1_fu_1079_p1[11];
        rows_cast_reg_3943[0] <= rows_cast_fu_1101_p1[0];
rows_cast_reg_3943[1] <= rows_cast_fu_1101_p1[1];
rows_cast_reg_3943[2] <= rows_cast_fu_1101_p1[2];
rows_cast_reg_3943[3] <= rows_cast_fu_1101_p1[3];
rows_cast_reg_3943[4] <= rows_cast_fu_1101_p1[4];
rows_cast_reg_3943[5] <= rows_cast_fu_1101_p1[5];
rows_cast_reg_3943[6] <= rows_cast_fu_1101_p1[6];
rows_cast_reg_3943[7] <= rows_cast_fu_1101_p1[7];
rows_cast_reg_3943[8] <= rows_cast_fu_1101_p1[8];
rows_cast_reg_3943[9] <= rows_cast_fu_1101_p1[9];
rows_cast_reg_3943[10] <= rows_cast_fu_1101_p1[10];
rows_cast_reg_3943[11] <= rows_cast_fu_1101_p1[11];
        tmp_101_cast_reg_4052 <= tmp_101_cast_fu_1183_p1;
        tmp_103_cast_reg_4059 <= tmp_103_cast_fu_1186_p1;
        tmp_105_cast_reg_4066 <= tmp_105_cast_fu_1189_p1;
        tmp_107_cast_reg_4073 <= tmp_107_cast_fu_1192_p1;
        tmp_11_reg_3995 <= tmp_11_fu_1148_p2;
        tmp_13_reg_4012 <= tmp_13_fu_1164_p1;
        tmp_14_reg_4080 <= tmp_14_fu_1195_p2;
        tmp_29_cast_cast_reg_3990[1] <= tmp_29_cast_cast_fu_1144_p1[1];
tmp_29_cast_cast_reg_3990[2] <= tmp_29_cast_cast_fu_1144_p1[2];
tmp_29_cast_cast_reg_3990[3] <= tmp_29_cast_cast_fu_1144_p1[3];
tmp_29_cast_cast_reg_3990[4] <= tmp_29_cast_cast_fu_1144_p1[4];
tmp_29_cast_cast_reg_3990[5] <= tmp_29_cast_cast_fu_1144_p1[5];
tmp_29_cast_cast_reg_3990[6] <= tmp_29_cast_cast_fu_1144_p1[6];
tmp_29_cast_cast_reg_3990[7] <= tmp_29_cast_cast_fu_1144_p1[7];
tmp_29_cast_cast_reg_3990[8] <= tmp_29_cast_cast_fu_1144_p1[8];
tmp_29_cast_cast_reg_3990[9] <= tmp_29_cast_cast_fu_1144_p1[9];
tmp_29_cast_cast_reg_3990[10] <= tmp_29_cast_cast_fu_1144_p1[10];
tmp_29_cast_cast_reg_3990[11] <= tmp_29_cast_cast_fu_1144_p1[11];
tmp_29_cast_cast_reg_3990[12] <= tmp_29_cast_cast_fu_1144_p1[12];
        tmp_2_reg_3977 <= tmp_2_fu_1126_p2;
        tmp_63_0_cast_cast_cast_reg_4005[1] <= tmp_63_0_cast_cast_cast_fu_1160_p1[1];
tmp_63_0_cast_cast_cast_reg_4005[2] <= tmp_63_0_cast_cast_cast_fu_1160_p1[2];
tmp_63_0_cast_cast_cast_reg_4005[3] <= tmp_63_0_cast_cast_cast_fu_1160_p1[3];
tmp_63_0_cast_cast_cast_reg_4005[4] <= tmp_63_0_cast_cast_cast_fu_1160_p1[4];
tmp_63_0_cast_cast_cast_reg_4005[5] <= tmp_63_0_cast_cast_cast_fu_1160_p1[5];
tmp_63_0_cast_cast_cast_reg_4005[6] <= tmp_63_0_cast_cast_cast_fu_1160_p1[6];
tmp_63_0_cast_cast_cast_reg_4005[7] <= tmp_63_0_cast_cast_cast_fu_1160_p1[7];
tmp_63_0_cast_cast_cast_reg_4005[8] <= tmp_63_0_cast_cast_cast_fu_1160_p1[8];
tmp_63_0_cast_cast_cast_reg_4005[9] <= tmp_63_0_cast_cast_cast_fu_1160_p1[9];
tmp_63_0_cast_cast_cast_reg_4005[10] <= tmp_63_0_cast_cast_cast_fu_1160_p1[10];
tmp_63_0_cast_cast_cast_reg_4005[11] <= tmp_63_0_cast_cast_cast_fu_1160_p1[11];
tmp_63_0_cast_cast_cast_reg_4005[12] <= tmp_63_0_cast_cast_cast_fu_1160_p1[12];
        tmp_6_reg_3984 <= tmp_6_fu_1132_p2;
        tmp_91_cast_reg_4017 <= tmp_91_cast_fu_1168_p1;
        tmp_93_cast_reg_4024 <= tmp_93_cast_fu_1171_p1;
        tmp_95_cast_reg_4031 <= tmp_95_cast_fu_1174_p1;
        tmp_97_cast_reg_4038 <= tmp_97_cast_fu_1177_p1;
        tmp_99_cast_reg_4045 <= tmp_99_cast_fu_1180_p1;
        tmp_cast_cast_cast_reg_3967 <= tmp_cast_cast_cast_fu_1119_p1;
        widthloop_reg_3937 <= widthloop_fu_1095_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        i_V_reg_4096 <= i_V_fu_1220_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_28_fu_1867_p2))) begin
        k_buf_0_val_0_addr_2_reg_4420 <= tmp_29_fu_1877_p1;
        k_buf_0_val_1_addr_2_reg_4414 <= tmp_29_fu_1877_p1;
        k_buf_0_val_2_addr_1_reg_4400 <= tmp_29_fu_1877_p1;
        tmp_30_reg_4406 <= tmp_30_fu_1883_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_48_1_fu_1901_p2))) begin
        k_buf_1_val_0_addr_2_reg_4470 <= tmp_49_1_fu_1911_p1;
        k_buf_1_val_1_addr_2_reg_4464 <= tmp_49_1_fu_1911_p1;
        k_buf_1_val_2_addr_1_reg_4450 <= tmp_49_1_fu_1911_p1;
        tmp_50_1_reg_4456 <= tmp_50_1_fu_1917_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_48_2_fu_1935_p2))) begin
        k_buf_2_val_0_addr_2_reg_4520 <= tmp_49_2_fu_1945_p1;
        k_buf_2_val_1_addr_2_reg_4514 <= tmp_49_2_fu_1945_p1;
        k_buf_2_val_2_addr_1_reg_4500 <= tmp_49_2_fu_1945_p1;
        tmp_50_2_reg_4506 <= tmp_50_2_fu_1951_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        locy_0_2_t_reg_4290 <= locy_0_2_t_fu_1692_p2;
        rev1_reg_4257 <= rev1_fu_1631_p2;
        sel_tmp10_reg_4262 <= sel_tmp10_fu_1640_p2;
        sel_tmp12_reg_4269 <= sel_tmp12_fu_1644_p2;
        sel_tmp17_reg_4276 <= sel_tmp17_fu_1668_p2;
        sel_tmp19_reg_4283 <= sel_tmp19_fu_1673_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        newSel3_reg_4213 <= newSel3_fu_1514_p3;
        newSel4_reg_4223 <= newSel4_fu_1527_p3;
        newSel6_reg_4228 <= newSel6_fu_1585_p3;
        newSel7_reg_4238 <= newSel7_fu_1598_p3;
        or_cond1_reg_4218 <= or_cond1_fu_1521_p2;
        or_cond2_reg_4233 <= or_cond2_fu_1592_p2;
        or_cond37_2_reg_4248 <= or_cond37_2_fu_1615_p2;
        or_cond5_reg_4253 <= or_cond5_fu_1625_p2;
        or_cond6_reg_4202 <= or_cond6_fu_1394_p2;
        tmp_22_reg_4207 <= tmp_22_fu_1459_p1;
        tmp_27_reg_4243 <= tmp_27_fu_1605_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        or_cond3_1_reg_4593 <= or_cond3_1_fu_2050_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        or_cond3_2_reg_4645 <= or_cond3_2_fu_2122_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        or_cond3_reg_4541 <= or_cond3_fu_1978_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_1_fu_2050_p2))) begin
        or_cond4_1_reg_4597 <= or_cond4_1_fu_2060_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_2_fu_2122_p2))) begin
        or_cond4_2_reg_4649 <= or_cond4_2_fu_2132_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_fu_1978_p2))) begin
        or_cond4_reg_4545 <= or_cond4_fu_1988_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2)))) begin
        reg_1001 <= k_buf_0_val_2_q0;
        reg_1006 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
        reg_1010 <= k_buf_1_val_2_q0;
        reg_1015 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
        reg_1019 <= k_buf_2_val_2_q0;
        reg_1024 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_30_reg_4406) & (tmp_52_0_t_reg_4410 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_204 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_30_reg_4406) & (tmp_52_0_t_reg_4410 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_208 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_30_reg_4406) & ~(tmp_52_0_t_reg_4410 == ap_const_lv2_1) & ~(tmp_52_0_t_reg_4410 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_212 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_50_1_reg_4456) & (tmp_52_1_t_reg_4460 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_216 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_50_1_reg_4456) & (tmp_52_1_t_reg_4460 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_220 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_50_1_reg_4456) & ~(tmp_52_1_t_reg_4460 == ap_const_lv2_1) & ~(tmp_52_1_t_reg_4460 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_224 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_50_2_reg_4506) & (tmp_52_2_t_reg_4510 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_228 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_50_2_reg_4506) & (tmp_52_2_t_reg_4510 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_232 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_50_2_reg_4506) & ~(tmp_52_2_t_reg_4510 == ap_const_lv2_1) & ~(tmp_52_2_t_reg_4510 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_236 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & (ap_const_lv1_0 == tmp_28_fu_1867_p2))) begin
        slt1_reg_4395 <= slt1_fu_1872_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & (ap_const_lv1_0 == tmp_48_1_fu_1901_p2))) begin
        slt2_reg_4445 <= slt2_fu_1906_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & (ap_const_lv1_0 == tmp_48_2_fu_1935_p2))) begin
        slt3_reg_4495 <= slt3_fu_1940_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        src_kernel_win_0_val_0_1_1_reg_4697 <= src_kernel_win_0_val_0_0_fu_252;
        src_kernel_win_0_val_1_1_1_reg_4703 <= src_kernel_win_0_val_1_0_fu_264;
        src_kernel_win_0_val_2_1_1_reg_4709 <= src_kernel_win_0_val_2_0_fu_276;
        src_kernel_win_1_val_0_1_1_reg_4715 <= src_kernel_win_1_val_0_0_fu_288;
        src_kernel_win_1_val_1_1_1_reg_4727 <= src_kernel_win_1_val_1_0_fu_304;
        src_kernel_win_1_val_2_1_1_reg_4721 <= src_kernel_win_1_val_2_0_fu_300;
        src_kernel_win_2_val_0_1_1_reg_4733 <= src_kernel_win_2_val_0_0_fu_324;
        src_kernel_win_2_val_1_1_1_reg_4745 <= src_kernel_win_2_val_1_0_fu_340;
        src_kernel_win_2_val_2_1_1_reg_4739 <= src_kernel_win_2_val_2_0_fu_336;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4))) begin
        src_kernel_win_0_val_0_1_fu_256 <= src_kernel_win_0_val_0_1_1_reg_4697;
        src_kernel_win_0_val_1_1_fu_268 <= src_kernel_win_0_val_1_1_1_reg_4703;
        src_kernel_win_0_val_2_1_fu_280 <= src_kernel_win_0_val_2_1_1_reg_4709;
        src_kernel_win_1_val_0_1_fu_292 <= src_kernel_win_1_val_0_1_1_reg_4715;
        src_kernel_win_1_val_1_1_fu_308 <= src_kernel_win_1_val_1_1_1_reg_4727;
        src_kernel_win_1_val_2_1_fu_316 <= src_kernel_win_1_val_2_1_1_reg_4721;
        src_kernel_win_2_val_0_1_fu_328 <= src_kernel_win_2_val_0_1_1_reg_4733;
        src_kernel_win_2_val_1_1_fu_344 <= src_kernel_win_2_val_1_1_1_reg_4745;
        src_kernel_win_2_val_2_1_fu_332 <= src_kernel_win_2_val_2_1_1_reg_4739;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        temp_10_reg_4567 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        temp_13_reg_4671 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        temp_reg_4619 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it7))) begin
        tmp30_reg_5021[8] <= tmp30_fu_2886_p2[8];
tmp30_reg_5021[9] <= tmp30_fu_2886_p2[9];
tmp30_reg_5021[10] <= tmp30_fu_2886_p2[10];
tmp30_reg_5021[11] <= tmp30_fu_2886_p2[11];
tmp30_reg_5021[12] <= tmp30_fu_2886_p2[12];
tmp30_reg_5021[13] <= tmp30_fu_2886_p2[13];
tmp30_reg_5021[14] <= tmp30_fu_2886_p2[14];
tmp30_reg_5021[15] <= tmp30_fu_2886_p2[15];
tmp30_reg_5021[16] <= tmp30_fu_2886_p2[16];
tmp30_reg_5021[17] <= tmp30_fu_2886_p2[17];
tmp30_reg_5021[18] <= tmp30_fu_2886_p2[18];
tmp30_reg_5021[19] <= tmp30_fu_2886_p2[19];
tmp30_reg_5021[20] <= tmp30_fu_2886_p2[20];
tmp30_reg_5021[21] <= tmp30_fu_2886_p2[21];
tmp30_reg_5021[22] <= tmp30_fu_2886_p2[22];
tmp30_reg_5021[23] <= tmp30_fu_2886_p2[23];
tmp30_reg_5021[24] <= tmp30_fu_2886_p2[24];
tmp30_reg_5021[25] <= tmp30_fu_2886_p2[25];
        tmp31_reg_5026[8] <= tmp31_fu_2892_p2[8];
tmp31_reg_5026[9] <= tmp31_fu_2892_p2[9];
tmp31_reg_5026[10] <= tmp31_fu_2892_p2[10];
tmp31_reg_5026[11] <= tmp31_fu_2892_p2[11];
tmp31_reg_5026[12] <= tmp31_fu_2892_p2[12];
tmp31_reg_5026[13] <= tmp31_fu_2892_p2[13];
tmp31_reg_5026[14] <= tmp31_fu_2892_p2[14];
tmp31_reg_5026[15] <= tmp31_fu_2892_p2[15];
tmp31_reg_5026[16] <= tmp31_fu_2892_p2[16];
tmp31_reg_5026[17] <= tmp31_fu_2892_p2[17];
tmp31_reg_5026[18] <= tmp31_fu_2892_p2[18];
tmp31_reg_5026[19] <= tmp31_fu_2892_p2[19];
tmp31_reg_5026[20] <= tmp31_fu_2892_p2[20];
tmp31_reg_5026[21] <= tmp31_fu_2892_p2[21];
tmp31_reg_5026[22] <= tmp31_fu_2892_p2[22];
tmp31_reg_5026[23] <= tmp31_fu_2892_p2[23];
tmp31_reg_5026[24] <= tmp31_fu_2892_p2[24];
        tmp33_reg_5031[8] <= tmp33_fu_2908_p2[8];
tmp33_reg_5031[9] <= tmp33_fu_2908_p2[9];
tmp33_reg_5031[10] <= tmp33_fu_2908_p2[10];
tmp33_reg_5031[11] <= tmp33_fu_2908_p2[11];
tmp33_reg_5031[12] <= tmp33_fu_2908_p2[12];
tmp33_reg_5031[13] <= tmp33_fu_2908_p2[13];
tmp33_reg_5031[14] <= tmp33_fu_2908_p2[14];
tmp33_reg_5031[15] <= tmp33_fu_2908_p2[15];
tmp33_reg_5031[16] <= tmp33_fu_2908_p2[16];
tmp33_reg_5031[17] <= tmp33_fu_2908_p2[17];
tmp33_reg_5031[18] <= tmp33_fu_2908_p2[18];
tmp33_reg_5031[19] <= tmp33_fu_2908_p2[19];
tmp33_reg_5031[20] <= tmp33_fu_2908_p2[20];
tmp33_reg_5031[21] <= tmp33_fu_2908_p2[21];
tmp33_reg_5031[22] <= tmp33_fu_2908_p2[22];
tmp33_reg_5031[23] <= tmp33_fu_2908_p2[23];
tmp33_reg_5031[24] <= tmp33_fu_2908_p2[24];
tmp33_reg_5031[25] <= tmp33_fu_2908_p2[25];
        tmp43_reg_5036[8] <= tmp43_fu_3033_p2[8];
tmp43_reg_5036[9] <= tmp43_fu_3033_p2[9];
tmp43_reg_5036[10] <= tmp43_fu_3033_p2[10];
tmp43_reg_5036[11] <= tmp43_fu_3033_p2[11];
tmp43_reg_5036[12] <= tmp43_fu_3033_p2[12];
tmp43_reg_5036[13] <= tmp43_fu_3033_p2[13];
tmp43_reg_5036[14] <= tmp43_fu_3033_p2[14];
tmp43_reg_5036[15] <= tmp43_fu_3033_p2[15];
tmp43_reg_5036[16] <= tmp43_fu_3033_p2[16];
tmp43_reg_5036[17] <= tmp43_fu_3033_p2[17];
tmp43_reg_5036[18] <= tmp43_fu_3033_p2[18];
tmp43_reg_5036[19] <= tmp43_fu_3033_p2[19];
tmp43_reg_5036[20] <= tmp43_fu_3033_p2[20];
tmp43_reg_5036[21] <= tmp43_fu_3033_p2[21];
tmp43_reg_5036[22] <= tmp43_fu_3033_p2[22];
tmp43_reg_5036[23] <= tmp43_fu_3033_p2[23];
tmp43_reg_5036[24] <= tmp43_fu_3033_p2[24];
tmp43_reg_5036[25] <= tmp43_fu_3033_p2[25];
        tmp44_reg_5041[8] <= tmp44_fu_3039_p2[8];
tmp44_reg_5041[9] <= tmp44_fu_3039_p2[9];
tmp44_reg_5041[10] <= tmp44_fu_3039_p2[10];
tmp44_reg_5041[11] <= tmp44_fu_3039_p2[11];
tmp44_reg_5041[12] <= tmp44_fu_3039_p2[12];
tmp44_reg_5041[13] <= tmp44_fu_3039_p2[13];
tmp44_reg_5041[14] <= tmp44_fu_3039_p2[14];
tmp44_reg_5041[15] <= tmp44_fu_3039_p2[15];
tmp44_reg_5041[16] <= tmp44_fu_3039_p2[16];
tmp44_reg_5041[17] <= tmp44_fu_3039_p2[17];
tmp44_reg_5041[18] <= tmp44_fu_3039_p2[18];
tmp44_reg_5041[19] <= tmp44_fu_3039_p2[19];
tmp44_reg_5041[20] <= tmp44_fu_3039_p2[20];
tmp44_reg_5041[21] <= tmp44_fu_3039_p2[21];
tmp44_reg_5041[22] <= tmp44_fu_3039_p2[22];
tmp44_reg_5041[23] <= tmp44_fu_3039_p2[23];
tmp44_reg_5041[24] <= tmp44_fu_3039_p2[24];
        tmp46_reg_5046[8] <= tmp46_fu_3055_p2[8];
tmp46_reg_5046[9] <= tmp46_fu_3055_p2[9];
tmp46_reg_5046[10] <= tmp46_fu_3055_p2[10];
tmp46_reg_5046[11] <= tmp46_fu_3055_p2[11];
tmp46_reg_5046[12] <= tmp46_fu_3055_p2[12];
tmp46_reg_5046[13] <= tmp46_fu_3055_p2[13];
tmp46_reg_5046[14] <= tmp46_fu_3055_p2[14];
tmp46_reg_5046[15] <= tmp46_fu_3055_p2[15];
tmp46_reg_5046[16] <= tmp46_fu_3055_p2[16];
tmp46_reg_5046[17] <= tmp46_fu_3055_p2[17];
tmp46_reg_5046[18] <= tmp46_fu_3055_p2[18];
tmp46_reg_5046[19] <= tmp46_fu_3055_p2[19];
tmp46_reg_5046[20] <= tmp46_fu_3055_p2[20];
tmp46_reg_5046[21] <= tmp46_fu_3055_p2[21];
tmp46_reg_5046[22] <= tmp46_fu_3055_p2[22];
tmp46_reg_5046[23] <= tmp46_fu_3055_p2[23];
tmp46_reg_5046[24] <= tmp46_fu_3055_p2[24];
tmp46_reg_5046[25] <= tmp46_fu_3055_p2[25];
        tmp54_reg_5051[8] <= tmp54_fu_3180_p2[8];
tmp54_reg_5051[9] <= tmp54_fu_3180_p2[9];
tmp54_reg_5051[10] <= tmp54_fu_3180_p2[10];
tmp54_reg_5051[11] <= tmp54_fu_3180_p2[11];
tmp54_reg_5051[12] <= tmp54_fu_3180_p2[12];
tmp54_reg_5051[13] <= tmp54_fu_3180_p2[13];
tmp54_reg_5051[14] <= tmp54_fu_3180_p2[14];
tmp54_reg_5051[15] <= tmp54_fu_3180_p2[15];
tmp54_reg_5051[16] <= tmp54_fu_3180_p2[16];
tmp54_reg_5051[17] <= tmp54_fu_3180_p2[17];
tmp54_reg_5051[18] <= tmp54_fu_3180_p2[18];
tmp54_reg_5051[19] <= tmp54_fu_3180_p2[19];
tmp54_reg_5051[20] <= tmp54_fu_3180_p2[20];
tmp54_reg_5051[21] <= tmp54_fu_3180_p2[21];
tmp54_reg_5051[22] <= tmp54_fu_3180_p2[22];
tmp54_reg_5051[23] <= tmp54_fu_3180_p2[23];
tmp54_reg_5051[24] <= tmp54_fu_3180_p2[24];
tmp54_reg_5051[25] <= tmp54_fu_3180_p2[25];
        tmp55_reg_5056[8] <= tmp55_fu_3186_p2[8];
tmp55_reg_5056[9] <= tmp55_fu_3186_p2[9];
tmp55_reg_5056[10] <= tmp55_fu_3186_p2[10];
tmp55_reg_5056[11] <= tmp55_fu_3186_p2[11];
tmp55_reg_5056[12] <= tmp55_fu_3186_p2[12];
tmp55_reg_5056[13] <= tmp55_fu_3186_p2[13];
tmp55_reg_5056[14] <= tmp55_fu_3186_p2[14];
tmp55_reg_5056[15] <= tmp55_fu_3186_p2[15];
tmp55_reg_5056[16] <= tmp55_fu_3186_p2[16];
tmp55_reg_5056[17] <= tmp55_fu_3186_p2[17];
tmp55_reg_5056[18] <= tmp55_fu_3186_p2[18];
tmp55_reg_5056[19] <= tmp55_fu_3186_p2[19];
tmp55_reg_5056[20] <= tmp55_fu_3186_p2[20];
tmp55_reg_5056[21] <= tmp55_fu_3186_p2[21];
tmp55_reg_5056[22] <= tmp55_fu_3186_p2[22];
tmp55_reg_5056[23] <= tmp55_fu_3186_p2[23];
tmp55_reg_5056[24] <= tmp55_fu_3186_p2[24];
        tmp57_reg_5061[8] <= tmp57_fu_3202_p2[8];
tmp57_reg_5061[9] <= tmp57_fu_3202_p2[9];
tmp57_reg_5061[10] <= tmp57_fu_3202_p2[10];
tmp57_reg_5061[11] <= tmp57_fu_3202_p2[11];
tmp57_reg_5061[12] <= tmp57_fu_3202_p2[12];
tmp57_reg_5061[13] <= tmp57_fu_3202_p2[13];
tmp57_reg_5061[14] <= tmp57_fu_3202_p2[14];
tmp57_reg_5061[15] <= tmp57_fu_3202_p2[15];
tmp57_reg_5061[16] <= tmp57_fu_3202_p2[16];
tmp57_reg_5061[17] <= tmp57_fu_3202_p2[17];
tmp57_reg_5061[18] <= tmp57_fu_3202_p2[18];
tmp57_reg_5061[19] <= tmp57_fu_3202_p2[19];
tmp57_reg_5061[20] <= tmp57_fu_3202_p2[20];
tmp57_reg_5061[21] <= tmp57_fu_3202_p2[21];
tmp57_reg_5061[22] <= tmp57_fu_3202_p2[22];
tmp57_reg_5061[23] <= tmp57_fu_3202_p2[23];
tmp57_reg_5061[24] <= tmp57_fu_3202_p2[24];
tmp57_reg_5061[25] <= tmp57_fu_3202_p2[25];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1))) begin
        tmp_18_reg_4426 <= tmp_18_fu_1895_p1;
        tmp_42_1_reg_4476 <= tmp_42_1_fu_1929_p1;
        tmp_42_2_reg_4526 <= tmp_42_2_fu_1963_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1))) begin
        tmp_28_reg_4391 <= tmp_28_fu_1867_p2;
        tmp_48_1_reg_4441 <= tmp_48_1_fu_1901_p2;
        tmp_48_2_reg_4491 <= tmp_48_2_fu_1935_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6))) begin
        tmp_36_reg_4886 <= grp_fu_2465_p2;
        tmp_9640_0_0_1_reg_4891 <= grp_fu_2473_p2;
        tmp_9640_0_0_2_reg_4896 <= grp_fu_2482_p2;
        tmp_9640_0_1_1_reg_4906 <= grp_fu_2499_p2;
        tmp_9640_0_1_2_reg_4911 <= grp_fu_2508_p2;
        tmp_9640_0_1_reg_4901 <= grp_fu_2491_p2;
        tmp_9640_0_2_1_reg_4921 <= grp_fu_2525_p2;
        tmp_9640_0_2_2_reg_4926 <= grp_fu_2534_p2;
        tmp_9640_0_2_reg_4916 <= grp_fu_2517_p2;
        tmp_9640_1_0_1_reg_4936 <= grp_fu_2569_p2;
        tmp_9640_1_0_2_reg_4941 <= grp_fu_2578_p2;
        tmp_9640_1_1_1_reg_4951 <= grp_fu_2595_p2;
        tmp_9640_1_1_2_reg_4956 <= grp_fu_2604_p2;
        tmp_9640_1_1_reg_4946 <= grp_fu_2587_p2;
        tmp_9640_1_2_1_reg_4966 <= grp_fu_2621_p2;
        tmp_9640_1_2_2_reg_4971 <= grp_fu_2630_p2;
        tmp_9640_1_2_reg_4961 <= grp_fu_2613_p2;
        tmp_9640_1_reg_4931 <= grp_fu_2561_p2;
        tmp_9640_2_0_1_reg_4981 <= grp_fu_2665_p2;
        tmp_9640_2_0_2_reg_4986 <= grp_fu_2674_p2;
        tmp_9640_2_1_1_reg_4996 <= grp_fu_2691_p2;
        tmp_9640_2_1_2_reg_5001 <= grp_fu_2700_p2;
        tmp_9640_2_1_reg_4991 <= grp_fu_2683_p2;
        tmp_9640_2_2_1_reg_5011 <= grp_fu_2717_p2;
        tmp_9640_2_2_2_reg_5016 <= grp_fu_2726_p2;
        tmp_9640_2_2_reg_5006 <= grp_fu_2709_p2;
        tmp_9640_2_reg_4976 <= grp_fu_2657_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_28_fu_1867_p2) & (ap_const_lv1_0 == tmp_30_fu_1883_p2))) begin
        tmp_52_0_t_reg_4410 <= tmp_52_0_t_fu_1890_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_48_1_fu_1901_p2) & (ap_const_lv1_0 == tmp_50_1_fu_1917_p2))) begin
        tmp_52_1_t_reg_4460 <= tmp_52_1_t_fu_1924_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_48_2_fu_1935_p2) & (ap_const_lv1_0 == tmp_50_2_fu_1951_p2))) begin
        tmp_52_2_t_reg_4510 <= tmp_52_2_t_fu_1958_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it8))) begin
        tmp_57_reg_5066 <= {{sum_V_fu_3227_p2[ap_const_lv32_1B : ap_const_lv32_8]}};
        tmp_59_reg_5071 <= sum_V_fu_3227_p2[ap_const_lv32_1B];
        tmp_78_reg_5081 <= {{sum_V_1_fu_3274_p2[ap_const_lv32_1B : ap_const_lv32_8]}};
        tmp_79_reg_5086 <= sum_V_1_fu_3274_p2[ap_const_lv32_1B];
        tmp_87_reg_5096 <= {{sum_V_2_fu_3321_p2[ap_const_lv32_1B : ap_const_lv32_8]}};
        tmp_88_reg_5101 <= sum_V_2_fu_3321_p2[ap_const_lv32_1B];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        tmp_5_reg_4294 <= tmp_5_fu_1701_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == or_cond3_fu_1978_p2))) begin
        tmp_72_0_t_reg_4563 <= tmp_72_0_t_fu_2010_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == or_cond3_1_fu_2050_p2))) begin
        tmp_72_1_t_reg_4615 <= tmp_72_1_t_fu_2082_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == or_cond3_2_fu_2122_p2))) begin
        tmp_72_2_t_reg_4667 <= tmp_72_2_t_fu_2154_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it9))) begin
        tmp_72_reg_5116 <= ret_V_2_fu_3371_p3[ap_const_lv32_1F];
        tmp_73_reg_5121 <= tmp_73_fu_3396_p1;
        tmp_81_reg_5131 <= ret_V_5_fu_3422_p3[ap_const_lv32_1F];
        tmp_82_reg_5136 <= tmp_82_fu_3447_p1;
        tmp_90_reg_5146 <= ret_V_8_fu_3473_p3[ap_const_lv32_1F];
        tmp_91_reg_5151 <= tmp_91_fu_3498_p1;
        tr2_reg_5111 <= {{ret_V_2_fu_3371_p3[ap_const_lv32_1F : ap_const_lv32_8]}};
        tr3_reg_5126 <= {{ret_V_5_fu_3422_p3[ap_const_lv32_1F : ap_const_lv32_8]}};
        tr4_reg_5141 <= {{ret_V_8_fu_3473_p3[ap_const_lv32_1F : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_fu_1978_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1988_p2))) begin
        tmp_77_0_t_reg_4559 <= tmp_77_0_t_fu_2002_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_1_fu_2050_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_2060_p2))) begin
        tmp_77_1_t_reg_4611 <= tmp_77_1_t_fu_2074_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_2_fu_2122_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_2132_p2))) begin
        tmp_77_2_t_reg_4663 <= tmp_77_2_t_fu_2146_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1))) begin
        x_reg_4369 <= x_fu_1860_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_3_fu_1215_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_1215_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_3_fu_1215_p2)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_1215_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// grp_fu_2465_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2465_ce = ap_const_logic_1;
    end else begin
        grp_fu_2465_ce = ap_const_logic_0;
    end
end

/// grp_fu_2473_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2473_ce = ap_const_logic_1;
    end else begin
        grp_fu_2473_ce = ap_const_logic_0;
    end
end

/// grp_fu_2482_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2482_ce = ap_const_logic_1;
    end else begin
        grp_fu_2482_ce = ap_const_logic_0;
    end
end

/// grp_fu_2491_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2491_ce = ap_const_logic_1;
    end else begin
        grp_fu_2491_ce = ap_const_logic_0;
    end
end

/// grp_fu_2499_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2499_ce = ap_const_logic_1;
    end else begin
        grp_fu_2499_ce = ap_const_logic_0;
    end
end

/// grp_fu_2508_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2508_ce = ap_const_logic_1;
    end else begin
        grp_fu_2508_ce = ap_const_logic_0;
    end
end

/// grp_fu_2517_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2517_ce = ap_const_logic_1;
    end else begin
        grp_fu_2517_ce = ap_const_logic_0;
    end
end

/// grp_fu_2525_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2525_ce = ap_const_logic_1;
    end else begin
        grp_fu_2525_ce = ap_const_logic_0;
    end
end

/// grp_fu_2534_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2534_ce = ap_const_logic_1;
    end else begin
        grp_fu_2534_ce = ap_const_logic_0;
    end
end

/// grp_fu_2561_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2561_ce = ap_const_logic_1;
    end else begin
        grp_fu_2561_ce = ap_const_logic_0;
    end
end

/// grp_fu_2569_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2569_ce = ap_const_logic_1;
    end else begin
        grp_fu_2569_ce = ap_const_logic_0;
    end
end

/// grp_fu_2578_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2578_ce = ap_const_logic_1;
    end else begin
        grp_fu_2578_ce = ap_const_logic_0;
    end
end

/// grp_fu_2587_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2587_ce = ap_const_logic_1;
    end else begin
        grp_fu_2587_ce = ap_const_logic_0;
    end
end

/// grp_fu_2595_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2595_ce = ap_const_logic_1;
    end else begin
        grp_fu_2595_ce = ap_const_logic_0;
    end
end

/// grp_fu_2604_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2604_ce = ap_const_logic_1;
    end else begin
        grp_fu_2604_ce = ap_const_logic_0;
    end
end

/// grp_fu_2613_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2613_ce = ap_const_logic_1;
    end else begin
        grp_fu_2613_ce = ap_const_logic_0;
    end
end

/// grp_fu_2621_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2621_ce = ap_const_logic_1;
    end else begin
        grp_fu_2621_ce = ap_const_logic_0;
    end
end

/// grp_fu_2630_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2630_ce = ap_const_logic_1;
    end else begin
        grp_fu_2630_ce = ap_const_logic_0;
    end
end

/// grp_fu_2657_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2657_ce = ap_const_logic_1;
    end else begin
        grp_fu_2657_ce = ap_const_logic_0;
    end
end

/// grp_fu_2665_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2665_ce = ap_const_logic_1;
    end else begin
        grp_fu_2665_ce = ap_const_logic_0;
    end
end

/// grp_fu_2674_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2674_ce = ap_const_logic_1;
    end else begin
        grp_fu_2674_ce = ap_const_logic_0;
    end
end

/// grp_fu_2683_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2683_ce = ap_const_logic_1;
    end else begin
        grp_fu_2683_ce = ap_const_logic_0;
    end
end

/// grp_fu_2691_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2691_ce = ap_const_logic_1;
    end else begin
        grp_fu_2691_ce = ap_const_logic_0;
    end
end

/// grp_fu_2700_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2700_ce = ap_const_logic_1;
    end else begin
        grp_fu_2700_ce = ap_const_logic_0;
    end
end

/// grp_fu_2709_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2709_ce = ap_const_logic_1;
    end else begin
        grp_fu_2709_ce = ap_const_logic_0;
    end
end

/// grp_fu_2717_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2717_ce = ap_const_logic_1;
    end else begin
        grp_fu_2717_ce = ap_const_logic_0;
    end
end

/// grp_fu_2726_ce assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it4 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it5 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it6 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it4 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it5 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it5))))) begin
        grp_fu_2726_ce = ap_const_logic_1;
    end else begin
        grp_fu_2726_ce = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_18_fu_1895_p1 or tmp_29_fu_1877_p1 or ap_sig_bdd_3046 or ap_sig_bdd_1860)
begin
    if (ap_sig_bdd_1860) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1)) begin
            k_buf_0_val_0_address0 = tmp_18_fu_1895_p1;
        end else if (ap_sig_bdd_3046) begin
            k_buf_0_val_0_address0 = tmp_29_fu_1877_p1;
        end else begin
            k_buf_0_val_0_address0 = tmp_18_fu_1895_p1;
        end
    end else begin
        k_buf_0_val_0_address0 = tmp_18_fu_1895_p1;
    end
end

/// k_buf_0_val_0_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or k_buf_0_val_0_addr_2_reg_4420 or tmp_31_fu_2030_p1 or ap_sig_bdd_3052 or ap_sig_bdd_3051)
begin
    if (ap_sig_bdd_3051) begin
        if (ap_sig_bdd_3052) begin
            k_buf_0_val_0_address1 = k_buf_0_val_0_addr_2_reg_4420;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)) begin
            k_buf_0_val_0_address1 = tmp_31_fu_2030_p1;
        end else begin
            k_buf_0_val_0_address1 = tmp_31_fu_2030_p1;
        end
    end else begin
        k_buf_0_val_0_address1 = tmp_31_fu_2030_p1;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond5_reg_4253 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it1 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 or ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_28_fu_1867_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_28_fu_1867_p2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1)))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_28_reg_4391 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_28_reg_4391 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_address1 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or k_buf_0_val_1_addr_2_reg_4414 or tmp_18_reg_4426 or tmp_34_fu_1994_p1 or tmp_31_fu_2030_p1 or ap_sig_bdd_3059 or ap_sig_bdd_3061 or ap_sig_bdd_3063 or ap_sig_bdd_3049)
begin
    if (ap_sig_bdd_3049) begin
        if (ap_sig_bdd_3063) begin
            k_buf_0_val_1_address1 = k_buf_0_val_1_addr_2_reg_4414;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2)) begin
            k_buf_0_val_1_address1 = tmp_18_reg_4426;
        end else if (ap_sig_bdd_3061) begin
            k_buf_0_val_1_address1 = tmp_31_fu_2030_p1;
        end else if (ap_sig_bdd_3059) begin
            k_buf_0_val_1_address1 = tmp_34_fu_1994_p1;
        end else begin
            k_buf_0_val_1_address1 = tmp_18_reg_4426;
        end
    end else begin
        k_buf_0_val_1_address1 = tmp_18_reg_4426;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond5_reg_4253 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it1 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 or ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_28_fu_1867_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_28_fu_1867_p2))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_28_reg_4391 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or or_cond3_fu_1978_p2 or or_cond4_fu_1988_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_fu_1978_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1988_p2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_28_reg_4391 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_18_fu_1895_p1 or tmp_29_fu_1877_p1 or ap_sig_bdd_3046 or ap_sig_bdd_1860)
begin
    if (ap_sig_bdd_1860) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1)) begin
            k_buf_0_val_2_address0 = tmp_18_fu_1895_p1;
        end else if (ap_sig_bdd_3046) begin
            k_buf_0_val_2_address0 = tmp_29_fu_1877_p1;
        end else begin
            k_buf_0_val_2_address0 = tmp_18_fu_1895_p1;
        end
    end else begin
        k_buf_0_val_2_address0 = tmp_18_fu_1895_p1;
    end
end

/// k_buf_0_val_2_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or k_buf_0_val_2_addr_1_reg_4400 or tmp_34_fu_1994_p1 or tmp_31_fu_2030_p1 or ap_sig_bdd_3052 or ap_sig_bdd_3051 or ap_sig_bdd_3068)
begin
    if (ap_sig_bdd_3051) begin
        if (ap_sig_bdd_3052) begin
            k_buf_0_val_2_address1 = k_buf_0_val_2_addr_1_reg_4400;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)) begin
            k_buf_0_val_2_address1 = tmp_31_fu_2030_p1;
        end else if (ap_sig_bdd_3068) begin
            k_buf_0_val_2_address1 = tmp_34_fu_1994_p1;
        end else begin
            k_buf_0_val_2_address1 = tmp_31_fu_2030_p1;
        end
    end else begin
        k_buf_0_val_2_address1 = tmp_31_fu_2030_p1;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond5_reg_4253 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it1 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 or ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_28_fu_1867_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_28_fu_1867_p2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1)))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_28_reg_4391 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or or_cond3_fu_1978_p2 or or_cond4_fu_1988_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_fu_1978_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1988_p2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_28_reg_4391 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_42_1_fu_1929_p1 or tmp_49_1_fu_1911_p1 or ap_sig_bdd_1860 or ap_sig_bdd_3070)
begin
    if (ap_sig_bdd_1860) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1)) begin
            k_buf_1_val_0_address0 = tmp_42_1_fu_1929_p1;
        end else if (ap_sig_bdd_3070) begin
            k_buf_1_val_0_address0 = tmp_49_1_fu_1911_p1;
        end else begin
            k_buf_1_val_0_address0 = tmp_42_1_fu_1929_p1;
        end
    end else begin
        k_buf_1_val_0_address0 = tmp_42_1_fu_1929_p1;
    end
end

/// k_buf_1_val_0_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or k_buf_1_val_0_addr_2_reg_4470 or tmp_54_1_fu_2102_p1 or ap_sig_bdd_3051 or ap_sig_bdd_3072)
begin
    if (ap_sig_bdd_3051) begin
        if (ap_sig_bdd_3072) begin
            k_buf_1_val_0_address1 = k_buf_1_val_0_addr_2_reg_4470;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)) begin
            k_buf_1_val_0_address1 = tmp_54_1_fu_2102_p1;
        end else begin
            k_buf_1_val_0_address1 = tmp_54_1_fu_2102_p1;
        end
    end else begin
        k_buf_1_val_0_address1 = tmp_54_1_fu_2102_p1;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond5_reg_4253 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it1 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 or ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_48_1_fu_1901_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_48_1_fu_1901_p2)))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_1_reg_4441 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_1_reg_4441 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_address1 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or k_buf_1_val_1_addr_2_reg_4464 or tmp_42_1_reg_4476 or tmp_62_1_fu_2066_p1 or tmp_54_1_fu_2102_p1 or ap_sig_bdd_3061 or ap_sig_bdd_3049 or ap_sig_bdd_3076 or ap_sig_bdd_3078)
begin
    if (ap_sig_bdd_3049) begin
        if (ap_sig_bdd_3078) begin
            k_buf_1_val_1_address1 = k_buf_1_val_1_addr_2_reg_4464;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2)) begin
            k_buf_1_val_1_address1 = tmp_42_1_reg_4476;
        end else if (ap_sig_bdd_3061) begin
            k_buf_1_val_1_address1 = tmp_54_1_fu_2102_p1;
        end else if (ap_sig_bdd_3076) begin
            k_buf_1_val_1_address1 = tmp_62_1_fu_2066_p1;
        end else begin
            k_buf_1_val_1_address1 = tmp_42_1_reg_4476;
        end
    end else begin
        k_buf_1_val_1_address1 = tmp_42_1_reg_4476;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond5_reg_4253 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it1 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 or ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_48_1_fu_1901_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_48_1_fu_1901_p2))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_1_reg_4441 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or or_cond3_1_fu_2050_p2 or or_cond4_1_fu_2060_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_1_fu_2050_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_2060_p2)))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_1_reg_4441 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_42_1_fu_1929_p1 or tmp_49_1_fu_1911_p1 or ap_sig_bdd_1860 or ap_sig_bdd_3070)
begin
    if (ap_sig_bdd_1860) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1)) begin
            k_buf_1_val_2_address0 = tmp_42_1_fu_1929_p1;
        end else if (ap_sig_bdd_3070) begin
            k_buf_1_val_2_address0 = tmp_49_1_fu_1911_p1;
        end else begin
            k_buf_1_val_2_address0 = tmp_42_1_fu_1929_p1;
        end
    end else begin
        k_buf_1_val_2_address0 = tmp_42_1_fu_1929_p1;
    end
end

/// k_buf_1_val_2_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or k_buf_1_val_2_addr_1_reg_4450 or tmp_62_1_fu_2066_p1 or tmp_54_1_fu_2102_p1 or ap_sig_bdd_3051 or ap_sig_bdd_3072 or ap_sig_bdd_3082)
begin
    if (ap_sig_bdd_3051) begin
        if (ap_sig_bdd_3072) begin
            k_buf_1_val_2_address1 = k_buf_1_val_2_addr_1_reg_4450;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)) begin
            k_buf_1_val_2_address1 = tmp_54_1_fu_2102_p1;
        end else if (ap_sig_bdd_3082) begin
            k_buf_1_val_2_address1 = tmp_62_1_fu_2066_p1;
        end else begin
            k_buf_1_val_2_address1 = tmp_54_1_fu_2102_p1;
        end
    end else begin
        k_buf_1_val_2_address1 = tmp_54_1_fu_2102_p1;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond5_reg_4253 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it1 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 or ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_48_1_fu_1901_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_48_1_fu_1901_p2)))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_1_reg_4441 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or or_cond3_1_fu_2050_p2 or or_cond4_1_fu_2060_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_1_fu_2050_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_2060_p2)))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_1_reg_4441 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_42_2_fu_1963_p1 or tmp_49_2_fu_1945_p1 or ap_sig_bdd_1860 or ap_sig_bdd_3084)
begin
    if (ap_sig_bdd_1860) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1)) begin
            k_buf_2_val_0_address0 = tmp_42_2_fu_1963_p1;
        end else if (ap_sig_bdd_3084) begin
            k_buf_2_val_0_address0 = tmp_49_2_fu_1945_p1;
        end else begin
            k_buf_2_val_0_address0 = tmp_42_2_fu_1963_p1;
        end
    end else begin
        k_buf_2_val_0_address0 = tmp_42_2_fu_1963_p1;
    end
end

/// k_buf_2_val_0_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or k_buf_2_val_0_addr_2_reg_4520 or tmp_54_2_fu_2174_p1 or ap_sig_bdd_3051 or ap_sig_bdd_3086)
begin
    if (ap_sig_bdd_3051) begin
        if (ap_sig_bdd_3086) begin
            k_buf_2_val_0_address1 = k_buf_2_val_0_addr_2_reg_4520;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)) begin
            k_buf_2_val_0_address1 = tmp_54_2_fu_2174_p1;
        end else begin
            k_buf_2_val_0_address1 = tmp_54_2_fu_2174_p1;
        end
    end else begin
        k_buf_2_val_0_address1 = tmp_54_2_fu_2174_p1;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond5_reg_4253 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it1 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 or ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_48_2_fu_1935_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_48_2_fu_1935_p2)))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_2_reg_4491 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_2_reg_4491 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_address1 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or k_buf_2_val_1_addr_2_reg_4514 or tmp_42_2_reg_4526 or tmp_62_2_fu_2138_p1 or tmp_54_2_fu_2174_p1 or ap_sig_bdd_3061 or ap_sig_bdd_3049 or ap_sig_bdd_3090 or ap_sig_bdd_3092)
begin
    if (ap_sig_bdd_3049) begin
        if (ap_sig_bdd_3092) begin
            k_buf_2_val_1_address1 = k_buf_2_val_1_addr_2_reg_4514;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2)) begin
            k_buf_2_val_1_address1 = tmp_42_2_reg_4526;
        end else if (ap_sig_bdd_3061) begin
            k_buf_2_val_1_address1 = tmp_54_2_fu_2174_p1;
        end else if (ap_sig_bdd_3090) begin
            k_buf_2_val_1_address1 = tmp_62_2_fu_2138_p1;
        end else begin
            k_buf_2_val_1_address1 = tmp_42_2_reg_4526;
        end
    end else begin
        k_buf_2_val_1_address1 = tmp_42_2_reg_4526;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond5_reg_4253 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it1 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 or ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_48_2_fu_1935_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_48_2_fu_1935_p2))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_2_reg_4491 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or or_cond3_2_fu_2122_p2 or or_cond4_2_fu_2132_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_2_fu_2122_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_2132_p2)))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_2_reg_4491 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_42_2_fu_1963_p1 or tmp_49_2_fu_1945_p1 or ap_sig_bdd_1860 or ap_sig_bdd_3084)
begin
    if (ap_sig_bdd_1860) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1)) begin
            k_buf_2_val_2_address0 = tmp_42_2_fu_1963_p1;
        end else if (ap_sig_bdd_3084) begin
            k_buf_2_val_2_address0 = tmp_49_2_fu_1945_p1;
        end else begin
            k_buf_2_val_2_address0 = tmp_42_2_fu_1963_p1;
        end
    end else begin
        k_buf_2_val_2_address0 = tmp_42_2_fu_1963_p1;
    end
end

/// k_buf_2_val_2_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or k_buf_2_val_2_addr_1_reg_4500 or tmp_62_2_fu_2138_p1 or tmp_54_2_fu_2174_p1 or ap_sig_bdd_3051 or ap_sig_bdd_3086 or ap_sig_bdd_3096)
begin
    if (ap_sig_bdd_3051) begin
        if (ap_sig_bdd_3086) begin
            k_buf_2_val_2_address1 = k_buf_2_val_2_addr_1_reg_4500;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)) begin
            k_buf_2_val_2_address1 = tmp_54_2_fu_2174_p1;
        end else if (ap_sig_bdd_3096) begin
            k_buf_2_val_2_address1 = tmp_62_2_fu_2138_p1;
        end else begin
            k_buf_2_val_2_address1 = tmp_54_2_fu_2174_p1;
        end
    end else begin
        k_buf_2_val_2_address1 = tmp_54_2_fu_2174_p1;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond5_reg_4253 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it1 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 or ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_48_2_fu_1935_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_48_2_fu_1935_p2)))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_2_reg_4491 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or or_cond3_2_fu_2122_p2 or or_cond4_2_fu_2132_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond3_2_fu_2122_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_2132_p2)))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_2_reg_4491 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it10 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it10 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it10 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it10 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it10 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it10 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_28_reg_4391 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_1_reg_4441 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_2_reg_4491 or ap_sig_bdd_110 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it10 or ap_sig_bdd_141 or ap_reg_ppiten_pp0_it11 or exitcond8_fu_1067_p2 or tmp_3_fu_1215_p2 or exitcond_fu_1043_p2 or exitcond9_fu_1055_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == exitcond_fu_1043_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            if ((ap_const_lv1_0 == exitcond9_fu_1055_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            if (~(ap_const_lv1_0 == exitcond8_fu_1067_p2)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if ((ap_const_lv1_0 == tmp_3_fu_1215_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
        ap_ST_pp0_stg0_fsm_7 : 
            if ((~((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10)) & ~((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
            end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_110) | (ap_sig_bdd_141 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_st20_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
            end
        ap_ST_st20_fsm_8 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_cast_cast_fu_1848_p1 = $signed(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1);
assign ImagLoc_x_fu_1728_p2 = (tmp_4_cast1_fu_1697_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_1_cast69_cast159_cast_fu_1463_p1 = $unsigned(ImagLoc_y_1_reg_4154);
assign ImagLoc_y_1_fu_1316_p2 = (tmp18_cast1_fu_1201_p1 + ap_const_lv13_1FFB);
assign ImagLoc_y_2_cast66_cast162_cast_fu_1534_p1 = $unsigned(ImagLoc_y_2_reg_4173);
assign ImagLoc_y_2_fu_1349_p2 = (tmp18_cast1_fu_1201_p1 + ap_const_lv13_1FFA);
assign ImagLoc_y_cast73_cast_cast5_cast_fu_1386_p1 = $unsigned(ImagLoc_y_reg_4106);
assign ImagLoc_y_fu_1231_p2 = (tmp18_cast1_fu_1201_p1 + ap_const_lv13_1FFC);

/// ap_sig_bdd_110 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_28_reg_4391 or tmp_48_1_reg_4441 or tmp_48_2_reg_4491)
begin
    ap_sig_bdd_110 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391)) | (~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441)) | (~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491)));
end

/// ap_sig_bdd_141 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_tmp_5_reg_4294_pp0_it10 or ap_reg_ppstg_brmerge1_reg_4365_pp0_it10)
begin
    ap_sig_bdd_141 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it10)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it10) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_4365_pp0_it10) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_1860 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it1)
begin
    ap_sig_bdd_1860 = ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_4294_pp0_it1));
end

/// ap_sig_bdd_3046 assign process. ///
always @ (or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 or ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_28_fu_1867_p2)
begin
    ap_sig_bdd_3046 = ((ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_28_fu_1867_p2));
end

/// ap_sig_bdd_3049 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2)
begin
    ap_sig_bdd_3049 = ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0));
end

/// ap_sig_bdd_3051 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 or ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253)
begin
    ap_sig_bdd_3051 = ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_5_reg_4294_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253));
end

/// ap_sig_bdd_3052 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_28_reg_4391)
begin
    ap_sig_bdd_3052 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391));
end

/// ap_sig_bdd_3059 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_28_reg_4391 or or_cond3_fu_1978_p2 or or_cond4_fu_1988_p2)
begin
    ap_sig_bdd_3059 = ((ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_28_reg_4391) & (ap_const_lv1_0 == or_cond3_fu_1978_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1988_p2));
end

/// ap_sig_bdd_3061 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2)
begin
    ap_sig_bdd_3061 = ((ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2));
end

/// ap_sig_bdd_3063 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_28_reg_4391)
begin
    ap_sig_bdd_3063 = ((ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_28_reg_4391));
end

/// ap_sig_bdd_3068 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_28_reg_4391 or or_cond3_fu_1978_p2 or or_cond4_fu_1988_p2)
begin
    ap_sig_bdd_3068 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_28_reg_4391) & (ap_const_lv1_0 == or_cond3_fu_1978_p2) & ~(ap_const_lv1_0 == or_cond4_fu_1988_p2));
end

/// ap_sig_bdd_3070 assign process. ///
always @ (or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 or ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_48_1_fu_1901_p2)
begin
    ap_sig_bdd_3070 = ((ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_48_1_fu_1901_p2));
end

/// ap_sig_bdd_3072 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_1_reg_4441)
begin
    ap_sig_bdd_3072 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441));
end

/// ap_sig_bdd_3076 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_1_reg_4441 or or_cond3_1_fu_2050_p2 or or_cond4_1_fu_2060_p2)
begin
    ap_sig_bdd_3076 = ((ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_1_reg_4441) & (ap_const_lv1_0 == or_cond3_1_fu_2050_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_2060_p2));
end

/// ap_sig_bdd_3078 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_1_reg_4441)
begin
    ap_sig_bdd_3078 = ((ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_1_reg_4441));
end

/// ap_sig_bdd_3082 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_1_reg_4441 or or_cond3_1_fu_2050_p2 or or_cond4_1_fu_2060_p2)
begin
    ap_sig_bdd_3082 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_1_reg_4441) & (ap_const_lv1_0 == or_cond3_1_fu_2050_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_2060_p2));
end

/// ap_sig_bdd_3084 assign process. ///
always @ (or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it1 or ap_reg_ppstg_brmerge_reg_4336_pp0_it1 or tmp_48_2_fu_1935_p2)
begin
    ap_sig_bdd_3084 = ((ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it1) & ~(ap_const_lv1_0 == tmp_48_2_fu_1935_p2));
end

/// ap_sig_bdd_3086 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_2_reg_4491)
begin
    ap_sig_bdd_3086 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491));
end

/// ap_sig_bdd_3090 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_2_reg_4491 or or_cond3_2_fu_2122_p2 or or_cond4_2_fu_2132_p2)
begin
    ap_sig_bdd_3090 = ((ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_2_reg_4491) & (ap_const_lv1_0 == or_cond3_2_fu_2122_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_2132_p2));
end

/// ap_sig_bdd_3092 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_4336_pp0_it2 or or_cond5_reg_4253 or ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_2_reg_4491)
begin
    ap_sig_bdd_3092 = ((ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_4336_pp0_it2) & (ap_const_lv1_0 == or_cond5_reg_4253) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & ~(ap_const_lv1_0 == tmp_48_2_reg_4491));
end

/// ap_sig_bdd_3096 assign process. ///
always @ (ap_reg_ppstg_tmp_35_reg_4325_pp0_it2 or tmp_48_2_reg_4491 or or_cond3_2_fu_2122_p2 or or_cond4_2_fu_2132_p2)
begin
    ap_sig_bdd_3096 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_35_reg_4325_pp0_it2) & (ap_const_lv1_0 == tmp_48_2_reg_4491) & (ap_const_lv1_0 == or_cond3_2_fu_2122_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_2132_p2));
end
assign brmerge1_fu_1844_p2 = (tmp16_reg_4345 | tmp15_reg_4340);
assign brmerge39_2_fu_1620_p2 = (icmp1_reg_4113 | rev_fu_1610_p2);
assign brmerge_fu_1761_p2 = (or_cond6_reg_4202 | or_cond37_2_reg_4248);
assign cols_cast1_fu_1092_p1 = $unsigned(cols);
assign cols_cast2_fu_1110_p1 = $unsigned(cols);
assign exitcond8_fu_1067_p2 = (p_0210_rec_reg_778 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond9_fu_1055_p2 = (p_0206_rec_reg_767 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond_fu_1043_p2 = (p_0202_rec_reg_756 == ap_const_lv2_3? 1'b1: 1'b0);
assign grp_fu_2465_p0 = grp_fu_2465_p00;
assign grp_fu_2465_p00 = $unsigned(src_kernel_win_0_val_2_1_fu_280);
assign grp_fu_2465_p1 = tmp_91_cast_reg_4017;
assign grp_fu_2473_p0 = grp_fu_2473_p00;
assign grp_fu_2473_p00 = $unsigned(src_kernel_win_0_val_2_1_1_reg_4709);
assign grp_fu_2473_p1 = tmp_93_cast_reg_4024;
assign grp_fu_2482_p0 = grp_fu_2482_p00;
assign grp_fu_2482_p00 = $unsigned(src_kernel_win_0_val_2_0_fu_276);
assign grp_fu_2482_p1 = tmp_95_cast_reg_4031;
assign grp_fu_2491_p0 = grp_fu_2491_p00;
assign grp_fu_2491_p00 = $unsigned(src_kernel_win_0_val_1_1_fu_268);
assign grp_fu_2491_p1 = tmp_97_cast_reg_4038;
assign grp_fu_2499_p0 = grp_fu_2499_p00;
assign grp_fu_2499_p00 = $unsigned(src_kernel_win_0_val_1_1_1_reg_4703);
assign grp_fu_2499_p1 = tmp_99_cast_reg_4045;
assign grp_fu_2508_p0 = grp_fu_2508_p00;
assign grp_fu_2508_p00 = $unsigned(src_kernel_win_0_val_1_0_fu_264);
assign grp_fu_2508_p1 = tmp_101_cast_reg_4052;
assign grp_fu_2517_p0 = grp_fu_2517_p00;
assign grp_fu_2517_p00 = $unsigned(src_kernel_win_0_val_0_1_fu_256);
assign grp_fu_2517_p1 = tmp_103_cast_reg_4059;
assign grp_fu_2525_p0 = grp_fu_2525_p00;
assign grp_fu_2525_p00 = $unsigned(src_kernel_win_0_val_0_1_1_reg_4697);
assign grp_fu_2525_p1 = tmp_105_cast_reg_4066;
assign grp_fu_2534_p0 = grp_fu_2534_p00;
assign grp_fu_2534_p00 = $unsigned(src_kernel_win_0_val_0_0_fu_252);
assign grp_fu_2534_p1 = tmp_107_cast_reg_4073;
assign grp_fu_2561_p0 = grp_fu_2561_p00;
assign grp_fu_2561_p00 = $unsigned(src_kernel_win_1_val_2_1_fu_316);
assign grp_fu_2561_p1 = tmp_91_cast_reg_4017;
assign grp_fu_2569_p0 = grp_fu_2569_p00;
assign grp_fu_2569_p00 = $unsigned(src_kernel_win_1_val_2_1_1_reg_4721);
assign grp_fu_2569_p1 = tmp_93_cast_reg_4024;
assign grp_fu_2578_p0 = grp_fu_2578_p00;
assign grp_fu_2578_p00 = $unsigned(src_kernel_win_1_val_2_0_fu_300);
assign grp_fu_2578_p1 = tmp_95_cast_reg_4031;
assign grp_fu_2587_p0 = grp_fu_2587_p00;
assign grp_fu_2587_p00 = $unsigned(src_kernel_win_1_val_1_1_fu_308);
assign grp_fu_2587_p1 = tmp_97_cast_reg_4038;
assign grp_fu_2595_p0 = grp_fu_2595_p00;
assign grp_fu_2595_p00 = $unsigned(src_kernel_win_1_val_1_1_1_reg_4727);
assign grp_fu_2595_p1 = tmp_99_cast_reg_4045;
assign grp_fu_2604_p0 = grp_fu_2604_p00;
assign grp_fu_2604_p00 = $unsigned(src_kernel_win_1_val_1_0_fu_304);
assign grp_fu_2604_p1 = tmp_101_cast_reg_4052;
assign grp_fu_2613_p0 = grp_fu_2613_p00;
assign grp_fu_2613_p00 = $unsigned(src_kernel_win_1_val_0_1_fu_292);
assign grp_fu_2613_p1 = tmp_103_cast_reg_4059;
assign grp_fu_2621_p0 = grp_fu_2621_p00;
assign grp_fu_2621_p00 = $unsigned(src_kernel_win_1_val_0_1_1_reg_4715);
assign grp_fu_2621_p1 = tmp_105_cast_reg_4066;
assign grp_fu_2630_p0 = grp_fu_2630_p00;
assign grp_fu_2630_p00 = $unsigned(src_kernel_win_1_val_0_0_fu_288);
assign grp_fu_2630_p1 = tmp_107_cast_reg_4073;
assign grp_fu_2657_p0 = grp_fu_2657_p00;
assign grp_fu_2657_p00 = $unsigned(src_kernel_win_2_val_2_1_fu_332);
assign grp_fu_2657_p1 = tmp_91_cast_reg_4017;
assign grp_fu_2665_p0 = grp_fu_2665_p00;
assign grp_fu_2665_p00 = $unsigned(src_kernel_win_2_val_2_1_1_reg_4739);
assign grp_fu_2665_p1 = tmp_93_cast_reg_4024;
assign grp_fu_2674_p0 = grp_fu_2674_p00;
assign grp_fu_2674_p00 = $unsigned(src_kernel_win_2_val_2_0_fu_336);
assign grp_fu_2674_p1 = tmp_95_cast_reg_4031;
assign grp_fu_2683_p0 = grp_fu_2683_p00;
assign grp_fu_2683_p00 = $unsigned(src_kernel_win_2_val_1_1_fu_344);
assign grp_fu_2683_p1 = tmp_97_cast_reg_4038;
assign grp_fu_2691_p0 = grp_fu_2691_p00;
assign grp_fu_2691_p00 = $unsigned(src_kernel_win_2_val_1_1_1_reg_4745);
assign grp_fu_2691_p1 = tmp_99_cast_reg_4045;
assign grp_fu_2700_p0 = grp_fu_2700_p00;
assign grp_fu_2700_p00 = $unsigned(src_kernel_win_2_val_1_0_fu_340);
assign grp_fu_2700_p1 = tmp_101_cast_reg_4052;
assign grp_fu_2709_p0 = grp_fu_2709_p00;
assign grp_fu_2709_p00 = $unsigned(src_kernel_win_2_val_0_1_fu_328);
assign grp_fu_2709_p1 = tmp_103_cast_reg_4059;
assign grp_fu_2717_p0 = grp_fu_2717_p00;
assign grp_fu_2717_p00 = $unsigned(src_kernel_win_2_val_0_1_1_reg_4733);
assign grp_fu_2717_p1 = tmp_105_cast_reg_4066;
assign grp_fu_2726_p0 = grp_fu_2726_p00;
assign grp_fu_2726_p00 = $unsigned(src_kernel_win_2_val_0_0_fu_324);
assign grp_fu_2726_p1 = tmp_107_cast_reg_4073;
assign heightloop_cast77_cast_fu_1088_p1 = $unsigned(heightloop_fu_1082_p2);
assign heightloop_fu_1082_p2 = (rows_cast1_fu_1079_p1 + ap_const_lv13_5);
assign i_V_fu_1220_p2 = (t_V_reg_789 + ap_const_lv12_1);
assign icmp1_fu_1251_p2 = ($signed(tr1_fu_1241_p4) < $signed(12'b1)? 1'b1: 1'b0);
assign icmp2_fu_3502_p2 = ($signed(tr2_reg_5111) < $signed(24'b1)? 1'b1: 1'b0);
assign icmp3_fu_3522_p2 = ($signed(tr3_reg_5126) < $signed(24'b1)? 1'b1: 1'b0);
assign icmp4_fu_3542_p2 = ($signed(tr4_reg_5141) < $signed(24'b1)? 1'b1: 1'b0);
assign icmp_fu_1722_p2 = (tr_fu_1712_p4 == ap_const_lv11_0? 1'b1: 1'b0);
assign j_V_fu_1706_p2 = (t_V_1_reg_800 + ap_const_lv12_1);
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_29_fu_1877_p1;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_address0 = tmp_49_1_fu_1911_p1;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_address0 = tmp_49_2_fu_1945_p1;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign locy_0_0_t_fu_1636_p2 = (tmp_8_reg_4145 - tmp_22_reg_4207);
assign locy_0_1_t_fu_1663_p2 = (tmp_8_reg_4145 - tmp_24_fu_1659_p1);
assign locy_0_2_t_fu_1692_p2 = (tmp_8_reg_4145 - tmp_26_fu_1688_p1);
assign newSel1_fu_1444_p3 = ((tmp_17_reg_4119)? ImagLoc_y_cast73_cast_cast5_cast_fu_1386_p1: p_assign_6_fu_1402_p2);
assign newSel210_cast_fu_1650_p1 = $unsigned(newSel3_reg_4213);
assign newSel216_cast_fu_1679_p1 = $unsigned(newSel6_reg_4228);
assign newSel2_fu_1451_p3 = ((or_cond_fu_1438_p2)? newSel_cast_cast_fu_1434_p1: newSel1_fu_1444_p3);
assign newSel3_fu_1514_p3 = ((sel_tmp16_fu_1508_p2)? p_assign_8_reg_4166: ap_const_lv13_0);
assign newSel4_fu_1527_p3 = ((tmp_47_0_1_reg_4159)? ImagLoc_y_1_cast69_cast159_cast_fu_1463_p1: p_assign_9_fu_1483_p2);
assign newSel5_fu_1653_p3 = ((or_cond1_reg_4218)? newSel210_cast_fu_1650_p1: newSel4_reg_4223);
assign newSel6_fu_1585_p3 = ((sel_tmp23_fu_1579_p2)? p_assign_10_reg_4185: ap_const_lv13_0);
assign newSel7_fu_1598_p3 = ((tmp_47_0_2_reg_4178)? ImagLoc_y_2_cast66_cast162_cast_fu_1534_p1: p_assign_11_fu_1554_p2);
assign newSel8_fu_1682_p3 = ((or_cond2_reg_4233)? newSel216_cast_fu_1679_p1: newSel7_reg_4238);
assign newSel_cast_cast_fu_1434_p1 = $unsigned(newSel_fu_1427_p3);
assign newSel_fu_1427_p3 = ((sel_tmp7_fu_1422_p2)? p_assign_5_reg_4125: ap_const_lv13_0);
assign or_cond1_fu_1521_p2 = (sel_tmp16_fu_1508_p2 | sel_tmp14_fu_1493_p2);
assign or_cond2_fu_1592_p2 = (sel_tmp23_fu_1579_p2 | sel_tmp21_fu_1564_p2);
assign or_cond37_2_fu_1615_p2 = (tmp_41_2_reg_4197 & rev_fu_1610_p2);
assign or_cond3_1_fu_2050_p2 = (rev4_fu_2041_p2 & tmp_55_1_fu_2046_p2);
assign or_cond3_2_fu_2122_p2 = (rev5_fu_2113_p2 & tmp_55_2_fu_2118_p2);
assign or_cond3_fu_1978_p2 = (rev2_fu_1969_p2 & tmp_32_fu_1974_p2);
assign or_cond4_1_fu_2060_p2 = (rev4_fu_2041_p2 & tmp_57_1_fu_2056_p2);
assign or_cond4_2_fu_2132_p2 = (rev5_fu_2113_p2 & tmp_57_2_fu_2128_p2);
assign or_cond4_fu_1988_p2 = (rev2_fu_1969_p2 & tmp_33_fu_1984_p2);
assign or_cond5_fu_1625_p2 = (brmerge39_2_fu_1620_p2 & tmp_35_not_fu_1389_p2);
assign or_cond6_fu_1394_p2 = (icmp1_reg_4113 & tmp_35_not_fu_1389_p2);
assign or_cond_fu_1438_p2 = (sel_tmp7_fu_1422_p2 | sel_tmp2_fu_1412_p2);
assign p_assign_10_fu_1368_p3 = ((tmp_25_fu_1360_p3)? p_assign_s_fu_1343_p2: ImagLoc_y_2_fu_1349_p2);
assign p_assign_11_fu_1554_p2 = (tmp_63_0_cast_cast_cast_reg_4005 + tmp_64_0_2_cast266_cast_fu_1550_p1);
assign p_assign_1_fu_1739_p2 = (ap_const_lv13_0 - tmp_4_cast1_fu_1697_p1);
assign p_assign_2_fu_1753_p3 = ((tmp_35_fu_1745_p3)? p_assign_1_fu_1739_p2: ImagLoc_x_fu_1728_p2);
assign p_assign_3_fu_1806_p1 = $signed(tmp_16_fu_1797_p2);
assign p_assign_3_fu_1806_p2 = (tmp_29_cast_cast_reg_3990 + p_assign_3_fu_1806_p1);
assign p_assign_4_fu_1209_p2 = (ap_const_lv13_3 - tmp18_cast1_fu_1201_p1);
assign p_assign_5_fu_1275_p3 = ((tmp_19_fu_1267_p3)? p_assign_4_fu_1209_p2: ImagLoc_y_fu_1231_p2);
assign p_assign_6_fu_1402_p2 = (tmp_63_0_cast_cast_cast_reg_4005 + tmp_64_0_cast_cast264_cast_fu_1399_p1);
assign p_assign_7_fu_1310_p2 = (p_assign_4_fu_1209_p2 + ap_const_lv13_1);
assign p_assign_8_fu_1335_p3 = ((tmp_23_fu_1327_p3)? p_assign_7_fu_1310_p2: ImagLoc_y_1_fu_1316_p2);
assign p_assign_9_fu_1483_p2 = (tmp_63_0_cast_cast_cast_reg_4005 + tmp_64_0_1_cast265_cast_fu_1479_p1);
assign p_assign_s_fu_1343_p2 = (p_assign_4_fu_1209_p2 + ap_const_lv13_2);
assign p_dst_data_stream_0_V_din = ((icmp2_fu_3502_p2)? tmp_3_i_fu_3507_p3: ap_const_lv8_FF);
assign p_dst_data_stream_1_V_din = ((icmp3_fu_3522_p2)? tmp_3_i2_fu_3527_p3: ap_const_lv8_FF);
assign p_dst_data_stream_2_V_din = ((icmp4_fu_3542_p2)? tmp_3_i3_fu_3547_p3: ap_const_lv8_FF);
assign p_i_1_fu_3414_p1 = ret_V_3_fu_3400_p1;
assign p_i_1_fu_3414_p3 = ((tmp_90_1_fu_3409_p2)? p_i_1_fu_3414_p1: ret_V_4_fu_3403_p2);
assign p_i_2_fu_3465_p1 = ret_V_6_fu_3451_p1;
assign p_i_2_fu_3465_p3 = ((tmp_90_2_fu_3460_p2)? p_i_2_fu_3465_p1: ret_V_7_fu_3454_p2);
assign p_i_fu_3363_p1 = ret_V_fu_3349_p1;
assign p_i_fu_3363_p3 = ((tmp_38_fu_3358_p2)? p_i_fu_3363_p1: ret_V_1_fu_3352_p2);
assign p_rec2_fu_1049_p2 = (p_0202_rec_reg_756 + ap_const_lv2_1);
assign p_rec3_fu_1061_p2 = (p_0206_rec_reg_767 + ap_const_lv2_1);
assign p_rec_fu_1073_p2 = (p_0210_rec_reg_778 + ap_const_lv2_1);
assign ref_fu_1104_p2 = (rows_cast1_fu_1079_p1 + ap_const_lv13_1FFF);
assign ret_V_1_fu_3352_p0 = ret_V_fu_3349_p1;
assign ret_V_1_fu_3352_p2 = (ret_V_1_fu_3352_p0 + ap_const_lv32_1);
assign ret_V_2_fu_3371_p2 = ret_V_fu_3349_p1;
assign ret_V_2_fu_3371_p3 = ((tmp_59_reg_5071)? p_i_fu_3363_p3: ret_V_2_fu_3371_p2);
assign ret_V_3_fu_3400_p1 = $signed(tmp_78_reg_5081);
assign ret_V_4_fu_3403_p0 = ret_V_3_fu_3400_p1;
assign ret_V_4_fu_3403_p2 = (ret_V_4_fu_3403_p0 + ap_const_lv32_1);
assign ret_V_5_fu_3422_p2 = ret_V_3_fu_3400_p1;
assign ret_V_5_fu_3422_p3 = ((tmp_79_reg_5086)? p_i_1_fu_3414_p3: ret_V_5_fu_3422_p2);
assign ret_V_6_fu_3451_p1 = $signed(tmp_87_reg_5096);
assign ret_V_7_fu_3454_p0 = ret_V_6_fu_3451_p1;
assign ret_V_7_fu_3454_p2 = (ret_V_7_fu_3454_p0 + ap_const_lv32_1);
assign ret_V_8_fu_3473_p2 = ret_V_6_fu_3451_p1;
assign ret_V_8_fu_3473_p3 = ((tmp_88_reg_5101)? p_i_2_fu_3465_p3: ret_V_8_fu_3473_p2);
assign ret_V_fu_3349_p1 = $signed(tmp_57_reg_5066);
assign rev1_fu_1631_p2 = (ult_reg_4101 ^ ap_const_lv1_1);
assign rev2_fu_1969_p2 = (slt1_reg_4395 ^ ap_const_lv1_1);
assign rev3_fu_1770_p2 = (ult1_fu_1765_p2 ^ ap_const_lv1_1);
assign rev4_fu_2041_p2 = (slt2_reg_4445 ^ ap_const_lv1_1);
assign rev5_fu_2113_p2 = (slt3_reg_4495 ^ ap_const_lv1_1);
assign rev_fu_1610_p2 = (slt_reg_4192 ^ ap_const_lv1_1);
assign rows_cast1_fu_1079_p1 = $unsigned(rows);
assign rows_cast_fu_1101_p1 = $unsigned(rows);
assign sel_tmp10_fu_1640_p2 = (tmp_8_reg_4145 == tmp_22_reg_4207? 1'b1: 1'b0);
assign sel_tmp11_fu_2257_p3 = ((sel_tmp10_reg_4262)? reg_1006: reg_1001);
assign sel_tmp12_fu_1644_p2 = (locy_0_0_t_fu_1636_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp13_fu_1488_p2 = (tmp_47_0_1_reg_4159 ^ ap_const_lv1_1);
assign sel_tmp14_fu_1493_p2 = (tmp_11_reg_3995 & sel_tmp13_fu_1488_p2);
assign sel_tmp15_fu_1502_p2 = (sel_tmp30_demorgan_fu_1498_p2 ^ ap_const_lv1_1);
assign sel_tmp16_fu_1508_p2 = (tmp_59_0_1_fu_1469_p2 & sel_tmp15_fu_1502_p2);
assign sel_tmp17_demorgan_fu_1298_p2 = (tmp_17_fu_1262_p2 | tmp_11_reg_3995);
assign sel_tmp17_fu_1668_p2 = (tmp_8_reg_4145 == tmp_24_fu_1659_p1? 1'b1: 1'b0);
assign sel_tmp18_fu_2272_p3 = ((sel_tmp17_reg_4276)? reg_1006: reg_1001);
assign sel_tmp19_fu_1673_p2 = (locy_0_1_t_fu_1663_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp1_fu_1407_p2 = (tmp_17_reg_4119 ^ ap_const_lv1_1);
assign sel_tmp20_fu_1559_p2 = (tmp_47_0_2_reg_4178 ^ ap_const_lv1_1);
assign sel_tmp21_fu_1564_p2 = (tmp_11_reg_3995 & sel_tmp20_fu_1559_p2);
assign sel_tmp22_fu_1573_p2 = (sel_tmp43_demorgan_fu_1569_p2 ^ ap_const_lv1_1);
assign sel_tmp23_fu_1579_p2 = (tmp_59_0_2_fu_1540_p2 & sel_tmp22_fu_1573_p2);
assign sel_tmp24_fu_2330_p3 = ((sel_tmp10_reg_4262)? reg_1015: reg_1010);
assign sel_tmp25_fu_2345_p3 = ((sel_tmp17_reg_4276)? reg_1015: reg_1010);
assign sel_tmp26_fu_2403_p3 = ((sel_tmp10_reg_4262)? reg_1024: reg_1019);
assign sel_tmp27_fu_2418_p3 = ((sel_tmp17_reg_4276)? reg_1024: reg_1019);
assign sel_tmp2_fu_1412_p2 = (tmp_11_reg_3995 & sel_tmp1_fu_1407_p2);
assign sel_tmp30_demorgan_fu_1498_p2 = (tmp_47_0_1_reg_4159 | tmp_11_reg_3995);
assign sel_tmp3_fu_1818_p2 = (tmp_4_reg_4318 ^ ap_const_lv1_1);
assign sel_tmp43_demorgan_fu_1569_p2 = (tmp_47_0_2_reg_4178 | tmp_11_reg_3995);
assign sel_tmp4_fu_1823_p2 = (tmp_6_reg_3984 & sel_tmp3_fu_1818_p2);
assign sel_tmp5_fu_1854_p3 = ((sel_tmp4_reg_4355)? ap_const_lv15_0: sel_tmp_reg_4350);
assign sel_tmp6_fu_1417_p2 = (sel_tmp17_demorgan_reg_4140 ^ ap_const_lv1_1);
assign sel_tmp7_fu_1422_p2 = (tmp_20_reg_4130 & sel_tmp6_fu_1417_p2);
assign sel_tmp8_demorgan_fu_1828_p2 = (tmp_4_reg_4318 | tmp_6_reg_3984);
assign sel_tmp8_fu_1832_p2 = (sel_tmp8_demorgan_fu_1828_p2 ^ ap_const_lv1_1);
assign sel_tmp9_fu_1838_p2 = (tmp_7_fu_1792_p2 & sel_tmp8_fu_1832_p2);
assign sel_tmp_fu_1811_p1 = $signed(ImagLoc_x_reg_4303);
assign sel_tmp_fu_1811_p3 = ((tmp_4_reg_4318)? sel_tmp_fu_1811_p1: p_assign_3_fu_1806_p2);
assign slt1_fu_1872_p0 = ImagLoc_x_cast_cast_fu_1848_p1;
assign slt1_fu_1872_p2 = ($signed(slt1_fu_1872_p0) < $signed(cols_cast2_reg_3956)? 1'b1: 1'b0);
assign slt2_fu_1906_p0 = ImagLoc_x_cast_cast_fu_1848_p1;
assign slt2_fu_1906_p2 = ($signed(slt2_fu_1906_p0) < $signed(cols_cast2_reg_3956)? 1'b1: 1'b0);
assign slt3_fu_1940_p0 = ImagLoc_x_cast_cast_fu_1848_p1;
assign slt3_fu_1940_p2 = ($signed(slt3_fu_1940_p0) < $signed(cols_cast2_reg_3956)? 1'b1: 1'b0);
assign slt_fu_1376_p2 = ($signed(ImagLoc_y_fu_1231_p2) < $signed(ref_reg_3950)? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_0_2_fu_2264_p3 = ((sel_tmp12_reg_4269)? k_buf_0_val_1_q1: sel_tmp11_fu_2257_p3);
assign src_kernel_win_0_val_1_0_2_fu_2279_p3 = ((sel_tmp19_reg_4283)? k_buf_0_val_1_q1: sel_tmp18_fu_2272_p3);
assign src_kernel_win_1_val_0_0_2_fu_2337_p3 = ((sel_tmp12_reg_4269)? k_buf_1_val_1_q1: sel_tmp24_fu_2330_p3);
assign src_kernel_win_1_val_1_0_2_fu_2352_p3 = ((sel_tmp19_reg_4283)? k_buf_1_val_1_q1: sel_tmp25_fu_2345_p3);
assign src_kernel_win_2_val_0_0_2_fu_2410_p3 = ((sel_tmp12_reg_4269)? k_buf_2_val_1_q1: sel_tmp26_fu_2403_p3);
assign src_kernel_win_2_val_1_0_2_fu_2425_p3 = ((sel_tmp19_reg_4283)? k_buf_2_val_1_q1: sel_tmp27_fu_2418_p3);
assign sum_V_1_fu_3274_p0 = $signed(tmp47_fu_3264_p2);
assign sum_V_1_fu_3274_p1 = $signed(tmp43_reg_5036);
assign sum_V_1_fu_3274_p2 = (sum_V_1_fu_3274_p0 + sum_V_1_fu_3274_p1);
assign sum_V_2_fu_3321_p0 = $signed(tmp58_fu_3311_p2);
assign sum_V_2_fu_3321_p1 = $signed(tmp54_reg_5051);
assign sum_V_2_fu_3321_p2 = (sum_V_2_fu_3321_p0 + sum_V_2_fu_3321_p1);
assign sum_V_fu_3227_p0 = $signed(tmp34_fu_3217_p2);
assign sum_V_fu_3227_p1 = $signed(tmp30_reg_5021);
assign sum_V_fu_3227_p2 = (sum_V_fu_3227_p0 + sum_V_fu_3227_p1);
assign tmp15_fu_1776_p2 = (icmp_fu_1722_p2 | tmp_27_reg_4243);
assign tmp16_fu_1781_p2 = (rev1_reg_4257 | rev3_fu_1770_p2);
assign tmp18_cast1_fu_1201_p1 = $unsigned(t_V_reg_789);
assign tmp18_cast_fu_1205_p1 = $unsigned(t_V_reg_789);
assign tmp28_fu_2866_p0 = $signed(tmp_45_fu_2833_p3);
assign tmp28_fu_2866_p1 = $signed(tmp_47_fu_2844_p3);
assign tmp28_fu_2866_p2 = (tmp28_fu_2866_p0 + tmp28_fu_2866_p1);
assign tmp29_fu_2876_p0 = $signed(tmp_44_fu_2822_p3);
assign tmp29_fu_2876_p1 = $signed(tmp_43_fu_2811_p3);
assign tmp29_fu_2876_p2 = (tmp29_fu_2876_p0 + tmp29_fu_2876_p1);
assign tmp30_fu_2886_p0 = $signed(tmp29_fu_2876_p2);
assign tmp30_fu_2886_p1 = $signed(tmp28_fu_2866_p2);
assign tmp30_fu_2886_p2 = (tmp30_fu_2886_p0 + tmp30_fu_2886_p1);
assign tmp31_fu_2892_p0 = $signed(tmp_37_fu_2767_p3);
assign tmp31_fu_2892_p1 = $signed(tmp_40_fu_2778_p3);
assign tmp31_fu_2892_p2 = (tmp31_fu_2892_p0 + tmp31_fu_2892_p1);
assign tmp32_fu_2898_p0 = $signed(tmp_41_fu_2789_p3);
assign tmp32_fu_2898_p1 = $signed(tmp_48_fu_2855_p3);
assign tmp32_fu_2898_p2 = (tmp32_fu_2898_p0 + tmp32_fu_2898_p1);
assign tmp33_fu_2908_p0 = $signed(tmp32_fu_2898_p2);
assign tmp33_fu_2908_p1 = $signed(tmp_42_fu_2800_p3);
assign tmp33_fu_2908_p2 = (tmp33_fu_2908_p0 + tmp33_fu_2908_p1);
assign tmp34_fu_3217_p0 = $signed(tmp33_reg_5031);
assign tmp34_fu_3217_p1 = $signed(tmp31_reg_5026);
assign tmp34_fu_3217_p2 = (tmp34_fu_3217_p0 + tmp34_fu_3217_p1);
assign tmp41_fu_3013_p0 = $signed(tmp_56_fu_2980_p3);
assign tmp41_fu_3013_p1 = $signed(tmp_58_fu_2991_p3);
assign tmp41_fu_3013_p2 = (tmp41_fu_3013_p0 + tmp41_fu_3013_p1);
assign tmp42_fu_3023_p0 = $signed(tmp_55_fu_2969_p3);
assign tmp42_fu_3023_p1 = $signed(tmp_54_fu_2958_p3);
assign tmp42_fu_3023_p2 = (tmp42_fu_3023_p0 + tmp42_fu_3023_p1);
assign tmp43_fu_3033_p0 = $signed(tmp42_fu_3023_p2);
assign tmp43_fu_3033_p1 = $signed(tmp41_fu_3013_p2);
assign tmp43_fu_3033_p2 = (tmp43_fu_3033_p0 + tmp43_fu_3033_p1);
assign tmp44_fu_3039_p0 = $signed(tmp_49_fu_2914_p3);
assign tmp44_fu_3039_p1 = $signed(tmp_51_fu_2925_p3);
assign tmp44_fu_3039_p2 = (tmp44_fu_3039_p0 + tmp44_fu_3039_p1);
assign tmp45_fu_3045_p0 = $signed(tmp_52_fu_2936_p3);
assign tmp45_fu_3045_p1 = $signed(tmp_60_fu_3002_p3);
assign tmp45_fu_3045_p2 = (tmp45_fu_3045_p0 + tmp45_fu_3045_p1);
assign tmp46_fu_3055_p0 = $signed(tmp45_fu_3045_p2);
assign tmp46_fu_3055_p1 = $signed(tmp_53_fu_2947_p3);
assign tmp46_fu_3055_p2 = (tmp46_fu_3055_p0 + tmp46_fu_3055_p1);
assign tmp47_fu_3264_p0 = $signed(tmp46_reg_5046);
assign tmp47_fu_3264_p1 = $signed(tmp44_reg_5041);
assign tmp47_fu_3264_p2 = (tmp47_fu_3264_p0 + tmp47_fu_3264_p1);
assign tmp52_fu_3160_p0 = $signed(tmp_68_fu_3127_p3);
assign tmp52_fu_3160_p1 = $signed(tmp_69_fu_3138_p3);
assign tmp52_fu_3160_p2 = (tmp52_fu_3160_p0 + tmp52_fu_3160_p1);
assign tmp53_fu_3170_p0 = $signed(tmp_67_fu_3116_p3);
assign tmp53_fu_3170_p1 = $signed(tmp_66_fu_3105_p3);
assign tmp53_fu_3170_p2 = (tmp53_fu_3170_p0 + tmp53_fu_3170_p1);
assign tmp54_fu_3180_p0 = $signed(tmp53_fu_3170_p2);
assign tmp54_fu_3180_p1 = $signed(tmp52_fu_3160_p2);
assign tmp54_fu_3180_p2 = (tmp54_fu_3180_p0 + tmp54_fu_3180_p1);
assign tmp55_fu_3186_p0 = $signed(tmp_62_fu_3061_p3);
assign tmp55_fu_3186_p1 = $signed(tmp_63_fu_3072_p3);
assign tmp55_fu_3186_p2 = (tmp55_fu_3186_p0 + tmp55_fu_3186_p1);
assign tmp56_fu_3192_p0 = $signed(tmp_64_fu_3083_p3);
assign tmp56_fu_3192_p1 = $signed(tmp_70_fu_3149_p3);
assign tmp56_fu_3192_p2 = (tmp56_fu_3192_p0 + tmp56_fu_3192_p1);
assign tmp57_fu_3202_p0 = $signed(tmp56_fu_3192_p2);
assign tmp57_fu_3202_p1 = $signed(tmp_65_fu_3094_p3);
assign tmp57_fu_3202_p2 = (tmp57_fu_3202_p0 + tmp57_fu_3202_p1);
assign tmp58_fu_3311_p0 = $signed(tmp57_reg_5061);
assign tmp58_fu_3311_p1 = $signed(tmp55_reg_5056);
assign tmp58_fu_3311_p2 = (tmp58_fu_3311_p0 + tmp58_fu_3311_p1);
assign tmp_101_cast_fu_1183_p1 = $signed(kernel_val_1_2_V_read);
assign tmp_103_cast_fu_1186_p1 = $signed(kernel_val_2_0_V_read);
assign tmp_105_cast_fu_1189_p1 = $signed(kernel_val_2_1_V_read);
assign tmp_107_cast_fu_1192_p1 = $signed(kernel_val_2_2_V_read);
assign tmp_10_fu_1137_p3 = {{cols}, {ap_const_lv1_0}};
assign tmp_11_fu_1148_p2 = (rows == ap_const_lv12_1? 1'b1: 1'b0);
assign tmp_12_fu_1153_p3 = {{rows}, {ap_const_lv1_0}};
assign tmp_13_fu_1164_p1 = ref_fu_1104_p2[1:0];
assign tmp_14_fu_1195_p2 = (tmp_9_fu_1123_p1 ^ ap_const_lv2_3);
assign tmp_15_fu_1257_p2 = ($signed(ImagLoc_y_fu_1231_p2) < $signed(ref_reg_3950)? 1'b1: 1'b0);
assign tmp_16_fu_1797_p2 = (p_assign_2_reg_4329 ^ ap_const_lv13_1FFF);
assign tmp_17_fu_1262_p2 = (ImagLoc_y_fu_1231_p2 < rows_cast1_reg_3918? 1'b1: 1'b0);
assign tmp_18_fu_1895_p1 = $signed(x_fu_1860_p3);
assign tmp_19_fu_1267_p3 = ImagLoc_y_fu_1231_p2[ap_const_lv32_C];
assign tmp_20_fu_1287_p0 = $signed(p_assign_5_fu_1275_p3);
assign tmp_20_fu_1287_p2 = ($signed(tmp_20_fu_1287_p0) < $signed(rows_cast_reg_3943)? 1'b1: 1'b0);
assign tmp_21_fu_1292_p2 = (p_assign_5_fu_1275_p3 ^ ap_const_lv13_1FFF);
assign tmp_22_fu_1459_p1 = newSel2_fu_1451_p3[1:0];
assign tmp_23_fu_1327_p3 = ImagLoc_y_1_fu_1316_p2[ap_const_lv32_C];
assign tmp_24_fu_1659_p1 = newSel5_fu_1653_p3[1:0];
assign tmp_25_fu_1360_p3 = ImagLoc_y_2_fu_1349_p2[ap_const_lv32_C];
assign tmp_26_fu_1688_p1 = newSel8_fu_1682_p3[1:0];
assign tmp_27_fu_1605_p2 = ($signed(ImagLoc_y_reg_4106) < $signed(13'b1)? 1'b1: 1'b0);
assign tmp_28_fu_1867_p0 = ImagLoc_x_cast_cast_fu_1848_p1;
assign tmp_28_fu_1867_p2 = ($signed(tmp_28_fu_1867_p0) < $signed(cols_cast2_reg_3956)? 1'b1: 1'b0);
assign tmp_29_cast_cast_fu_1144_p1 = $unsigned(tmp_10_fu_1137_p3);
assign tmp_29_fu_1877_p1 = $signed(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1);
assign tmp_2_fu_1126_p2 = (cols_cast1_fu_1092_p1 + ap_const_lv13_1FFD);
assign tmp_30_fu_1883_p2 = ($signed(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1) < $signed(tmp_2_reg_3977)? 1'b1: 1'b0);
assign tmp_31_fu_2030_p1 = $signed(x_reg_4369);
assign tmp_32_fu_1974_p2 = (tmp_cast_cast_cast_reg_3967 == x_reg_4369? 1'b1: 1'b0);
assign tmp_33_fu_1984_p2 = ($signed(tmp_cast_cast_cast_reg_3967) > $signed(x_reg_4369)? 1'b1: 1'b0);
assign tmp_34_fu_1994_p1 = $signed(x_reg_4369);
assign tmp_35_fu_1745_p3 = ImagLoc_x_fu_1728_p2[ap_const_lv32_C];
assign tmp_35_not_fu_1389_p2 = ($signed(ImagLoc_y_reg_4106) > $signed(13'b1111111111110)? 1'b1: 1'b0);
assign tmp_37_fu_2767_p3 = {{tmp_36_reg_4886}, {ap_const_lv8_0}};
assign tmp_38_fu_3358_p2 = (tmp_61_reg_5076 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_39_fu_1887_p1 = ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1[1:0];
assign tmp_3_fu_1215_p2 = (tmp18_cast_fu_1205_p1 < heightloop_cast77_cast_reg_3925? 1'b1: 1'b0);
assign tmp_3_i2_fu_3527_p3 = ((tmp_81_reg_5131)? ap_const_lv8_0: tmp_82_reg_5136);
assign tmp_3_i3_fu_3547_p3 = ((tmp_90_reg_5146)? ap_const_lv8_0: tmp_91_reg_5151);
assign tmp_3_i_fu_3507_p3 = ((tmp_72_reg_5116)? ap_const_lv8_0: tmp_73_reg_5121);
assign tmp_40_fu_2778_p3 = {{tmp_9640_0_0_1_reg_4891}, {ap_const_lv8_0}};
assign tmp_41_2_fu_1381_p0 = $signed(ImagLoc_y_fu_1231_p2);
assign tmp_41_2_fu_1381_p2 = ($signed(tmp_41_2_fu_1381_p0) < $signed(heightloop_cast77_cast_reg_3925)? 1'b1: 1'b0);
assign tmp_41_fu_2789_p3 = {{tmp_9640_0_0_2_reg_4896}, {ap_const_lv8_0}};
assign tmp_42_1_fu_1929_p1 = $signed(x_fu_1860_p3);
assign tmp_42_2_fu_1963_p1 = $signed(x_fu_1860_p3);
assign tmp_42_fu_2800_p3 = {{tmp_9640_0_1_reg_4901}, {ap_const_lv8_0}};
assign tmp_43_fu_2811_p3 = {{tmp_9640_0_1_1_reg_4906}, {ap_const_lv8_0}};
assign tmp_44_fu_2822_p3 = {{tmp_9640_0_1_2_reg_4911}, {ap_const_lv8_0}};
assign tmp_45_fu_2833_p3 = {{tmp_9640_0_2_reg_4916}, {ap_const_lv8_0}};
assign tmp_46_fu_2007_p1 = x_reg_4369[1:0];
assign tmp_47_0_1_fu_1322_p2 = (ImagLoc_y_1_fu_1316_p2 < rows_cast1_reg_3918? 1'b1: 1'b0);
assign tmp_47_0_2_fu_1355_p2 = (ImagLoc_y_2_fu_1349_p2 < rows_cast1_reg_3918? 1'b1: 1'b0);
assign tmp_47_fu_2844_p3 = {{tmp_9640_0_2_1_reg_4921}, {ap_const_lv8_0}};
assign tmp_48_1_fu_1901_p0 = ImagLoc_x_cast_cast_fu_1848_p1;
assign tmp_48_1_fu_1901_p2 = ($signed(tmp_48_1_fu_1901_p0) < $signed(cols_cast2_reg_3956)? 1'b1: 1'b0);
assign tmp_48_2_fu_1935_p0 = ImagLoc_x_cast_cast_fu_1848_p1;
assign tmp_48_2_fu_1935_p2 = ($signed(tmp_48_2_fu_1935_p0) < $signed(cols_cast2_reg_3956)? 1'b1: 1'b0);
assign tmp_48_fu_2855_p3 = {{tmp_9640_0_2_2_reg_4926}, {ap_const_lv8_0}};
assign tmp_49_1_fu_1911_p1 = $signed(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1);
assign tmp_49_2_fu_1945_p1 = $signed(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1);
assign tmp_49_fu_2914_p3 = {{tmp_9640_1_reg_4931}, {ap_const_lv8_0}};
assign tmp_4_cast1_fu_1697_p1 = $unsigned(t_V_1_reg_800);
assign tmp_4_fu_1734_p2 = (ImagLoc_x_fu_1728_p2 < cols_cast1_reg_3932? 1'b1: 1'b0);
assign tmp_50_1_fu_1917_p2 = ($signed(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1) < $signed(tmp_2_reg_3977)? 1'b1: 1'b0);
assign tmp_50_2_fu_1951_p2 = ($signed(ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1) < $signed(tmp_2_reg_3977)? 1'b1: 1'b0);
assign tmp_50_fu_1999_p1 = x_reg_4369[1:0];
assign tmp_51_fu_2925_p3 = {{tmp_9640_1_0_1_reg_4936}, {ap_const_lv8_0}};
assign tmp_52_0_t_fu_1890_p2 = (tmp_39_fu_1887_p1 + tmp_14_reg_4080);
assign tmp_52_1_t_fu_1924_p2 = (tmp_74_fu_1921_p1 + tmp_14_reg_4080);
assign tmp_52_2_t_fu_1958_p2 = (tmp_83_fu_1955_p1 + tmp_14_reg_4080);
assign tmp_52_fu_2936_p3 = {{tmp_9640_1_0_2_reg_4941}, {ap_const_lv8_0}};
assign tmp_53_fu_2947_p3 = {{tmp_9640_1_1_reg_4946}, {ap_const_lv8_0}};
assign tmp_54_1_fu_2102_p1 = $signed(x_reg_4369);
assign tmp_54_2_fu_2174_p1 = $signed(x_reg_4369);
assign tmp_54_fu_2958_p3 = {{tmp_9640_1_1_1_reg_4951}, {ap_const_lv8_0}};
assign tmp_55_1_fu_2046_p2 = (tmp_cast_cast_cast_reg_3967 == x_reg_4369? 1'b1: 1'b0);
assign tmp_55_2_fu_2118_p2 = (tmp_cast_cast_cast_reg_3967 == x_reg_4369? 1'b1: 1'b0);
assign tmp_55_fu_2969_p3 = {{tmp_9640_1_1_2_reg_4956}, {ap_const_lv8_0}};
assign tmp_56_fu_2980_p3 = {{tmp_9640_1_2_reg_4961}, {ap_const_lv8_0}};
assign tmp_57_1_fu_2056_p2 = ($signed(tmp_cast_cast_cast_reg_3967) > $signed(x_reg_4369)? 1'b1: 1'b0);
assign tmp_57_2_fu_2128_p2 = ($signed(tmp_cast_cast_cast_reg_3967) > $signed(x_reg_4369)? 1'b1: 1'b0);
assign tmp_58_fu_2991_p3 = {{tmp_9640_1_2_1_reg_4966}, {ap_const_lv8_0}};
assign tmp_59_0_1_fu_1469_p0 = $signed(p_assign_8_reg_4166);
assign tmp_59_0_1_fu_1469_p2 = ($signed(tmp_59_0_1_fu_1469_p0) < $signed(rows_cast_reg_3943)? 1'b1: 1'b0);
assign tmp_59_0_2_fu_1540_p0 = $signed(p_assign_10_reg_4185);
assign tmp_59_0_2_fu_1540_p2 = ($signed(tmp_59_0_2_fu_1540_p0) < $signed(rows_cast_reg_3943)? 1'b1: 1'b0);
assign tmp_5_fu_1701_p2 = (tmp_4_cast1_fu_1697_p1 < widthloop_reg_3937? 1'b1: 1'b0);
assign tmp_60_fu_3002_p3 = {{tmp_9640_1_2_2_reg_4971}, {ap_const_lv8_0}};
assign tmp_61_fu_3251_p1 = sum_V_fu_3227_p2[7:0];
assign tmp_62_1_fu_2066_p1 = $signed(x_reg_4369);
assign tmp_62_2_fu_2138_p1 = $signed(x_reg_4369);
assign tmp_62_fu_3061_p3 = {{tmp_9640_2_reg_4976}, {ap_const_lv8_0}};
assign tmp_63_0_cast_cast_cast_fu_1160_p1 = $unsigned(tmp_12_fu_1153_p3);
assign tmp_63_fu_3072_p3 = {{tmp_9640_2_0_1_reg_4981}, {ap_const_lv8_0}};
assign tmp_64_0_1_cast265_cast_fu_1479_p1 = $unsigned(tmp_64_0_1_fu_1474_p2);
assign tmp_64_0_1_fu_1474_p2 = (p_assign_8_reg_4166 ^ ap_const_lv13_3);
assign tmp_64_0_2_cast266_cast_fu_1550_p1 = $unsigned(tmp_64_0_2_fu_1545_p2);
assign tmp_64_0_2_fu_1545_p2 = (p_assign_10_reg_4185 ^ ap_const_lv13_3);
assign tmp_64_0_cast_cast264_cast_fu_1399_p1 = $unsigned(tmp_21_reg_4135);
assign tmp_64_fu_3083_p3 = {{tmp_9640_2_0_2_reg_4986}, {ap_const_lv8_0}};
assign tmp_65_fu_3094_p3 = {{tmp_9640_2_1_reg_4991}, {ap_const_lv8_0}};
assign tmp_66_fu_3105_p3 = {{tmp_9640_2_1_1_reg_4996}, {ap_const_lv8_0}};
assign tmp_67_fu_3116_p3 = {{tmp_9640_2_1_2_reg_5001}, {ap_const_lv8_0}};
assign tmp_68_fu_3127_p3 = {{tmp_9640_2_2_reg_5006}, {ap_const_lv8_0}};
assign tmp_69_fu_3138_p3 = {{tmp_9640_2_2_1_reg_5011}, {ap_const_lv8_0}};
assign tmp_6_fu_1132_p2 = (cols == ap_const_lv12_1? 1'b1: 1'b0);
assign tmp_70_fu_3149_p3 = {{tmp_9640_2_2_2_reg_5016}, {ap_const_lv8_0}};
assign tmp_72_0_t_fu_2010_p2 = (tmp_46_fu_2007_p1 + tmp_14_reg_4080);
assign tmp_72_1_t_fu_2082_p2 = (tmp_75_fu_2079_p1 + tmp_14_reg_4080);
assign tmp_72_2_t_fu_2154_p2 = (tmp_84_fu_2151_p1 + tmp_14_reg_4080);
assign tmp_73_fu_3396_p1 = ret_V_2_fu_3371_p3[7:0];
assign tmp_74_fu_1921_p1 = ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1[1:0];
assign tmp_75_fu_2079_p1 = x_reg_4369[1:0];
assign tmp_77_0_t_fu_2002_p2 = (tmp_50_fu_1999_p1 + tmp_14_reg_4080);
assign tmp_77_1_t_fu_2074_p2 = (tmp_77_fu_2071_p1 + tmp_14_reg_4080);
assign tmp_77_2_t_fu_2146_p2 = (tmp_86_fu_2143_p1 + tmp_14_reg_4080);
assign tmp_77_fu_2071_p1 = x_reg_4369[1:0];
assign tmp_7_fu_1792_p0 = $signed(p_assign_2_reg_4329);
assign tmp_7_fu_1792_p2 = ($signed(tmp_7_fu_1792_p0) < $signed(cols_cast2_reg_3956)? 1'b1: 1'b0);
assign tmp_80_fu_3298_p1 = sum_V_1_fu_3274_p2[7:0];
assign tmp_82_fu_3447_p1 = ret_V_5_fu_3422_p3[7:0];
assign tmp_83_fu_1955_p1 = ap_reg_ppstg_ImagLoc_x_reg_4303_pp0_it1[1:0];
assign tmp_84_fu_2151_p1 = x_reg_4369[1:0];
assign tmp_86_fu_2143_p1 = x_reg_4369[1:0];
assign tmp_89_fu_3345_p1 = sum_V_2_fu_3321_p2[7:0];
assign tmp_8_fu_1303_p3 = ((tmp_15_fu_1257_p2)? ap_const_lv2_2: tmp_13_reg_4012);
assign tmp_90_1_fu_3409_p2 = (tmp_80_reg_5091 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_90_2_fu_3460_p2 = (tmp_89_reg_5106 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_91_cast_fu_1168_p1 = $signed(kernel_val_0_0_V_read);
assign tmp_91_fu_3498_p1 = ret_V_8_fu_3473_p3[7:0];
assign tmp_93_cast_fu_1171_p1 = $signed(kernel_val_0_1_V_read);
assign tmp_95_cast_fu_1174_p1 = $signed(kernel_val_0_2_V_read);
assign tmp_97_cast_fu_1177_p1 = $signed(kernel_val_1_0_V_read);
assign tmp_99_cast_fu_1180_p1 = $signed(kernel_val_1_1_V_read);
assign tmp_9_fu_1123_p1 = cols[1:0];
assign tmp_cast_cast_cast_fu_1119_p1 = $signed(tmp_s_fu_1113_p2);
assign tmp_s_fu_1113_p2 = (cols_cast1_fu_1092_p1 + ap_const_lv13_1FFF);
assign tr1_fu_1241_p4 = {{ImagLoc_y_fu_1231_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tr_fu_1712_p4 = {{t_V_1_reg_800[ap_const_lv32_B : ap_const_lv32_1]}};
assign ult1_fu_1765_p2 = (tmp_4_cast1_fu_1697_p1 < widthloop_reg_3937? 1'b1: 1'b0);
assign ult_fu_1226_p2 = (tmp18_cast_fu_1205_p1 < heightloop_cast77_cast_reg_3925? 1'b1: 1'b0);
assign widthloop_fu_1095_p2 = (cols_cast1_fu_1092_p1 + ap_const_lv13_2);
assign x_fu_1860_p1 = $signed(ap_reg_ppstg_p_assign_2_reg_4329_pp0_it1);
assign x_fu_1860_p3 = ((sel_tmp9_reg_4360)? x_fu_1860_p1: sel_tmp5_fu_1854_p3);
always @ (posedge ap_clk)
begin
    rows_cast1_reg_3918[12] <= 1'b0;
    heightloop_cast77_cast_reg_3925[13] <= 1'b0;
    cols_cast1_reg_3932[12] <= 1'b0;
    rows_cast_reg_3943[13:12] <= 2'b00;
    cols_cast2_reg_3956[13:12] <= 2'b00;
    tmp_29_cast_cast_reg_3990[0] <= 1'b0;
    tmp_29_cast_cast_reg_3990[14:13] <= 2'b00;
    tmp_63_0_cast_cast_cast_reg_4005[0] <= 1'b0;
    tmp_63_0_cast_cast_cast_reg_4005[13] <= 1'b0;
    tmp30_reg_5021[7:0] <= 8'b00000000;
    tmp31_reg_5026[7:0] <= 8'b00000000;
    tmp33_reg_5031[7:0] <= 8'b00000000;
    tmp43_reg_5036[7:0] <= 8'b00000000;
    tmp44_reg_5041[7:0] <= 8'b00000000;
    tmp46_reg_5046[7:0] <= 8'b00000000;
    tmp54_reg_5051[7:0] <= 8'b00000000;
    tmp55_reg_5056[7:0] <= 8'b00000000;
    tmp57_reg_5061[7:0] <= 8'b00000000;
    tmp_61_reg_5076[7:0] <= 8'b00000000;
    tmp_80_reg_5091[7:0] <= 8'b00000000;
    tmp_89_reg_5106[7:0] <= 8'b00000000;
end



endmodule //filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s

