// Seed: 3833405094
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output logic id_3,
    input  tri   id_4,
    input  wire  id_5
);
  always id_3 <= id_0;
  wire id_7;
  wire id_8 = id_8;
  assign id_8 = 1'b0;
  assign id_3 = id_4;
endmodule
module module_1 (
    output logic   id_0,
    input  supply0 id_1
);
  logic id_3;
  always begin : LABEL_0
    id_0 = id_3;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
  assign id_3 = id_1;
  localparam id_4 = 1;
endmodule
