// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_AddWeighted107 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        src1_data_stream_V_dout,
        src1_data_stream_V_empty_n,
        src1_data_stream_V_read,
        src1_data_stream_V1_dout,
        src1_data_stream_V1_empty_n,
        src1_data_stream_V1_read,
        src1_data_stream_V2_dout,
        src1_data_stream_V2_empty_n,
        src1_data_stream_V2_read,
        src2_data_stream_V_dout,
        src2_data_stream_V_empty_n,
        src2_data_stream_V_read,
        src2_data_stream_V3_dout,
        src2_data_stream_V3_empty_n,
        src2_data_stream_V3_read,
        src2_data_stream_V4_dout,
        src2_data_stream_V4_empty_n,
        src2_data_stream_V4_read,
        dst_data_stream_V_din,
        dst_data_stream_V_full_n,
        dst_data_stream_V_write,
        dst_data_stream_V5_din,
        dst_data_stream_V5_full_n,
        dst_data_stream_V5_write,
        dst_data_stream_V6_din,
        dst_data_stream_V6_full_n,
        dst_data_stream_V6_write
);

parameter    ap_ST_st1_fsm_0 = 2'b1;
parameter    ap_ST_st2_fsm_1 = 2'b10;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] src1_data_stream_V_dout;
input   src1_data_stream_V_empty_n;
output   src1_data_stream_V_read;
input  [7:0] src1_data_stream_V1_dout;
input   src1_data_stream_V1_empty_n;
output   src1_data_stream_V1_read;
input  [7:0] src1_data_stream_V2_dout;
input   src1_data_stream_V2_empty_n;
output   src1_data_stream_V2_read;
input  [7:0] src2_data_stream_V_dout;
input   src2_data_stream_V_empty_n;
output   src2_data_stream_V_read;
input  [7:0] src2_data_stream_V3_dout;
input   src2_data_stream_V3_empty_n;
output   src2_data_stream_V3_read;
input  [7:0] src2_data_stream_V4_dout;
input   src2_data_stream_V4_empty_n;
output   src2_data_stream_V4_read;
output  [7:0] dst_data_stream_V_din;
input   dst_data_stream_V_full_n;
output   dst_data_stream_V_write;
output  [7:0] dst_data_stream_V5_din;
input   dst_data_stream_V5_full_n;
output   dst_data_stream_V5_write;
output  [7:0] dst_data_stream_V6_din;
input   dst_data_stream_V6_full_n;
output   dst_data_stream_V6_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src1_data_stream_V_read;
reg src1_data_stream_V1_read;
reg src1_data_stream_V2_read;
reg src2_data_stream_V_read;
reg src2_data_stream_V3_read;
reg src2_data_stream_V4_read;
reg dst_data_stream_V_write;
reg dst_data_stream_V5_write;
reg dst_data_stream_V6_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_20;
wire    grp_filter_arithm_pro_fu_32_ap_start;
wire    grp_filter_arithm_pro_fu_32_ap_done;
wire    grp_filter_arithm_pro_fu_32_ap_idle;
wire    grp_filter_arithm_pro_fu_32_ap_ready;
wire    grp_filter_arithm_pro_fu_32_src1_data_stream_0_V_read;
wire    grp_filter_arithm_pro_fu_32_src1_data_stream_1_V_read;
wire    grp_filter_arithm_pro_fu_32_src1_data_stream_2_V_read;
wire    grp_filter_arithm_pro_fu_32_src2_data_stream_0_V_read;
wire    grp_filter_arithm_pro_fu_32_src2_data_stream_1_V_read;
wire    grp_filter_arithm_pro_fu_32_src2_data_stream_2_V_read;
wire   [7:0] grp_filter_arithm_pro_fu_32_dst_data_stream_0_V_din;
wire    grp_filter_arithm_pro_fu_32_dst_data_stream_0_V_write;
wire   [7:0] grp_filter_arithm_pro_fu_32_dst_data_stream_1_V_din;
wire    grp_filter_arithm_pro_fu_32_dst_data_stream_1_V_write;
wire   [7:0] grp_filter_arithm_pro_fu_32_dst_data_stream_2_V_din;
wire    grp_filter_arithm_pro_fu_32_dst_data_stream_2_V_write;
reg    ap_reg_grp_filter_arithm_pro_fu_32_ap_start;
reg    ap_sig_101;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_109;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'b1;
#0 ap_reg_grp_filter_arithm_pro_fu_32_ap_start = 1'b0;
end

filter_arithm_pro grp_filter_arithm_pro_fu_32(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_filter_arithm_pro_fu_32_ap_start),
    .ap_done(grp_filter_arithm_pro_fu_32_ap_done),
    .ap_idle(grp_filter_arithm_pro_fu_32_ap_idle),
    .ap_ready(grp_filter_arithm_pro_fu_32_ap_ready),
    .src1_data_stream_0_V_dout(src1_data_stream_V_dout),
    .src1_data_stream_0_V_empty_n(src1_data_stream_V_empty_n),
    .src1_data_stream_0_V_read(grp_filter_arithm_pro_fu_32_src1_data_stream_0_V_read),
    .src1_data_stream_1_V_dout(src1_data_stream_V1_dout),
    .src1_data_stream_1_V_empty_n(src1_data_stream_V1_empty_n),
    .src1_data_stream_1_V_read(grp_filter_arithm_pro_fu_32_src1_data_stream_1_V_read),
    .src1_data_stream_2_V_dout(src1_data_stream_V2_dout),
    .src1_data_stream_2_V_empty_n(src1_data_stream_V2_empty_n),
    .src1_data_stream_2_V_read(grp_filter_arithm_pro_fu_32_src1_data_stream_2_V_read),
    .src2_data_stream_0_V_dout(src2_data_stream_V_dout),
    .src2_data_stream_0_V_empty_n(src2_data_stream_V_empty_n),
    .src2_data_stream_0_V_read(grp_filter_arithm_pro_fu_32_src2_data_stream_0_V_read),
    .src2_data_stream_1_V_dout(src2_data_stream_V3_dout),
    .src2_data_stream_1_V_empty_n(src2_data_stream_V3_empty_n),
    .src2_data_stream_1_V_read(grp_filter_arithm_pro_fu_32_src2_data_stream_1_V_read),
    .src2_data_stream_2_V_dout(src2_data_stream_V4_dout),
    .src2_data_stream_2_V_empty_n(src2_data_stream_V4_empty_n),
    .src2_data_stream_2_V_read(grp_filter_arithm_pro_fu_32_src2_data_stream_2_V_read),
    .dst_data_stream_0_V_din(grp_filter_arithm_pro_fu_32_dst_data_stream_0_V_din),
    .dst_data_stream_0_V_full_n(dst_data_stream_V_full_n),
    .dst_data_stream_0_V_write(grp_filter_arithm_pro_fu_32_dst_data_stream_0_V_write),
    .dst_data_stream_1_V_din(grp_filter_arithm_pro_fu_32_dst_data_stream_1_V_din),
    .dst_data_stream_1_V_full_n(dst_data_stream_V5_full_n),
    .dst_data_stream_1_V_write(grp_filter_arithm_pro_fu_32_dst_data_stream_1_V_write),
    .dst_data_stream_2_V_din(grp_filter_arithm_pro_fu_32_dst_data_stream_2_V_din),
    .dst_data_stream_2_V_full_n(dst_data_stream_V6_full_n),
    .dst_data_stream_2_V_write(grp_filter_arithm_pro_fu_32_dst_data_stream_2_V_write)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == grp_filter_arithm_pro_fu_32_ap_done))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_filter_arithm_pro_fu_32_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_101)) begin
            ap_reg_grp_filter_arithm_pro_fu_32_ap_start <= 1'b1;
        end else if ((1'b1 == grp_filter_arithm_pro_fu_32_ap_ready)) begin
            ap_reg_grp_filter_arithm_pro_fu_32_ap_start <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == grp_filter_arithm_pro_fu_32_ap_done)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == grp_filter_arithm_pro_fu_32_ap_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_109) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        dst_data_stream_V5_write = grp_filter_arithm_pro_fu_32_dst_data_stream_1_V_write;
    end else begin
        dst_data_stream_V5_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        dst_data_stream_V6_write = grp_filter_arithm_pro_fu_32_dst_data_stream_2_V_write;
    end else begin
        dst_data_stream_V6_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        dst_data_stream_V_write = grp_filter_arithm_pro_fu_32_dst_data_stream_0_V_write;
    end else begin
        dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        src1_data_stream_V1_read = grp_filter_arithm_pro_fu_32_src1_data_stream_1_V_read;
    end else begin
        src1_data_stream_V1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        src1_data_stream_V2_read = grp_filter_arithm_pro_fu_32_src1_data_stream_2_V_read;
    end else begin
        src1_data_stream_V2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        src1_data_stream_V_read = grp_filter_arithm_pro_fu_32_src1_data_stream_0_V_read;
    end else begin
        src1_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        src2_data_stream_V3_read = grp_filter_arithm_pro_fu_32_src2_data_stream_1_V_read;
    end else begin
        src2_data_stream_V3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        src2_data_stream_V4_read = grp_filter_arithm_pro_fu_32_src2_data_stream_2_V_read;
    end else begin
        src2_data_stream_V4_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        src2_data_stream_V_read = grp_filter_arithm_pro_fu_32_src2_data_stream_0_V_read;
    end else begin
        src2_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_101) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~(1'b0 == grp_filter_arithm_pro_fu_32_ap_done)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_101 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_sig_109 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_20 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

assign dst_data_stream_V5_din = grp_filter_arithm_pro_fu_32_dst_data_stream_1_V_din;

assign dst_data_stream_V6_din = grp_filter_arithm_pro_fu_32_dst_data_stream_2_V_din;

assign dst_data_stream_V_din = grp_filter_arithm_pro_fu_32_dst_data_stream_0_V_din;

assign grp_filter_arithm_pro_fu_32_ap_start = ap_reg_grp_filter_arithm_pro_fu_32_ap_start;

endmodule //filter_AddWeighted107
