{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718825778049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718825778049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 16:36:17 2024 " "Processing started: Wed Jun 19 16:36:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718825778049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718825778049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off promaster -c promaster " "Command: quartus_map --read_settings_files=on --write_settings_files=off promaster -c promaster" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718825778049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718825778613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector-arc_selector " "Found design unit 1: selector-arc_selector" {  } { { "selector.vhd" "" { Text "C:/altera/13.1/mastermind/selector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779812 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.vhd" "" { Text "C:/altera/13.1/mastermind/selector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825779812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM0-Rom_Arch " "Found design unit 1: ROM0-Rom_Arch" {  } { { "ROM0.vhd" "" { Text "C:/altera/13.1/mastermind/ROM0.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779817 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM0 " "Found entity 1: ROM0" {  } { { "ROM0.vhd" "" { Text "C:/altera/13.1/mastermind/ROM0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825779817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "promaster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file promaster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 promaster-circuito " "Found design unit 1: promaster-circuito" {  } { { "promaster.vhd" "" { Text "C:/altera/13.1/mastermind/promaster.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779820 ""} { "Info" "ISGN_ENTITY_NAME" "1 promaster " "Found entity 1: promaster" {  } { { "promaster.vhd" "" { Text "C:/altera/13.1/mastermind/promaster.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825779820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq_de2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_freq_de2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div_Freq_DE2-divisor " "Found design unit 1: Div_Freq_DE2-divisor" {  } { { "Div_Freq_DE2.vhd" "" { Text "C:/altera/13.1/mastermind/Div_Freq_DE2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779821 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div_Freq_DE2 " "Found entity 1: Div_Freq_DE2" {  } { { "Div_Freq_DE2.vhd" "" { Text "C:/altera/13.1/mastermind/Div_Freq_DE2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825779821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div_Freq-divisor " "Found design unit 1: Div_Freq-divisor" {  } { { "Div_Freq.vhd" "" { Text "C:/altera/13.1/mastermind/Div_Freq.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779823 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div_Freq " "Found entity 1: Div_Freq" {  } { { "Div_Freq.vhd" "" { Text "C:/altera/13.1/mastermind/Div_Freq.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825779823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arqdtp " "Found design unit 1: datapath-arqdtp" {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779825 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825779825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-bhv " "Found design unit 1: controle-bhv" {  } { { "controle.vhd" "" { Text "C:/altera/13.1/mastermind/controle.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779827 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/altera/13.1/mastermind/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825779827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_e-arc_comp " "Found design unit 1: comp_e-arc_comp" {  } { { "comp_e.vhd" "" { Text "C:/altera/13.1/mastermind/comp_e.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779830 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_e " "Found entity 1: comp_e" {  } { { "comp_e.vhd" "" { Text "C:/altera/13.1/mastermind/comp_e.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825779830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "ButtonSync.vhd" "" { Text "C:/altera/13.1/mastermind/ButtonSync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779831 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.vhd" "" { Text "C:/altera/13.1/mastermind/ButtonSync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825779831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec7seg-dec " "Found design unit 1: dec7seg-dec" {  } { { "dec7seg.vhd" "" { Text "C:/altera/13.1/mastermind/dec7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779831 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "dec7seg.vhd" "" { Text "C:/altera/13.1/mastermind/dec7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825779831 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 mux41.vhd " "Entity \"mux41\" obtained from \"mux41.vhd\" instead of from Quartus II megafunction library" {  } { { "mux41.vhd" "" { Text "C:/altera/13.1/mastermind/mux41.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1718825779836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-mu4 " "Found design unit 1: mux41-mu4" {  } { { "mux41.vhd" "" { Text "C:/altera/13.1/mastermind/mux41.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779836 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "mux41.vhd" "" { Text "C:/altera/13.1/mastermind/mux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825779836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-mu2 " "Found design unit 1: mux21-mu2" {  } { { "mux21.vhd" "" { Text "C:/altera/13.1/mastermind/mux21.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779836 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/altera/13.1/mastermind/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718825779836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718825779836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "promaster " "Elaborating entity \"promaster\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718825779902 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..16\] promaster.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[17..16\]\" at promaster.vhd(13)" {  } { { "promaster.vhd" "" { Text "C:/altera/13.1/mastermind/promaster.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718825779920 "|promaster"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync ButtonSync:BOT " "Elaborating entity \"ButtonSync\" for hierarchy \"ButtonSync:BOT\"" {  } { { "promaster.vhd" "BOT" { Text "C:/altera/13.1/mastermind/promaster.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718825779957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DATA " "Elaborating entity \"datapath\" for hierarchy \"datapath:DATA\"" {  } { { "promaster.vhd" "DATA" { Text "C:/altera/13.1/mastermind/promaster.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718825779968 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "end_game datapath.vhd(9) " "VHDL Signal Declaration warning at datapath.vhd(9): used implicit default value for signal \"end_game\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718825779971 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "end_time datapath.vhd(9) " "VHDL Signal Declaration warning at datapath.vhd(9): used implicit default value for signal \"end_time\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718825779971 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "end_round datapath.vhd(9) " "VHDL Signal Declaration warning at datapath.vhd(9): used implicit default value for signal \"end_round\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718825779972 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX7 datapath.vhd(10) " "VHDL Signal Declaration warning at datapath.vhd(10): used implicit default value for signal \"HEX7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718825779972 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 datapath.vhd(10) " "VHDL Signal Declaration warning at datapath.vhd(10): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718825779972 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 datapath.vhd(10) " "VHDL Signal Declaration warning at datapath.vhd(10): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718825779972 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 datapath.vhd(10) " "VHDL Signal Declaration warning at datapath.vhd(10): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718825779972 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 datapath.vhd(10) " "VHDL Signal Declaration warning at datapath.vhd(10): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718825779972 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 datapath.vhd(10) " "VHDL Signal Declaration warning at datapath.vhd(10): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718825779973 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 datapath.vhd(10) " "VHDL Signal Declaration warning at datapath.vhd(10): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718825779973 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 datapath.vhd(10) " "VHDL Signal Declaration warning at datapath.vhd(10): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718825779976 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED datapath.vhd(11) " "VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal \"LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718825779976 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SEL_MUX datapath.vhd(15) " "Verilog HDL or VHDL warning at datapath.vhd(15): object \"SEL_MUX\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1718825779976 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E datapath.vhd(18) " "Verilog HDL or VHDL warning at datapath.vhd(18): object \"E\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1718825779976 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "USER datapath.vhd(20) " "VHDL Signal Declaration warning at datapath.vhd(20): used implicit default value for signal \"USER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718825779976 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CODE datapath.vhd(20) " "VHDL Signal Declaration warning at datapath.vhd(20): used implicit default value for signal \"CODE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718825779976 "|promaster|datapath:DATA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk1 datapath.vhd(22) " "Verilog HDL or VHDL warning at datapath.vhd(22): object \"clk1\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/altera/13.1/mastermind/datapath.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1718825779993 "|promaster|datapath:DATA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div_Freq_DE2 datapath:DATA\|Div_Freq_DE2:DIVFREQ " "Elaborating entity \"Div_Freq_DE2\" for hierarchy \"datapath:DATA\|Div_Freq_DE2:DIVFREQ\"" {  } { { "datapath.vhd" "DIVFREQ" { Text "C:/altera/13.1/mastermind/datapath.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718825780002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector datapath:DATA\|selector:SELEC " "Elaborating entity \"selector\" for hierarchy \"datapath:DATA\|selector:SELEC\"" {  } { { "datapath.vhd" "SELEC" { Text "C:/altera/13.1/mastermind/datapath.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718825780012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_e datapath:DATA\|comp_e:COMPE " "Elaborating entity \"comp_e\" for hierarchy \"datapath:DATA\|comp_e:COMPE\"" {  } { { "datapath.vhd" "COMPE" { Text "C:/altera/13.1/mastermind/datapath.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718825780018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:CTRL " "Elaborating entity \"controle\" for hierarchy \"controle:CTRL\"" {  } { { "promaster.vhd" "CTRL" { Text "C:/altera/13.1/mastermind/promaster.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718825780026 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "controle.vhd(24) " "VHDL Case Statement error at controle.vhd(24): Case Statement choices must cover all possible values of expression" {  } { { "controle.vhd" "" { Text "C:/altera/13.1/mastermind/controle.vhd" 24 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Quartus II" 0 -1 1718825780027 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "controle:CTRL " "Can't elaborate user hierarchy \"controle:CTRL\"" {  } { { "promaster.vhd" "CTRL" { Text "C:/altera/13.1/mastermind/promaster.vhd" 43 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718825780028 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718825780208 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 19 16:36:20 2024 " "Processing ended: Wed Jun 19 16:36:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718825780208 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718825780208 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718825780208 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718825780208 ""}
