# Reading pref.tcl
# do sum4bcc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/andre/Documents/GitHub/lab00-aholguinr {C:/Users/andre/Documents/GitHub/lab00-aholguinr/sum1bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:16:10 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/andre/Documents/GitHub/lab00-aholguinr" C:/Users/andre/Documents/GitHub/lab00-aholguinr/sum1bcc.v 
# -- Compiling module sum1bcc
# 
# Top level modules:
# 	sum1bcc
# End time: 15:16:10 on Mar 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/andre/Documents/GitHub/lab00-aholguinr {C:/Users/andre/Documents/GitHub/lab00-aholguinr/sum4bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:16:11 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/andre/Documents/GitHub/lab00-aholguinr" C:/Users/andre/Documents/GitHub/lab00-aholguinr/sum4bcc.v 
# -- Compiling module sum4bcc
# 
# Top level modules:
# 	sum4bcc
# End time: 15:16:11 on Mar 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/andre/Documents/GitHub/lab00-aholguinr {C:/Users/andre/Documents/GitHub/lab00-aholguinr/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:16:11 on Mar 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/andre/Documents/GitHub/lab00-aholguinr" C:/Users/andre/Documents/GitHub/lab00-aholguinr/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:16:11 on Mar 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:16:11 on Mar 22,2021
# Loading work.testbench
# Loading work.sum4bcc
# Loading work.sum1bcc
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Ci'. The port definition is at: C:/Users/andre/Documents/GitHub/lab00-aholguinr/sum1bcc.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut/s0 File: C:/Users/andre/Documents/GitHub/lab00-aholguinr/sum4bcc.v Line: 9
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: (vsim-PLI-3536) $dumpvars() : The level argument (-1) must not be negative.    : C:/Users/andre/Documents/GitHub/lab00-aholguinr/testbench.v(37)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Note: $finish    : C:/Users/andre/Documents/GitHub/lab00-aholguinr/testbench.v(39)
#    Time: 1200 ps  Iteration: 0  Instance: /testbench
# 1
# Break in NamedBeginStat TEST_CASE at C:/Users/andre/Documents/GitHub/lab00-aholguinr/testbench.v line 39
# End time: 15:17:31 on Mar 22,2021, Elapsed time: 0:01:20
# Errors: 1, Warnings: 1
