// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s_HH_
#define _separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.h"
#include "pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.h"
#include "fifo_w16_d900_A.h"
#include "start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0.h"

namespace ap_rtl {

struct separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s : public sc_module {
    // Port declarations 115
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_V_data_0_V_TDATA;
    sc_in< sc_lv<16> > data_V_data_1_V_TDATA;
    sc_in< sc_lv<16> > data_V_data_2_V_TDATA;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<16> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<16> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<16> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<16> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;
    sc_out< sc_lv<16> > res_V_data_8_V_din;
    sc_in< sc_logic > res_V_data_8_V_full_n;
    sc_out< sc_logic > res_V_data_8_V_write;
    sc_out< sc_lv<16> > res_V_data_9_V_din;
    sc_in< sc_logic > res_V_data_9_V_full_n;
    sc_out< sc_logic > res_V_data_9_V_write;
    sc_out< sc_lv<16> > res_V_data_10_V_din;
    sc_in< sc_logic > res_V_data_10_V_full_n;
    sc_out< sc_logic > res_V_data_10_V_write;
    sc_out< sc_lv<16> > res_V_data_11_V_din;
    sc_in< sc_logic > res_V_data_11_V_full_n;
    sc_out< sc_logic > res_V_data_11_V_write;
    sc_out< sc_lv<16> > res_V_data_12_V_din;
    sc_in< sc_logic > res_V_data_12_V_full_n;
    sc_out< sc_logic > res_V_data_12_V_write;
    sc_out< sc_lv<16> > res_V_data_13_V_din;
    sc_in< sc_logic > res_V_data_13_V_full_n;
    sc_out< sc_logic > res_V_data_13_V_write;
    sc_out< sc_lv<16> > res_V_data_14_V_din;
    sc_in< sc_logic > res_V_data_14_V_full_n;
    sc_out< sc_logic > res_V_data_14_V_write;
    sc_out< sc_lv<16> > res_V_data_15_V_din;
    sc_in< sc_logic > res_V_data_15_V_full_n;
    sc_out< sc_logic > res_V_data_15_V_write;
    sc_out< sc_lv<16> > res_V_data_16_V_din;
    sc_in< sc_logic > res_V_data_16_V_full_n;
    sc_out< sc_logic > res_V_data_16_V_write;
    sc_out< sc_lv<16> > res_V_data_17_V_din;
    sc_in< sc_logic > res_V_data_17_V_full_n;
    sc_out< sc_logic > res_V_data_17_V_write;
    sc_out< sc_lv<16> > res_V_data_18_V_din;
    sc_in< sc_logic > res_V_data_18_V_full_n;
    sc_out< sc_logic > res_V_data_18_V_write;
    sc_out< sc_lv<16> > res_V_data_19_V_din;
    sc_in< sc_logic > res_V_data_19_V_full_n;
    sc_out< sc_logic > res_V_data_19_V_write;
    sc_out< sc_lv<16> > res_V_data_20_V_din;
    sc_in< sc_logic > res_V_data_20_V_full_n;
    sc_out< sc_logic > res_V_data_20_V_write;
    sc_out< sc_lv<16> > res_V_data_21_V_din;
    sc_in< sc_logic > res_V_data_21_V_full_n;
    sc_out< sc_logic > res_V_data_21_V_write;
    sc_out< sc_lv<16> > res_V_data_22_V_din;
    sc_in< sc_logic > res_V_data_22_V_full_n;
    sc_out< sc_logic > res_V_data_22_V_write;
    sc_out< sc_lv<16> > res_V_data_23_V_din;
    sc_in< sc_logic > res_V_data_23_V_full_n;
    sc_out< sc_logic > res_V_data_23_V_write;
    sc_out< sc_lv<16> > res_V_data_24_V_din;
    sc_in< sc_logic > res_V_data_24_V_full_n;
    sc_out< sc_logic > res_V_data_24_V_write;
    sc_out< sc_lv<16> > res_V_data_25_V_din;
    sc_in< sc_logic > res_V_data_25_V_full_n;
    sc_out< sc_logic > res_V_data_25_V_write;
    sc_out< sc_lv<16> > res_V_data_26_V_din;
    sc_in< sc_logic > res_V_data_26_V_full_n;
    sc_out< sc_logic > res_V_data_26_V_write;
    sc_out< sc_lv<16> > res_V_data_27_V_din;
    sc_in< sc_logic > res_V_data_27_V_full_n;
    sc_out< sc_logic > res_V_data_27_V_write;
    sc_out< sc_lv<16> > res_V_data_28_V_din;
    sc_in< sc_logic > res_V_data_28_V_full_n;
    sc_out< sc_logic > res_V_data_28_V_write;
    sc_out< sc_lv<16> > res_V_data_29_V_din;
    sc_in< sc_logic > res_V_data_29_V_full_n;
    sc_out< sc_logic > res_V_data_29_V_write;
    sc_out< sc_lv<16> > res_V_data_30_V_din;
    sc_in< sc_logic > res_V_data_30_V_full_n;
    sc_out< sc_logic > res_V_data_30_V_write;
    sc_out< sc_lv<16> > res_V_data_31_V_din;
    sc_in< sc_logic > res_V_data_31_V_full_n;
    sc_out< sc_logic > res_V_data_31_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > data_V_data_0_V_TVALID;
    sc_out< sc_logic > data_V_data_0_V_TREADY;
    sc_in< sc_logic > data_V_data_1_V_TVALID;
    sc_out< sc_logic > data_V_data_1_V_TREADY;
    sc_in< sc_logic > data_V_data_2_V_TVALID;
    sc_out< sc_logic > data_V_data_2_V_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s(sc_module_name name);
    SC_HAS_PROCESS(separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s);

    ~separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s();

    sc_trace_file* mVcdFile;

    depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s* depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0;
    pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s* pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0;
    fifo_w16_d900_A* depthwise_res_V_data_0_V_U;
    fifo_w16_d900_A* depthwise_res_V_data_1_V_U;
    fifo_w16_d900_A* depthwise_res_V_data_2_V_U;
    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0* start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_start;
    sc_signal< sc_logic > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_done;
    sc_signal< sc_logic > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_continue;
    sc_signal< sc_logic > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_idle;
    sc_signal< sc_logic > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_ready;
    sc_signal< sc_logic > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_start_out;
    sc_signal< sc_logic > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_start_write;
    sc_signal< sc_logic > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_data_V_data_0_V_TREADY;
    sc_signal< sc_logic > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_data_V_data_1_V_TREADY;
    sc_signal< sc_logic > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_data_V_data_2_V_TREADY;
    sc_signal< sc_lv<16> > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<16> > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<16> > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_res_V_data_2_V_write;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_start;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_done;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_continue;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_idle;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_ready;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_data_V_data_2_V_read;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_7_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_8_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_8_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_9_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_9_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_10_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_10_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_11_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_11_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_12_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_12_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_13_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_13_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_14_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_14_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_15_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_15_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_16_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_16_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_17_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_17_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_18_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_18_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_19_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_19_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_20_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_20_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_21_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_21_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_22_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_22_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_23_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_23_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_24_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_24_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_25_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_25_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_26_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_26_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_27_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_27_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_28_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_28_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_29_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_29_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_30_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_30_V_write;
    sc_signal< sc_lv<16> > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_31_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_res_V_data_31_V_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > depthwise_res_V_data_0_V_full_n;
    sc_signal< sc_lv<16> > depthwise_res_V_data_0_V_dout;
    sc_signal< sc_logic > depthwise_res_V_data_0_V_empty_n;
    sc_signal< sc_logic > depthwise_res_V_data_1_V_full_n;
    sc_signal< sc_lv<16> > depthwise_res_V_data_1_V_dout;
    sc_signal< sc_logic > depthwise_res_V_data_1_V_empty_n;
    sc_signal< sc_logic > depthwise_res_V_data_2_V_full_n;
    sc_signal< sc_lv<16> > depthwise_res_V_data_2_V_dout;
    sc_signal< sc_logic > depthwise_res_V_data_2_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_din;
    sc_signal< sc_logic > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_full_n;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_dout;
    sc_signal< sc_logic > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_empty_n;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_start_full_n;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_data_V_data_0_V_TREADY();
    void thread_data_V_data_1_V_TREADY();
    void thread_data_V_data_2_V_TREADY();
    void thread_depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_continue();
    void thread_depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_U0_ap_start();
    void thread_internal_ap_ready();
    void thread_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_continue();
    void thread_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_ap_start();
    void thread_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_start_full_n();
    void thread_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_start_write();
    void thread_real_start();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_10_V_din();
    void thread_res_V_data_10_V_write();
    void thread_res_V_data_11_V_din();
    void thread_res_V_data_11_V_write();
    void thread_res_V_data_12_V_din();
    void thread_res_V_data_12_V_write();
    void thread_res_V_data_13_V_din();
    void thread_res_V_data_13_V_write();
    void thread_res_V_data_14_V_din();
    void thread_res_V_data_14_V_write();
    void thread_res_V_data_15_V_din();
    void thread_res_V_data_15_V_write();
    void thread_res_V_data_16_V_din();
    void thread_res_V_data_16_V_write();
    void thread_res_V_data_17_V_din();
    void thread_res_V_data_17_V_write();
    void thread_res_V_data_18_V_din();
    void thread_res_V_data_18_V_write();
    void thread_res_V_data_19_V_din();
    void thread_res_V_data_19_V_write();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_20_V_din();
    void thread_res_V_data_20_V_write();
    void thread_res_V_data_21_V_din();
    void thread_res_V_data_21_V_write();
    void thread_res_V_data_22_V_din();
    void thread_res_V_data_22_V_write();
    void thread_res_V_data_23_V_din();
    void thread_res_V_data_23_V_write();
    void thread_res_V_data_24_V_din();
    void thread_res_V_data_24_V_write();
    void thread_res_V_data_25_V_din();
    void thread_res_V_data_25_V_write();
    void thread_res_V_data_26_V_din();
    void thread_res_V_data_26_V_write();
    void thread_res_V_data_27_V_din();
    void thread_res_V_data_27_V_write();
    void thread_res_V_data_28_V_din();
    void thread_res_V_data_28_V_write();
    void thread_res_V_data_29_V_din();
    void thread_res_V_data_29_V_write();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_30_V_din();
    void thread_res_V_data_30_V_write();
    void thread_res_V_data_31_V_din();
    void thread_res_V_data_31_V_write();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_res_V_data_8_V_din();
    void thread_res_V_data_8_V_write();
    void thread_res_V_data_9_V_din();
    void thread_res_V_data_9_V_write();
    void thread_start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_din();
    void thread_start_out();
    void thread_start_write();
};

}

using namespace ap_rtl;

#endif
