# Microsemi Physical design constraints file

# Version: v11.8 SP2 11.8.2.4

# Design Name: SF2_MSS_sys 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S010 , Package: 144 TQ , Speed grade: STD 

# Date generated: Wed Dec 13 17:50:56 2017 


#
# I/O constraints
#

set_io FTDI_C_RX -DIRECTION INPUT -pinname 1 -fixed no
set_io FTDI_C_TX -DIRECTION OUTPUT -pinname 2 -fixed no
set_io GPIO_IN\[0\] -DIRECTION INPUT -pinname 143 -fixed no
set_io GPIO_IN\[1\] -DIRECTION INPUT -pinname 144 -fixed no
set_io GPIO_IN\[2\] -DIRECTION INPUT -pinname 130 -fixed no
set_io GPIO_IN\[3\] -DIRECTION INPUT -pinname 110 -fixed no
set_io GPIO_IN\[4\] -DIRECTION INPUT -pinname 112 -fixed no
set_io GPIO_IN\[5\] -DIRECTION INPUT -pinname 115 -fixed no
set_io GPIO_IN\[6\] -DIRECTION INPUT -pinname 116 -fixed no
set_io GPIO_IN\[7\] -DIRECTION INPUT -pinname 142 -fixed no
set_io GPIO_OUT\[0\] -DIRECTION OUTPUT -pinname 129 -fixed no
set_io GPIO_OUT\[1\] -DIRECTION OUTPUT -pinname 90 -fixed no
set_io GPIO_OUT\[2\] -DIRECTION OUTPUT -pinname 19 -fixed no
set_io GPIO_OUT\[3\] -DIRECTION OUTPUT -pinname 7 -fixed no
set_io GPIO_OUT\[4\] -DIRECTION OUTPUT -pinname 20 -fixed no
set_io GPIO_OUT\[5\] -DIRECTION OUTPUT -pinname 93 -fixed no
set_io GPIO_OUT\[6\] -DIRECTION OUTPUT -pinname 81 -fixed no
set_io GPIO_OUT\[7\] -DIRECTION OUTPUT -pinname 88 -fixed no
set_io PWM\[0\] -DIRECTION OUTPUT -pinname 125 -fixed no
set_io RX -DIRECTION INPUT -pinname 83 -fixed no
set_io RX_0 -DIRECTION INPUT -pinname 67 -fixed no
set_io SPI_0_CLK_F2M -DIRECTION INPUT -pinname 100 -fixed no
set_io SPI_0_CLK_M2F -DIRECTION OUTPUT -pinname 122 -fixed no
set_io SPI_0_DI_F2M -DIRECTION INPUT -pinname 102 -fixed no
set_io SPI_0_DO_M2F -DIRECTION OUTPUT -pinname 118 -fixed no
set_io SPI_0_SS0_F2M -DIRECTION INPUT -pinname 101 -fixed no
set_io SPI_0_SS0_M2F -DIRECTION OUTPUT -pinname 124 -fixed no
set_io SPI_0_SS0_M2F_OE -DIRECTION OUTPUT -pinname 131 -fixed no
set_io SPI_0_SS1_M2F -DIRECTION OUTPUT -pinname 128 -fixed no
set_io SPI_0_SS2_M2F -DIRECTION OUTPUT -pinname 117 -fixed no
set_io SPI_0_SS3_M2F -DIRECTION OUTPUT -pinname 123 -fixed no
set_io SPI_0_SS4_M2F -DIRECTION OUTPUT -pinname 111 -fixed no
set_io TX -DIRECTION OUTPUT -pinname 82 -fixed no
set_io TX_0 -DIRECTION OUTPUT -pinname 103 -fixed no

#
# Core cell constraints
#

set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\] -fixed no 328 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_0_sqmuxa_2 -fixed no 374 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_43_0_m2_ns_1\[1\] -fixed no 387 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un25_fixed_config -fixed no 393 78
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un15_fixed_config_0_a2_0_a2_0 -fixed no 390 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[1\] -fixed no 393 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[5\] -fixed no 351 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_2_sqmuxa_0_a4_0_a2 -fixed no 313 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[1\] -fixed no 392 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[5\] -fixed no 386 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7 -fixed no 301 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.INTR_reg_115_0_RNO\[7\] -fixed no 400 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_7 -fixed no 366 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO\[5\] -fixed no 385 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0_0_0_o2 -fixed no 335 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un26_psel_0_a2_4_a2 -fixed no 385 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[7\] -fixed no 384 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[3\] -fixed no 343 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/un3_psel_0_a2 -fixed no 384 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.REG_GPOUT.GPIO_OUT_i_13\[6\] -fixed no 391 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int -fixed no 312 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12_i_0_o2\[7\] -fixed no 325 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4 -fixed no 332 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.un155_fixed_config_0_x2 -fixed no 349 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_RNIG9ITA -fixed no 373 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[11\] -fixed no 339 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[3\] -fixed no 377 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.un229_fixed_config -fixed no 375 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[3\] -fixed no 350 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[8\] -fixed no 356 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[14\] -fixed no 351 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.edge_neg_7_iv_i\[0\] -fixed no 402 78
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2 -fixed no 354 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[5\] -fixed no 372 49
set_location SF2_MSS_sys_sb_0/OR3_1 -fixed no 326 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3\[5\] -fixed no 385 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2 -fixed no 325 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.un341_fixed_config -fixed no 392 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg_1_sqmuxa_0_a2 -fixed no 371 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_0_o2_0\[3\] -fixed no 307 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[10\] -fixed no 365 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[5\] -fixed no 367 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_5_0_a4_i_o2 -fixed no 393 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7\[0\] -fixed no 383 52
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2\[2\] -fixed no 373 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[5\] -fixed no 367 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un43_fixed_config -fixed no 392 78
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\] -fixed no 334 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[2\] -fixed no 342 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32.un3_prdata_o_0_a2_2_a2_RNIFSIT -fixed no 383 51
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_8 -fixed no 373 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[6\] -fixed no 404 78
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[13\] -fixed no 362 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[6\] -fixed no 404 79
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_5_i -fixed no 386 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3_0_a2_0_a2\[1\] -fixed no 356 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_0_a2 -fixed no 333 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GPOUT.GPIO_OUT_i_1\[0\] -fixed no 374 57
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_16 -fixed no 385 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int -fixed no 329 67
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\] -fixed no 330 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[12\] -fixed no 364 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[3\] -fixed no 381 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_6_ns_1\[0\] -fixed no 381 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[5\] -fixed no 400 78
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[4\] -fixed no 320 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[12\] -fixed no 328 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.INTR_reg_79_1_1_1\[4\] -fixed no 378 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[2\] -fixed no 345 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[0\] -fixed no 351 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNISQGV3 -fixed no 372 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_412_i_i -fixed no 336 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_N_2L1 -fixed no 372 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[11\] -fixed no 365 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[4\] -fixed no 382 67
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO\[7\] -fixed no 391 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[8\] -fixed no 321 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[4\] -fixed no 375 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[4\] -fixed no 375 67
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_6_RNIUJGS1 -fixed no 362 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_0_a2_3 -fixed no 334 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[0\] -fixed no 400 79
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o\[0\] -fixed no 382 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[0\] -fixed no 328 28
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[0\] -fixed no 342 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[3\] -fixed no 373 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_2 -fixed no 370 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1_1_sqmuxa_1 -fixed no 388 51
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_26 -fixed no 383 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[0\] -fixed no 345 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[0\] -fixed no 374 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[4\] -fixed no 368 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.INTR_reg_115_0_m2\[7\] -fixed no 407 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[1\] -fixed no 329 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_RNO\[0\] -fixed no 381 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0_0_RNI8I2F -fixed no 355 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[4\] -fixed no 333 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[0\] -fixed no 332 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_i_1\[2\] -fixed no 361 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32.un3_prdata_o_0_a2_2_a2 -fixed no 387 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a2 -fixed no 331 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[2\] -fixed no 300 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i -fixed no 313 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[3\] -fixed no 331 28
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[1\] -fixed no 305 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_0_a2_RNIDN4P -fixed no 368 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_0_a2_0 -fixed no 328 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[8\] -fixed no 349 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[3\] -fixed no 336 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_6_ns\[0\] -fixed no 382 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4\[5\] -fixed no 389 67
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_a2_0 -fixed no 388 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO\[7\] -fixed no 388 66
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 388 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO\[1\] -fixed no 332 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.un435_fixed_config_0_x2 -fixed no 392 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[4\] -fixed no 356 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.INTR_reg_91_1_1_1\[5\] -fixed no 385 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[6\] -fixed no 395 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1\[1\] -fixed no 384 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[5\] -fixed no 346 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[6\] -fixed no 358 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[6\] -fixed no 319 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit.un30_baud_clock_0_a4_0_a2_0_a2_0 -fixed no 302 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_5_RNI2KGS1 -fixed no 364 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[3\] -fixed no 377 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[1\] -fixed no 379 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[2\] -fixed no 366 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[7\] -fixed no 370 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3\[7\] -fixed no 391 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2_0_a2_0_a2 -fixed no 324 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[5\] -fixed no 328 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[7\] -fixed no 329 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIAUV31\[3\] -fixed no 341 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.edge_pos_31_iv_i\[2\] -fixed no 369 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4\[7\] -fixed no 388 67
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write.un1_csn_i_i_a2 -fixed no 344 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[1\] -fixed no 374 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[11\] -fixed no 371 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_4_0\[0\] -fixed no 393 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5\[7\] -fixed no 387 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[15\] -fixed no 371 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_1_RNI77NS -fixed no 370 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[7\] -fixed no 330 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[1\] -fixed no 378 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i -fixed no 387 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_43_0_m2_ns\[1\] -fixed no 388 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/RXRDY_NEW.un1_rx_fifo -fixed no 319 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98 -fixed no 311 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_0_a2_0_a2_0 -fixed no 349 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO\[0\] -fixed no 372 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[7\] -fixed no 396 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_0_0_x2\[3\] -fixed no 336 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.INTR_reg_103\[6\] -fixed no 374 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[4\] -fixed no 366 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un15_fixed_config_0_a2_0_a2 -fixed no 389 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO\[3\] -fixed no 395 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1_1_sqmuxa_i_0_0 -fixed no 328 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[2\] -fixed no 347 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNISQGV3_2 -fixed no 375 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0_0_0_a2 -fixed no 331 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_5_0_a4_i -fixed no 386 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[6\] -fixed no 334 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_RNI67A91\[1\] -fixed no 395 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_i_0 -fixed no 330 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[14\] -fixed no 355 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[7\] -fixed no 402 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[4\] -fixed no 332 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[2\] -fixed no 343 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[2\] -fixed no 357 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_a2_RNIQ335_5 -fixed no 394 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[6\] -fixed no 334 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[3\] -fixed no 355 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_1\[2\] -fixed no 375 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[4\] -fixed no 338 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\] -fixed no 339 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[14\] -fixed no 342 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.edge_both_91_iv_i\[7\] -fixed no 402 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[2\] -fixed no 347 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.edge_pos_55_iv_i\[4\] -fixed no 382 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.edge_neg_19_iv_i\[1\] -fixed no 381 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_6_am\[0\] -fixed no 383 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[3\] -fixed no 407 78
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_33 -fixed no 386 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2 -fixed no 375 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.INTR_reg_55_0_RNO\[2\] -fixed no 352 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[5\] -fixed no 389 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[6\] -fixed no 331 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_1\[7\] -fixed no 380 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_7_i -fixed no 379 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[5\] -fixed no 318 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_6_0_a4_i -fixed no 389 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\] -fixed no 338 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_i_0_RNIAR481\[2\] -fixed no 365 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.edge_pos_79_iv_i\[6\] -fixed no 388 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[0\] -fixed no 316 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_114 -fixed no 338 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[5\] -fixed no 327 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1 -fixed no 333 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[2\] -fixed no 379 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[7\] -fixed no 332 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6\[7\] -fixed no 393 67
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_39 -fixed no 370 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3\[1\] -fixed no 376 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.edge_pos_7_iv_i\[0\] -fixed no 396 78
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[0\] -fixed no 380 52
set_location SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 393 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[4\] -fixed no 350 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.REG_INT.intr_13_3_1_1\[6\] -fixed no 391 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit\[1\] -fixed no 332 67
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_0_a2_RNIEO4P -fixed no 366 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[6\] -fixed no 349 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.REG_GPOUT.GPIO_OUT_i_3\[1\] -fixed no 380 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_77 -fixed no 347 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[0\] -fixed no 340 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.edge_both_19_iv_i\[1\] -fixed no 380 81
set_location SF2_MSS_sys_sb_0/OR3_0 -fixed no 327 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[11\] -fixed no 370 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNO_0 -fixed no 394 48
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 388 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[9\] -fixed no 350 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[7\] -fixed no 339 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[13\] -fixed no 341 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.edge_both_43_iv_i\[3\] -fixed no 374 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNI7Q3I2\[7\] -fixed no 392 81
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO -fixed no 378 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[1\] -fixed no 317 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_6 -fixed no 362 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[2\] -fixed no 315 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a2_0_a2 -fixed no 329 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO\[5\] -fixed no 389 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[6\] -fixed no 335 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_7_RNI3PDH -fixed no 366 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[9\] -fixed no 337 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[6\] -fixed no 359 40
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6 -fixed no 395 42
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1 -fixed no 218 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[4\] -fixed no 363 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[5\] -fixed no 389 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[1\] -fixed no 329 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0_a2\[5\] -fixed no 352 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit\[0\] -fixed no 335 67
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6\[3\] -fixed no 395 67
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5\[3\] -fixed no 392 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[2\] -fixed no 343 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc -fixed no 323 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.edge_neg_91_iv_i\[7\] -fixed no 404 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.INTR_reg_91\[5\] -fixed no 384 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_0_RNI87NS -fixed no 367 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0_0_a2 -fixed no 317 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[4\] -fixed no 317 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[8\] -fixed no 342 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_5 -fixed no 394 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6\[5\] -fixed no 392 67
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[6\] -fixed no 368 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7\[3\] -fixed no 397 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[0\] -fixed no 405 79
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.un249_fixed_config -fixed no 377 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.un173_fixed_config -fixed no 376 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[4\] -fixed no 376 49
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[3\] -fixed no 337 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m2_i_m2\[6\] -fixed no 331 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[10\] -fixed no 358 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_GPOUT.GPIO_OUT_i_5\[2\] -fixed no 382 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[7\] -fixed no 320 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5\[6\] -fixed no 389 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[6\] -fixed no 360 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[5\] -fixed no 395 64
set_location SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 394 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[5\] -fixed no 321 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.edge_neg_43_iv_i\[3\] -fixed no 377 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[9\] -fixed no 325 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[0\] -fixed no 334 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state\[1\] -fixed no 314 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNIACQ35\[7\] -fixed no 385 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un15_fixed_config_0_a2_0_a2_RNIGB3N -fixed no 385 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0\[4\] -fixed no 359 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8 -fixed no 300 57
set_location SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select -fixed no 391 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update -fixed no 390 40
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_37 -fixed no 363 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[12\] -fixed no 362 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_6_i -fixed no 377 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3\[0\] -fixed no 383 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[15\] -fixed no 331 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.un305_fixed_config -fixed no 391 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0_0_a2 -fixed no 353 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_0 -fixed no 324 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_i_o4\[2\] -fixed no 367 81
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[1\] -fixed no 345 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq.un5_psel_0_a2_0_a2 -fixed no 338 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_2\[4\] -fixed no 345 57
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_31 -fixed no 376 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E -fixed no 347 27
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_sn_m1 -fixed no 381 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i -fixed no 353 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[6\] -fixed no 374 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i -fixed no 374 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_71_i_0_o2 -fixed no 330 66
set_location SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 369 52
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[10\] -fixed no 358 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5\[5\] -fixed no 394 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.INTR_reg_115_0_m2_1_1\[7\] -fixed no 399 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.edge_pos_19_iv_i\[1\] -fixed no 379 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[5\] -fixed no 401 79
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_0_0 -fixed no 357 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1_1_sqmuxa_2 -fixed no 391 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[6\] -fixed no 348 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\] -fixed no 328 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_4\[3\] -fixed no 336 57
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[7\] -fixed no 377 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_5_RNI2KGS1_0 -fixed no 365 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i -fixed no 378 60
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_a2\[8\] -fixed no 379 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[12\] -fixed no 353 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/sync_update_0_sqmuxa -fixed no 375 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[3\] -fixed no 373 61
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa -fixed no 377 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO\[6\] -fixed no 398 57
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_30 -fixed no 378 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_i_o2 -fixed no 303 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.REG_INT.intr_11_3\[5\] -fixed no 386 63
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST -fixed no 220 54
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.INTR_reg_67\[3\] -fixed no 377 57
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_7 -fixed no 373 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO\[6\] -fixed no 389 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.REG_INT.intr_9_3\[4\] -fixed no 376 66
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw\[2\] -fixed no 392 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_2\[3\] -fixed no 340 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_INT.intr_1_u_i_a3_0\[0\] -fixed no 403 78
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO\[6\] -fixed no 385 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\] -fixed no 324 60
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_9 -fixed no 377 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[8\] -fixed no 362 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int_RNO\[1\] -fixed no 358 33
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.REG_GPOUT.GPIO_OUT_i_7\[3\] -fixed no 383 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[2\] -fixed no 367 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[15\] -fixed no 366 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_0 -fixed no 372 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[3\] -fixed no 375 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[5\] -fixed no 327 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\] -fixed no 324 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_a2\[4\] -fixed no 346 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state\[0\] -fixed no 316 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[3\] -fixed no 362 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO\[6\] -fixed no 394 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[0\] -fixed no 357 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.edge_neg_79_iv_i\[6\] -fixed no 384 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[0\] -fixed no 403 79
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i -fixed no 350 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6\[6\] -fixed no 384 67
set_location SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 395 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_6_am_RNO\[0\] -fixed no 377 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[15\] -fixed no 343 28
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[8\] -fixed no 348 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_440_i_i -fixed no 346 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples\[2\] -fixed no 342 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[5\] -fixed no 330 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_RNIUPVH5\[7\] -fixed no 363 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_6_0_a2_0\[0\] -fixed no 394 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[0\] -fixed no 399 79
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_3_RNIVODH -fixed no 389 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_1 -fixed no 375 52
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3 -fixed no 381 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_0_0_o2 -fixed no 332 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[1\] -fixed no 384 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[6\] -fixed no 344 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_6_i -fixed no 379 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_78 -fixed no 342 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_N_2L1_RNO -fixed no 379 57
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_13 -fixed no 389 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[5\] -fixed no 390 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[3\] -fixed no 337 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3\[3\] -fixed no 390 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_0_o2 -fixed no 333 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[7\] -fixed no 406 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_INT.intr_1_u_i\[0\] -fixed no 406 78
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[6\] -fixed no 326 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.edge_neg_31_iv_i\[2\] -fixed no 348 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM_0_x2_i_o2\[1\] -fixed no 337 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_0_a2_RNIBL4P -fixed no 365 33
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un26_psel_0_a2_4_a2_1_0 -fixed no 395 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.PWM_int_5_f0\[1\] -fixed no 359 33
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_RNI2UF51\[1\] -fixed no 386 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[11\] -fixed no 335 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_0_1\[0\] -fixed no 308 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[16\] -fixed no 370 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[3\] -fixed no 355 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6\[0\] -fixed no 391 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[0\] -fixed no 396 79
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.un397_fixed_config_0_a2 -fixed no 390 57
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_19 -fixed no 382 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[1\] -fixed no 381 52
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_0_a2_RNICM4P -fixed no 367 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[7\] -fixed no 385 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNISQGV3_0 -fixed no 369 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_a2\[1\] -fixed no 356 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[3\] -fixed no 374 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[1\] -fixed no 379 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[7\] -fixed no 364 81
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_23 -fixed no 375 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un4_fixed_config -fixed no 391 78
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[3\] -fixed no 311 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3\[6\] -fixed no 384 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit\[3\] -fixed no 330 67
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg_1_sqmuxa_1_1_a2 -fixed no 380 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[6\] -fixed no 388 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.un81_fixed_config -fixed no 374 78
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.REG_INT.intr_7_3\[3\] -fixed no 386 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32.un3_prdata_o_0_a2_2_a2_1 -fixed no 386 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples\[1\] -fixed no 347 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_a2_RNIQ335_0 -fixed no 389 57
set_location ip_interface_inst -fixed no 191 0
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sm.un5_xmit_pulse_i_a3_i_0 -fixed no 355 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[2\] -fixed no 336 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0_a2_0 -fixed no 310 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_i_a4_2_0\[2\] -fixed no 363 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO\[6\] -fixed no 384 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[9\] -fixed no 343 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNI80T71\[1\] -fixed no 334 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[6\] -fixed no 368 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_7_i -fixed no 373 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[15\] -fixed no 359 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.un379_fixed_config -fixed no 390 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[12\] -fixed no 353 34
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_41 -fixed no 348 39
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_29 -fixed no 362 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[3\] -fixed no 357 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[11\] -fixed no 363 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.INTR_reg_79_1_1\[4\] -fixed no 387 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[4\] -fixed no 346 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.un267_fixed_config -fixed no 380 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err.parity_err_xhdl2_9_iv_i_0_x2 -fixed no 329 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\] -fixed no 334 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[4\] -fixed no 338 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[6\] -fixed no 389 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_sn_m12 -fixed no 379 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[9\] -fixed no 350 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2_5_a2 -fixed no 386 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.edge_both_67_iv_i\[5\] -fixed no 393 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNO\[7\] -fixed no 332 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[2\] -fixed no 371 82
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[13\] -fixed no 360 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.REG_INT.intr_13_3\[6\] -fixed no 394 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_0_0\[1\] -fixed no 306 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[12\] -fixed no 371 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_0_o2\[3\] -fixed no 304 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.INTR_reg_55_0\[2\] -fixed no 354 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.un8_baud_clock_int_0_a2_0_a2 -fixed no 343 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[7\] -fixed no 404 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\] -fixed no 330 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[4\] -fixed no 356 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[13\] -fixed no 363 31
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO\[3\] -fixed no 390 60
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_38 -fixed no 366 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_i_0\[2\] -fixed no 371 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[3\] -fixed no 328 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[5\] -fixed no 351 70
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_40 -fixed no 360 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[8\] -fixed no 324 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108 -fixed no 316 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_0_a2 -fixed no 357 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.REG_INT.intr_11_3_1_1\[5\] -fixed no 392 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[0\] -fixed no 381 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_INT.intr_1_u_i_1\[0\] -fixed no 405 78
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.un323_fixed_config -fixed no 390 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.edge_both_79_iv_i\[6\] -fixed no 389 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_1\[1\] -fixed no 341 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNIEDS11\[1\] -fixed no 391 81
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2\[7\] -fixed no 376 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[7\] -fixed no 327 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO\[7\] -fixed no 393 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa -fixed no 376 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[3\] -fixed no 353 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[5\] -fixed no 361 82
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_17 -fixed no 390 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.edge_both_55_iv_i\[4\] -fixed no 372 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0\[2\] -fixed no 350 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.un137_fixed_config_0_a4 -fixed no 356 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.un417_fixed_config_0_a2 -fixed no 388 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_5_0_a4_i -fixed no 384 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO\[5\] -fixed no 394 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_95 -fixed no 309 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[7\] -fixed no 357 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_RNI482JA -fixed no 361 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[5\] -fixed no 364 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write.un1_csn_i_i_a2_1 -fixed no 342 57
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_11 -fixed no 376 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[0\] -fixed no 332 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[2\] -fixed no 352 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_1_i_o2_i_o2 -fixed no 341 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit.un30_baud_clock_0_a4_0_a2_0_a2 -fixed no 332 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[9\] -fixed no 344 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1\[3\] -fixed no 373 82
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4 -fixed no 390 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[0\] -fixed no 313 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_a2 -fixed no 392 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[2\] -fixed no 369 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[3\] -fixed no 378 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO\[5\] -fixed no 360 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_3_i -fixed no 385 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[8\] -fixed no 336 28
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_27 -fixed no 380 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109 -fixed no 312 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_1\[0\] -fixed no 348 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[1\] -fixed no 373 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[6\] -fixed no 324 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO\[3\] -fixed no 386 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNIIEA41\[1\] -fixed no 376 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[3\] -fixed no 336 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[10\] -fixed no 351 34
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_10 -fixed no 380 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[0\] -fixed no 382 52
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_21 -fixed no 387 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock_RNI6CSO -fixed no 340 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[5\] -fixed no 333 28
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[1\] -fixed no 359 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_int\[1\] -fixed no 359 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0\[0\] -fixed no 351 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_0_1\[2\] -fixed no 301 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i -fixed no 375 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.un285_fixed_config -fixed no 394 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_a2\[2\] -fixed no 359 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.INTR_reg_67_1_1\[3\] -fixed no 395 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2_5_a2_1 -fixed no 390 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\] -fixed no 345 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[3\] -fixed no 340 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[7\] -fixed no 338 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_a2\[3\] -fixed no 343 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[5\] -fixed no 364 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m2_i_m2\[5\] -fixed no 328 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_a2_RNIQ335 -fixed no 387 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[0\] -fixed no 356 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.un117_fixed_config_0_a4 -fixed no 351 81
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_0_a2_RNIAK4P -fixed no 362 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[3\] -fixed no 342 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1 -fixed no 335 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel.tx_xhdl2_3_iv_0_0_a2 -fixed no 349 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[9\] -fixed no 350 37
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA -fixed no 219 54
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.edge_both_7_iv_i\[0\] -fixed no 399 78
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m19_i_0_o2 -fixed no 327 63
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_20 -fixed no 391 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.edge_pos_43_iv_i\[3\] -fixed no 381 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[1\] -fixed no 340 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m19_i_0_0 -fixed no 315 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_43_0_RNO\[1\] -fixed no 390 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[7\] -fixed no 326 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5\[1\] -fixed no 386 49
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1 -fixed no 388 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNI18QP\[1\] -fixed no 371 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.REG_GPOUT.GPIO_OUT_i_11\[5\] -fixed no 395 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\] -fixed no 340 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.INTR_reg_91_1_1\[5\] -fixed no 388 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity_RNO -fixed no 357 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[1\] -fixed no 341 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm.un47_baud_clock_NE_1 -fixed no 325 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_3 -fixed no 389 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[7\] -fixed no 398 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[15\] -fixed no 346 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_i_a2 -fixed no 320 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos\[5\] -fixed no 388 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[11\] -fixed no 368 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4\[1\] -fixed no 382 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un4_pwm_enable_reg -fixed no 357 33
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[1\] -fixed no 381 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[2\] -fixed no 370 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO\[6\] -fixed no 384 66
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw\[1\] -fixed no 391 39
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_32 -fixed no 382 48
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc.un79_baud_clock_0_a2_0_a2 -fixed no 326 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7\[1\] -fixed no 371 52
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_0_a2_4 -fixed no 326 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[2\] -fixed no 359 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[2\] -fixed no 341 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[14\] -fixed no 369 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[14\] -fixed no 353 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[10\] -fixed no 369 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[5\] -fixed no 384 49
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2 -fixed no 389 42
set_location SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 384 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_4_i -fixed no 381 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7\[5\] -fixed no 401 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_0_a2 -fixed no 375 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[7\] -fixed no 407 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt.receive_count_3_i_0_0_a2\[1\] -fixed no 338 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[13\] -fixed no 367 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_1_sqmuxa_i_0 -fixed no 347 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0_0 -fixed no 319 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[1\] -fixed no 345 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_0_0_a2_1\[3\] -fixed no 339 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[0\] -fixed no 336 73
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_7_i -fixed no 398 78
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_0_o2\[2\] -fixed no 341 72
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.un99_fixed_config -fixed no 373 78
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i_0_0 -fixed no 335 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.REG_GPOUT.GPIO_OUT_i_9\[4\] -fixed no 389 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_rega0_1 -fixed no 391 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift\[2\] -fixed no 331 61
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[10\] -fixed no 323 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97 -fixed no 300 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[1\] -fixed no 336 64
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_1\[1\] -fixed no 382 42
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_35 -fixed no 350 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[9\] -fixed no 322 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_RNIOJVH5\[1\] -fixed no 379 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[2\] -fixed no 351 58
set_location SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 368 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.edge_pos_91_iv_i\[7\] -fixed no 396 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5\[0\] -fixed no 348 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIFV63\[1\] -fixed no 325 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.edge_pos_67_iv_i\[5\] -fixed no 388 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[7\] -fixed no 329 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[5\] -fixed no 341 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_INT.intr_1_u_i_a3\[0\] -fixed no 401 78
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO\[7\] -fixed no 406 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[3\] -fixed no 345 58
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_N_2L1 -fixed no 395 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[7\] -fixed no 339 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[2\] -fixed no 343 69
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_18 -fixed no 388 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_4_0_a4_i -fixed no 384 57
set_location SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 396 92
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[7\] -fixed no 397 79
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[2\] -fixed no 354 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[3\] -fixed no 328 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m4 -fixed no 393 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[15\] -fixed no 348 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0 -fixed no 373 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_a2_RNIQ335_4 -fixed no 385 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i -fixed no 326 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_RNO -fixed no 337 69
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_0_a2_RNI1E931 -fixed no 369 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[7\] -fixed no 365 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq.un13_psel_0_a2_1_a2 -fixed no 347 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[5\] -fixed no 363 40
set_location SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 371 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[4\] -fixed no 374 67
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[1\] -fixed no 376 52
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_34 -fixed no 387 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.un193_fixed_config -fixed no 373 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.REG_GPOUT.GPIO_OUT_i_15\[7\] -fixed no 371 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO\[3\] -fixed no 392 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[3\] -fixed no 340 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[3\] -fixed no 372 61
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7\[7\] -fixed no 400 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[1\] -fixed no 344 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0\[3\] -fixed no 406 79
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_28 -fixed no 392 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[10\] -fixed no 352 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[4\] -fixed no 372 67
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i -fixed no 389 78
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2\[3\] -fixed no 362 82
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.un361_fixed_config -fixed no 393 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[14\] -fixed no 348 34
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_113 -fixed no 342 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int -fixed no 337 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int -fixed no 322 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[0\] -fixed no 350 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[0\] -fixed no 380 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[5\] -fixed no 358 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i -fixed no 384 78
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[2\] -fixed no 374 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_a2_RNIQ335_3 -fixed no 395 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[1\] -fixed no 344 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_0_a2_0_a2 -fixed no 353 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[12\] -fixed no 340 28
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count\[0\] -fixed no 309 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[2\] -fixed no 354 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[5\] -fixed no 330 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[11\] -fixed no 327 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5\[0\] -fixed no 395 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[3\] -fixed no 319 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_a2_RNIQ335_1 -fixed no 387 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[2\] -fixed no 331 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[1\] -fixed no 329 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[5\] -fixed no 393 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4\[0\] -fixed no 389 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2_RNIC3FSA -fixed no 377 51
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.un26_psel_0_a2_4_a2_0 -fixed no 384 36
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[3\] -fixed no 316 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[12\] -fixed no 325 58
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_42 -fixed no 349 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.INTR_reg_103_1_1\[6\] -fixed no 391 66
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_16 -fixed no 378 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[4\] -fixed no 376 67
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO\[3\] -fixed no 397 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m2_i_m2\[7\] -fixed no 326 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA\[4\] -fixed no 339 58
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.INTR_reg_115_0_a2_0_3\[7\] -fixed no 405 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel.tx_xhdl2_3_iv_i -fixed no 354 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[1\] -fixed no 347 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa -fixed no 390 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[13\] -fixed no 329 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[3\] -fixed no 346 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity -fixed no 357 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[7\] -fixed no 380 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[6\] -fixed no 365 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_RNIPKVH5\[2\] -fixed no 374 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[2\] -fixed no 341 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO -fixed no 325 69
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0 -fixed no 386 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg\[7\] -fixed no 403 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[16\] -fixed no 361 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg\[6\] -fixed no 377 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[14\] -fixed no 330 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[4\] -fixed no 356 40
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\] -fixed no 324 70
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA\[0\] -fixed no 386 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[6\] -fixed no 322 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[2\] -fixed no 330 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.INTR_reg_79\[4\] -fixed no 376 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH\[0\] -fixed no 393 49
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[6\] -fixed no 334 28
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5 -fixed no 385 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNISQGV3_1 -fixed no 378 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[1\] -fixed no 344 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[8\] -fixed no 324 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[7\] -fixed no 340 73
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0\[5\] -fixed no 348 69
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm.overflow_int_3_0_a2_0_a2 -fixed no 318 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNISQGV3_5 -fixed no 360 51
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[0\] -fixed no 346 40
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.REG_INT.intr_7_3_1_1\[3\] -fixed no 375 60
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_0_o2_1_0 -fixed no 327 66
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_12 -fixed no 387 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr\[2\] -fixed no 344 64
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[1\] -fixed no 337 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_a2_RNIQ335_6 -fixed no 393 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw\[0\] -fixed no 393 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_1\[2\] -fixed no 352 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[4\] -fixed no 373 67
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_36 -fixed no 353 39
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_0_a4_i -fixed no 391 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2\[6\] -fixed no 392 70
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\] -fixed no 330 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[7\] -fixed no 369 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6\[1\] -fixed no 387 49
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[0\] -fixed no 407 79
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO\[5\] -fixed no 401 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr\[1\] -fixed no 314 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[6\] -fixed no 346 73
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[7\] -fixed no 352 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[8\] -fixed no 339 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[7\] -fixed no 323 43
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_76 -fixed no 339 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO -fixed no 323 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.REG_INT.intr_9_3_1_1\[4\] -fixed no 383 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both\[1\] -fixed no 391 82
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte\[1\] -fixed no 337 73
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_22 -fixed no 394 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_a2_RNIQ335_2 -fixed no 385 51
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_0 -fixed no 372 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNIF9731\[1\] -fixed no 381 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples\[0\] -fixed no 339 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_9\[2\] -fixed no 351 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO\[7\] -fixed no 387 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/G2.1.prescale_reg7 -fixed no 368 30
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int -fixed no 318 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4\[6\] -fixed no 385 67
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state\[0\] -fixed no 348 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.4.APB_32.edge_neg_55_iv_i\[4\] -fixed no 374 66
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[13\] -fixed no 367 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[10\] -fixed no 338 28
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_bit_cnt_4_i_0_o2\[1\] -fixed no 329 69
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_15 -fixed no 383 42
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_4_i -fixed no 380 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.edge_both_31_iv_i\[2\] -fixed no 370 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock -fixed no 343 64
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[0\] -fixed no 349 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_0_a2 -fixed no 322 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_0_a2_RNI9J4P -fixed no 368 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_a2\[0\] -fixed no 358 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_12\[4\] -fixed no 333 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int\[7\] -fixed no 335 28
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNISQGV3_3 -fixed no 379 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.6.APB_32.INTR_reg_103_1_1_1\[6\] -fixed no 390 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg\[4\] -fixed no 343 73
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_24 -fixed no 383 39
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.N_414_i_i -fixed no 344 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m19_i_0_a2_1 -fixed no 314 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNO -fixed no 392 48
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4\[3\] -fixed no 386 67
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[1\] -fixed no 338 37
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[0\] -fixed no 350 57
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[5\] -fixed no 384 64
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.un211_fixed_config -fixed no 372 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_3_i -fixed no 359 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96 -fixed no 305 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_reg_GEN_BITS.0.REG_GEN.CONFIG_reg_0_0_RNISQGV3_4 -fixed no 381 48
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_25 -fixed no 372 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_enable_reg1_1_sqmuxa -fixed no 384 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM_0_x2_0_x2\[0\] -fixed no 345 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO\[7\] -fixed no 397 78
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[4\] -fixed no 349 43
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2_0\[0\] -fixed no 379 39
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_14 -fixed no 384 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0_0 -fixed no 358 69
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[15\] -fixed no 366 37
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[10\] -fixed no 326 43
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg\[11\] -fixed no 361 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_3_i -fixed no 387 63
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_0_a2_3_0 -fixed no 331 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0_.m16_i_i -fixed no 321 63
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[9\] -fixed no 354 34
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_period_reg\[1\] -fixed no 341 40
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/prescale_reg\[3\] -fixed no 354 40
set_location SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state -fixed no 393 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNI3AKK\[6\] -fixed no 393 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1\[6\] -fixed no 385 70
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_negedge_reg_1_sqmuxa_1 -fixed no 372 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/period_reg\[12\] -fixed no 366 34
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO\[5\] -fixed no 392 66
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.APB_32.INTR_reg_31\[0\] -fixed no 380 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1\[1\] -fixed no 347 58
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg_0_sqmuxa_0_a2 -fixed no 365 36
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.3.APB_32.INTR_reg_67_1_1_1\[3\] -fixed no 393 60
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3\[6\] -fixed no 390 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.0.REG_GEN.CONFIG_regrff_4 -fixed no 367 52
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.5.APB_32.edge_neg_67_iv_i\[5\] -fixed no 395 63
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_2\[1\] -fixed no 373 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_prescale_reg\[13\] -fixed no 365 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg\[6\] -fixed no 384 70
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.APB_32.INTR_reg_55_0_m4\[2\] -fixed no 355 81
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_24 -fixed no 378 48
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt\[2\] -fixed no 318 43
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.2.REG_INT.intr_5_u_i_m2\[2\] -fixed no 366 81
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7\[6\] -fixed no 405 58
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0_0_0 -fixed no 333 63
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.un61_fixed_config -fixed no 376 81
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/N_66_i_i_i_o2 -fixed no 335 66
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[4\] -fixed no 339 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_115 -fixed no 345 69
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.1.APB_32.INTR_reg_43_0\[1\] -fixed no 378 51
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\] -fixed no 326 60
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/psh_posedge_reg\[14\] -fixed no 364 37
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS.7.APB_32.INTR_reg_115_0\[7\] -fixed no 403 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0\[2\] -fixed no 354 57
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2\[5\] -fixed no 333 58
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 218 102
set_location SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0 -fixed no 336 68
set_location SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST -fixed no 300 104
set_location SF2_MSS_sys_sb_0/SYSRESET_POR -fixed no 396 8
set_location SF2_MSS_sys_sb_0/CCC_0/CCC_INST -fixed no 390 92
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_5_0_0_wmux\[13\] -fixed no 363 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_5_0_0_wmux\[1\] -fixed no 354 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/sync_pulse_1_cry_0 -fixed no 315 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_5_0_0_wmux\[2\] -fixed no 336 39
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_5_0_0_wmux\[0\] -fixed no 351 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/prescale_cnt_s_175 -fixed no 315 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_5_0_0_wmux\[11\] -fixed no 363 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_5_0_0_wmux\[9\] -fixed no 357 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_5_0_0_wmux\[7\] -fixed no 369 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/un1_period_cnt_int_cry_0 -fixed no 351 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un26_pwm_enable_reg_0_I_1 -fixed no 336 30
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_5_0_0_wmux\[14\] -fixed no 348 27
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/G2.1.un1_period_cnt_cry_0 -fixed no 351 30
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_m2_0_0_wmux\[8\] -fixed no 348 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_5_0_0_wmux\[10\] -fixed no 369 33
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIQKSK -fixed no 312 57
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un9_pwm_enable_reg_0_I_1 -fixed no 354 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/un17_prescale_cnt_0_I_1 -fixed no 336 42
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_0_I_1 -fixed no 336 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_5_0_0_wmux\[15\] -fixed no 360 36
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/period_cnt_int_cry_cy\[0\] -fixed no 327 27
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel.tx_xhdl2_1_7_i_m2_i_m2_4_0_wmux -fixed no 336 72
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/PRDATA_regif_5_0_0_wmux\[12\] -fixed no 366 33
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_5_0_0_wmux\[1\]_CC_0 -fixed no 354 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_5_0_0_wmux\[14\]_CC_0 -fixed no 348 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un26_pwm_enable_reg_0_I_1_CC_0 -fixed no 336 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0_CC_0 -fixed no 351 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un9_pwm_enable_reg_0_I_1_CC_1 -fixed no 360 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0_CC_1 -fixed no 360 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0_CC_0 -fixed no 315 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry_cy\[0\]_CC_0 -fixed no 327 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0_CC_1 -fixed no 324 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_0_I_1_CC_0 -fixed no 336 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_5_0_0_wmux\[10\]_CC_0 -fixed no 369 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_5_0_0_wmux\[15\]_CC_0 -fixed no 360 38
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK_CC_1 -fixed no 324 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_5_0_0_wmux\[11\]_CC_0 -fixed no 363 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1_CC_0 -fixed no 336 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_175_CC_0 -fixed no 315 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_5_0_0_wmux\[9\]_CC_0 -fixed no 357 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0_CC_0 -fixed no 351 29
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_5_0_0_wmux\[2\]_CC_0 -fixed no 336 41
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_5_0_0_wmux\[0\]_CC_0 -fixed no 351 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_5_0_0_wmux\[12\]_CC_0 -fixed no 366 35
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_5_0_0_wmux\[13\]_CC_0 -fixed no 363 38
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK_CC_0 -fixed no 312 59
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un9_pwm_enable_reg_0_I_1_CC_0 -fixed no 354 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_5_0_0_wmux\[7\]_CC_0 -fixed no 369 44
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_175_CC_1 -fixed no 324 44
set_location SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_m2_0_0_wmux\[8\]_CC_0 -fixed no 348 38
set_location SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0_CC_1 -fixed no 360 32
set_location SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry_cy\[0\]_CC_1 -fixed no 336 29
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 219 81
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 219 78
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 219 42
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 219 39
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12 -fixed no 219 36
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB13 -fixed no 219 33
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14 -fixed no 219 30
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB15 -fixed no 219 27
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 219 72
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 219 69
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 219 66
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 219 63
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 219 60
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 219 57
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 219 51
set_location SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 219 48
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB0 -fixed no 218 78
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB1 -fixed no 218 72
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB10 -fixed no 218 39
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB11 -fixed no 218 36
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB12 -fixed no 218 33
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB13 -fixed no 218 30
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB14 -fixed no 218 27
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB2 -fixed no 218 69
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB3 -fixed no 218 66
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB4 -fixed no 218 63
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB5 -fixed no 218 60
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB6 -fixed no 218 57
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB7 -fixed no 218 51
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB8 -fixed no 218 48
set_location SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1_RGB9 -fixed no 218 42
set_location SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_i_m2_4_0_wmux_CC_0 -fixed no 336 74
