Classic Timing Analyzer report for COMP_V
Fri Apr 08 17:28:38 2022
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.773 ns   ; b[8] ; c_out ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+--------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To    ;
+-------+-------------------+-----------------+--------+-------+
; N/A   ; None              ; 17.773 ns       ; b[8]   ; c_out ;
; N/A   ; None              ; 17.396 ns       ; a[3]   ; c_out ;
; N/A   ; None              ; 17.139 ns       ; b[4]   ; c_out ;
; N/A   ; None              ; 17.132 ns       ; a[0]   ; c_out ;
; N/A   ; None              ; 17.010 ns       ; a[12]  ; c_out ;
; N/A   ; None              ; 16.971 ns       ; b[5]   ; c_out ;
; N/A   ; None              ; 16.891 ns       ; b[2]   ; c_out ;
; N/A   ; None              ; 16.818 ns       ; a[4]   ; c_out ;
; N/A   ; None              ; 16.773 ns       ; a[6]   ; c_out ;
; N/A   ; None              ; 16.772 ns       ; a[5]   ; c_out ;
; N/A   ; None              ; 16.736 ns       ; b[11]  ; c_out ;
; N/A   ; None              ; 16.595 ns       ; a[2]   ; c_out ;
; N/A   ; None              ; 16.590 ns       ; b[7]   ; c_out ;
; N/A   ; None              ; 16.493 ns       ; a[1]   ; c_out ;
; N/A   ; None              ; 16.416 ns       ; b[1]   ; c_out ;
; N/A   ; None              ; 16.393 ns       ; a[14]  ; c_out ;
; N/A   ; None              ; 16.376 ns       ; b[6]   ; c_out ;
; N/A   ; None              ; 16.334 ns       ; a[7]   ; c_out ;
; N/A   ; None              ; 16.311 ns       ; b[0]   ; c_out ;
; N/A   ; None              ; 16.311 ns       ; b[9]   ; c_out ;
; N/A   ; None              ; 16.287 ns       ; b[10]  ; c_out ;
; N/A   ; None              ; 16.221 ns       ; a[9]   ; c_out ;
; N/A   ; None              ; 16.179 ns       ; a[8]   ; c_out ;
; N/A   ; None              ; 16.098 ns       ; a[10]  ; c_out ;
; N/A   ; None              ; 15.949 ns       ; b[3]   ; c_out ;
; N/A   ; None              ; 15.944 ns       ; a[11]  ; c_out ;
; N/A   ; None              ; 15.857 ns       ; b[12]  ; c_out ;
; N/A   ; None              ; 15.647 ns       ; b[14]  ; c_out ;
; N/A   ; None              ; 15.406 ns       ; a[13]  ; c_out ;
; N/A   ; None              ; 15.138 ns       ; b[13]  ; c_out ;
; N/A   ; None              ; 13.738 ns       ; sel[0] ; c_out ;
; N/A   ; None              ; 13.677 ns       ; sel[2] ; c_out ;
; N/A   ; None              ; 13.405 ns       ; sel[1] ; c_out ;
; N/A   ; None              ; 11.742 ns       ; b[15]  ; c_out ;
; N/A   ; None              ; 11.382 ns       ; a[15]  ; c_out ;
+-------+-------------------+-----------------+--------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Apr 08 17:28:38 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COMP_V -c COMP_V --timing_analysis_only
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Info: Longest tpd from source pin "b[8]" to destination pin "c_out" is 17.773 ns
    Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 3; PIN Node = 'b[8]'
    Info: 2: + IC(7.264 ns) + CELL(0.414 ns) = 8.520 ns; Loc. = LCCOMB_X62_Y24_N16; Fanout = 1; COMB Node = 'LessThan0~17'
    Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 8.591 ns; Loc. = LCCOMB_X62_Y24_N18; Fanout = 1; COMB Node = 'LessThan0~19'
    Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.662 ns; Loc. = LCCOMB_X62_Y24_N20; Fanout = 1; COMB Node = 'LessThan0~21'
    Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.733 ns; Loc. = LCCOMB_X62_Y24_N22; Fanout = 1; COMB Node = 'LessThan0~23'
    Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.804 ns; Loc. = LCCOMB_X62_Y24_N24; Fanout = 1; COMB Node = 'LessThan0~25'
    Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.875 ns; Loc. = LCCOMB_X62_Y24_N26; Fanout = 1; COMB Node = 'LessThan0~27'
    Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.946 ns; Loc. = LCCOMB_X62_Y24_N28; Fanout = 1; COMB Node = 'LessThan0~29'
    Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 9.356 ns; Loc. = LCCOMB_X62_Y24_N30; Fanout = 2; COMB Node = 'LessThan0~30'
    Info: 10: + IC(1.380 ns) + CELL(0.150 ns) = 10.886 ns; Loc. = LCCOMB_X48_Y24_N0; Fanout = 2; COMB Node = 'Mux0~0'
    Info: 11: + IC(0.262 ns) + CELL(0.420 ns) = 11.568 ns; Loc. = LCCOMB_X48_Y24_N12; Fanout = 1; COMB Node = 'Mux0~2'
    Info: 12: + IC(0.260 ns) + CELL(0.438 ns) = 12.266 ns; Loc. = LCCOMB_X48_Y24_N6; Fanout = 1; COMB Node = 'Mux0~3'
    Info: 13: + IC(2.749 ns) + CELL(2.758 ns) = 17.773 ns; Loc. = PIN_G11; Fanout = 0; PIN Node = 'c_out'
    Info: Total cell delay = 5.858 ns ( 32.96 % )
    Info: Total interconnect delay = 11.915 ns ( 67.04 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4366 megabytes
    Info: Processing ended: Fri Apr 08 17:28:39 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


