Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 14 15:04:18 2018
| Host         : Owner-VAIO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_module_control_sets_placed.rpt
| Design       : vga_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              38 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              82 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------------------+------------------+------------------+----------------+
|    Clock Signal   |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+----------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG    | DIVIDER/hundredHzClock/current_val_reg[0][0] | buttons_IBUF[0]  |                3 |              9 |
|  clk_IBUF_BUFG    | BOX/box_loc_x                                | buttons_IBUF[0]  |                4 |             10 |
|  clk_IBUF_BUFG    | BOX/box_loc_y                                | buttons_IBUF[0]  |                4 |             10 |
|  clk_IBUF_BUFG    | DIVIDER/kiloHzClock/E[0]                     | buttons_IBUF[0]  |                2 |             10 |
|  i_pixel_clk_BUFG | VGA_SYNC/sel                                 | buttons_IBUF[0]  |                4 |             11 |
|  i_pixel_clk_BUFG |                                              | buttons_IBUF[0]  |                6 |             14 |
|  clk_IBUF_BUFG    |                                              | buttons_IBUF[0]  |                9 |             24 |
|  i_pixel_clk_BUFG | VGA_SYNC/count_pixels_reg[0]                 | buttons_IBUF[0]  |                8 |             32 |
+-------------------+----------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 9      |                     1 |
| 10     |                     3 |
| 11     |                     1 |
| 14     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


