<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>A guide to setting up the development environment &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/news class=nav-link>News</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>A guide to setting up the development environment</h1><h3 id=file-structure-of-the-repository:4eb28af1617d895aef211f7e8adede06>File structure of the repository</h3><p>Our tagged memory tutorial builds upon a forked version of the original Rocket
chip repository. Its contents are described
<a href=https://github.com/ucb-bar/rocket-chip#-whats-in-the-rocket-chip-generator-repository>here</a>
and summarised below for convenience:</p><ul><li><code>chisel</code>: The <a href=https://chisel.eecs.berkeley.edu/>Chisel</a> compiler used for
compiling the rocket system.</li><li><code>rocket</code>: The source code for the Rocket core.</li><li><code>uncore</code>: The source code for the memory subsystem.</li><li><code>hardfloat</code>: The IEEE 754-2008 compliant floating-point unit.</li><li><code>dramsim2</code>: The simulation model for the DRAM memory system.</li><li><code>fpga-zynq</code>: FPGA related infrastructure</li><li><code>riscv-tools</code>: The cross-compilation and simulation tool chain.</li></ul><p>In addition, makefiles for Chisel, Verilog and FPGA simulation can be found in:</p><ul><li><code>emulator</code>: Chisel simulation scripts</li><li><code>vsim</code>: RTL/VLSI RTL simulation scripts</li><li><code>fsim</code>: FPGA simulation scripts</li></ul><p>Cross-compilation tools and the Spike simulator are also provided:</p><ul><li><code>riscv-gnu-toolchain</code>: The GNU GCC cross-compiler for RISC-V ISA</li><li><code>riscv-opcodes</code>: The enumeration of all RISC-V opcodes executable by the Spike simulator.</li><li><code>riscv-isa-sim</code>: The RISC-V ISA simulator <a href=https://github.com/riscv/riscv-isa-sim#risc-v-isa-simulator>Spike</a></li><li><code>riscv-fesvr</code>: The front-end server that serves system calls on the host machine</li><li><code>riscv-pk</code>: The proxy kernel that serves system calls on the target machine when the executes are compiled against the newlib C library</li><li><code>riscv-tests</code>: Tests for the Rocket core</li><li><code>lowrisc-tag-tests</code>: Tagged memory tests</li></ul><p>Note: load tag and store tag (<code>ltag</code> and <code>stag</code>) are not supported by
the Spike simulator. We plan to release an update soon.</p><h3 id=downloading-the-lowrisc-chip-repository:4eb28af1617d895aef211f7e8adede06>Downloading the lowRISC chip repository</h3><p>We recommend you work with a 64-bit Ubuntu (14.04 LTS) system with GNU
GCC 4.8 installed. If necessary, create such a setup using VMware
player or VirtualBox.</p><p>The lowRISC chip git repository is hosted by the GitHub
website. Instead of cloning individual sub-modules, we recommend
cloning the entire repository to ensure all the sub-modules you
acquire are compatible. Different versions of the sub-modules are not
guaranteed to work.</p><p>To clone the whole lowRISC chip git repository (around 2.1 GB):</p><pre><code># clone the repository to your home directory:
cd ~/lowRISC/DIR
git clone -b tagged-memory-v0.1 --recursive https://github.com/lowrisc/lowrisc-chip.git
cd lowrisc-chip
</code></pre><p>Ensure you have all the necessary packages installed before attempting
to build the RISC-V tools:</p><pre><code>   sudo apt-get install autoconf automake autotools-dev curl \
     libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison \
     flex texinfo gperf libncurses5-dev gcc-multilib u-boot-tools \
     openjdk-7-jre
</code></pre><h3 id=environment-variables:4eb28af1617d895aef211f7e8adede06>Environment variables</h3><p>To setup the necessary environment variables use the setup script
found at <code>lowrisc-chip/set_riscv_env.sh</code>:</p><pre><code># source this file
echo &quot;Setting up RISC-V environment...&quot;
# Variables for RISC-V
export TOP=$PWD 
export RISCV=$TOP/riscv
export PATH=$PATH:$RISCV/bin
</code></pre><p>You can simply source this script. However, if you need to have your
own environment settings, you can set <code>$RISCV</code> to any location you
prefer.</p><p>Xilinx Vivado 2014.4 is needed if you would like to recompile the FPGA
images of the Zedboard. A voucher is provided along with the Zedboard
which allows you to apply a device locked license from Xilinx running
the Vivado tool. To acquire the Xilinx Vivado 2014.4, you need to
download it from the <a href=http://www.xilinx.com/support/download.html>Xilinx official
website</a>. For the 64-bit
Ubuntu 14.04 LTS system, please download “the Vivado 2014.4 Full Image
for Linux with SDK” and install the “Vivado Design Edition”.</p><p>Running RTL (VLSI/FPGA) simulations requires the Synopsys Verilog
Compiler Simulator (VCS). Unfortunately this is a commercial tool
which is not freely available. For the users who do not have an access
to VCS, it is still possible to use the cycle accurate C++ simulator
(emulator) generated by Chisel.</p><p>Simulation waveforms can also be generated using the emulator
Waveforms of the lowRISC chip can be generated using the
emulator in VCD format. <a href=http://gtkwave.sourceforge.net/>GTKWave</a> is
a free tool that can be used to view these files.</p><h3 id=building-the-risc-v-tools:4eb28af1617d895aef211f7e8adede06>Building the RISC-V tools</h3><p>To build the Spike simulator and the version of GCC required to produce
code for use with the proxy kernel and newlib, run the following script:</p><pre><code># set up the RISCV environment variables
cd $TOP/riscv-tools
./build.sh
</code></pre><p>After the compilation, the Spike and GCC binaries should be available:</p><pre><code>which spike
which riscv64-unknown-elf-gcc
</code></pre><p>The RISC-V GCC/Newlib Toolchain Installation Manual can be found
<a href=https://github.com/riscv/riscv-tools#the-risc-v-gccnewlib-toolchain-installation-manual>here</a>.</p><h3 id=building-gcc-for-risc-v:4eb28af1617d895aef211f7e8adede06>Building GCC for RISC-V</h3><p><code>riscv-gcc</code> is a compiler based on GNU GCC 4.6.1. This particular
compiler version is required to compile the RISC-V Linux kernel and
any programs that will be launched from within it.</p><p>To build the cross-compiler:</p><pre><code># set up the RISCV environment variables
cd $TOP/riscv-tools
git clone https://github.com/lowrisc/riscv-gcc-tagged-memory-v0.1.git riscv-gcc
cd riscv-gcc
mkdir build
cd build
../configure --prefix=$RISCV
make -j$(nproc) linux
</code></pre><p>After the compilation, the compiler should be available:</p><pre><code>riscv-linux-gcc -v
</code></pre><h3 id=building-the-risc-v-linux-kernel:4eb28af1617d895aef211f7e8adede06>Building the RISC-V Linux Kernel</h3><p>Requirements: <code>riscv-gcc</code> must be available</p><p>The Linux kernel can be simulated using Spike or booted on an FPGA. To
compile your own Linux kernel, using the following script (more instructions
can be found <a href=https://github.com/riscv/riscv-linux#linuxrisc-v>here</a>:</p><pre><code># set up the RISCV environment variables
cd $TOP/riscv-tools
curl https://www.kernel.org/pub/linux/kernel/v3.x/linux-3.14.13.tar.xz \
  | tar -xJ
cd linux-3.14.13
git init
git remote add origin https://github.com/riscv/riscv-linux.git
git fetch
# currently we use an old version of riscv-linux
git checkout -f 989153f
make ARCH=riscv defconfig
make ARCH=riscv -j vmlinux
</code></pre><p>After the compilation, you should be able to find the following files:</p><pre><code>./vmlinux
</code></pre><h3 id=build-the-root-image-root-bin-for-the-linux-kernel:4eb28af1617d895aef211f7e8adede06>Build the root image (root.bin) for the Linux kernel</h3><p>Requirements: <code>riscv-gcc</code> must be available</p><p><a href=https://busybox.net>BusyBox</a> is used in the root image to provide the
basic shell environment. To build your own root image, the BusyBox
binary must be generated at first:</p><pre><code># set up the RISCV environment variables
cd $TOP/riscv-tools
curl -L http://busybox.net/downloads/busybox-1.21.1.tar.bz2 | tar -xj
cd busybox-1.21.1
cp $TOP/riscv-tools/busybox_config .config
make -j$(nproc)
</code></pre><p>If the compilation finishes successful, the BusyBox binary is generated in the same directory.</p><pre><code>ls -l busybox
</code></pre><p>After the BusyBox binary is ready, the root image (root.bin) can be
built using the following script:</p><pre><code>$TOP/riscv-tools/make_root.sh
</code></pre><p>More details can be found <a href=https://github.com/riscv/riscv-tools>here</a>.</p></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>