// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2019-2020 NXP
 */

/dts-v1/;

#include <dt-bindings/usb/pd.h>
#include "imx8mm-rom5721-a1.dtsi"

/ {
	model = "NXP i.MX8MM SMARC 2.0 Computer-on-Module";
	compatible = "fsl,imx8mm-evk", "fsl,imx8mm";

	board {
		compatible = "proc-board";
		board-type = "ROM-5721 A1";
		board-cpu = "IMX8MM";
	};

	aliases {
                rtc0 = &s35390a;
                rtc1 = &snvs_rtc;
	};

	lvds_backlight0: lvds_backlight@0 {
                compatible = "pwm-backlight";
                pwms = <&pwm4 0 1000000 0>;
                brightness-levels = < 0  1  2  3  4  5  6  7  8  9
                             10 11 12 13 14 15 16 17 18 19
                             20 21 22 23 24 25 26 27 28 29
                             30 31 32 33 34 35 36 37 38 39
                             40 41 42 43 44 45 46 47 48 49
                             50 51 52 53 54 55 56 57 58 59
                             60 61 62 63 64 65 66 67 68 69
                             70 71 72 73 74 75 76 77 78 79
                             80 81 82 83 84 85 86 87 88 89
                             90 91 92 93 94 95 96 97 98 99
                            100>;
                default-brightness-level = <80>;
        };

	reg_sd1_vmmc: sd1_regulator {
		compatible = "regulator-fixed";
		regulator-name = "WLAN_EN";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio2 10 GPIO_ACTIVE_HIGH>;
		off-on-delay-us = <20000>;
		startup-delay-us = <100>;
		enable-active-high;
	};

	reg_usb_otg1_vbus: regulator-vbus {
		compatible = "regulator-fixed";
		regulator-name = "usb_otg1_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

        gpio-keys {
                compatible = "gpio-keys";
                #address-cells = <1>;
                #size-cells = <0>;
                pinctrl-0 = <&pinctrl_lid_key &pinctrl_sleep_key>;
                pinctrl-names = "default";

                lid@1 {
			label = "LID KEY";
			gpios = <&gpio1 11 GPIO_ACTIVE_HIGH>; /* GPIO_ACTIVE_LOW:1 */
			linux,input-type = <EV_PWR>; //EV_KEY 1, EV_PWR 22
			linux,code = <KEY_SUSPEND>;     //KEY_SUSPEND 205, KEY_SLEEP 142, KEY_POWER 116
			wakeup-source;
			debounce-interval = <100>;
                };
                sleep@2 {
			label = "SLEEP KEY";
			gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>; /* GPIO_ACTIVE_LOW:1 */
			linux,input-type = <EV_PWR>; //EV_KEY 1, EV_PWR 22
			linux,code = <KEY_SLEEP>;     //KEY_SUSPEND 205, KEY_SLEEP 142, KEY_POWER 116
			wakeup-source;
			debounce-interval = <100>;
                };
        };

        sound {
                compatible = "fsl,sgtl5000",
                             "fsl,imx-audio-sgtl5000";
                model = "sgtl5000";
                codec-master;
                ssi-controller = <&sai1>;
                audio-codec = <&codec>;
                audio-routing =
                        "MIC_IN", "Mic Jack",
                        "Mic Jack", "Mic Bias",
                        "Headphone Jack", "HP_OUT";
                no-audmux;
        };
};

&ddrc {
	operating-points-v2 = <&ddrc_opp_table>;

	ddrc_opp_table: opp-table {
		compatible = "operating-points-v2";

		opp-25M {
			opp-hz = /bits/ 64 <25000000>;
		};

		opp-100M {
			opp-hz = /bits/ 64 <100000000>;
		};

		opp-750M {
			opp-hz = /bits/ 64 <750000000>;
		};
	};
};

&flexspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi>;
	status = "okay";

	qspi_nor: w25q64fwssig@0 {
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "jedec,spi-nor", "winbond,w25q64";
                spi-max-frequency = <29000000>;
                spi-nor,quad-read = <4>;
        };
};

&uart4 { /* M4 debug */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "disabled";
};

&usbotg2 {
	dr_mode = "host";

	status = "okay";
};

&usdhc1 {	/* wifi bt */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
	bus-width = <4>;
	vmmc-supply = <&reg_sd1_vmmc>;
	pm-ignore-notify;
	keep-power-in-suspend;
	non-removable;
	status = "okay";
};

&usdhc3 {
	assigned-clocks = <&clk IMX8MM_CLK_USDHC3_ROOT>;
	assigned-clock-rates = <400000000>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	bus-width = <8>;
	non-removable;
	cqe-disabled;
	status = "okay";
};

&i2c4 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c4>;
        pinctrl-1 = <&pinctrl_i2c4_gpio>;
        scl-gpios = <&gpio5 20 GPIO_ACTIVE_HIGH>;
        sda-gpios = <&gpio5 21 GPIO_ACTIVE_HIGH>;
	status = "okay";

        codec: sgtl5000@a {
                compatible = "fsl,sgtl5000";
                reg = <0x0a>;
                clocks = <&clk IMX8MM_CLK_SAI1_ROOT>;
                clock-names = "mclk";
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_sai1_mclk>;
		assigned-clocks = <&clk IMX8MM_CLK_SAI1>;
		assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
		assigned-clock-rates = <24576000>;
	};

	24c32@57 {				//DB5901-U19
                compatible = "fsl,24c32";
                reg = <0x57>;
        };

	24c32@50 {				//DB5901-I2C_GP_1
                compatible = "fsl,24c32";
                reg = <0x50>;
        };
        tca9538_2: pca9538@70 {
                compatible = "nxp,pca9538";
                reg = <0x70>;
                #gpio-cells = <2>;
                gpio-controller;
        };

};

&ecspi3 {
        cs-gpios = <&gpio5 25 0>, <&gpio3 22 0>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ecspi3>;
        status = "okay";

        flash2: m25p80@0 {
                #address-cells = <1>;
                #size-cells = <0>;
                compatible = "micron,n25qba16";
                spi-max-frequency = <20000000>;
                reg = <0>;
        };
        flash3: m25p80@1 {
                #address-cells = <1>;
                #size-cells = <0>;
                compatible = "micron,n25qba16";
                spi-max-frequency = <20000000>;
                reg = <1>;
        };
};

&pwm2 {
        status = "okay";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm2>;
};

&pwm4 {
        status = "okay";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm4>;
};

&lvds_backlight0 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_lcd0>,<&pinctrl_lvds>;
        lvds-vcc-enable = <&gpio4 30 1>;
        lvds-bkl-enable = <&gpio4 29 1>;
	lvds-reset=<&gpio3 23 1>;
	lvds-stby=<&gpio3 24 1>;
	lvds-bkl-delay-time = <10>;
        status = "okay";
};

&iomuxc {
        pinctrl_hog: hoggrp {
                fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO05_GPIO1_IO5		0x19	/* WDT_TIME_OUT */
			MX8MM_IOMUXC_SPDIF_TX_GPIO5_IO3			0x19	/* GPIO11 */
			MX8MM_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5		0x19	/* GPIO5 */
			MX8MM_IOMUXC_SAI3_RXFS_GPIO4_IO28		0x19	/* RESET_OUT */	
                >;
        };

        pinctrl_csi1_rst: csi1_rst_grp {
                fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8		0x19	/* CAM1_RST */	
                >;
        };

	pinctrl_i2c4: i2c4grp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL			0x400001c3	/* I2C_GP_CK */
			MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA			0x400001c3	/* I2C_GP_DAT */
		>;
	};

	pinctrl_i2c1_gpio: i2c1_gpio_grp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C1_SCL_GPIO5_IO14		0x19
			MX8MM_IOMUXC_I2C1_SDA_GPIO5_IO15		0x19
		>;
	};

	pinctrl_i2c2_gpio: i2c2_gpio_grp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C2_SCL_GPIO5_IO16		0x19
			MX8MM_IOMUXC_I2C2_SDA_GPIO5_IO17		0x19
		>;
	};

	pinctrl_i2c3_gpio: i2c3_gpio_grp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C3_SCL_GPIO5_IO18		0x19
			MX8MM_IOMUXC_I2C3_SDA_GPIO5_IO19		0x19
		>;
	};

	pinctrl_i2c4_gpio: i2c4_gpio_grp {
		fsl,pins = <
			MX8MM_IOMUXC_I2C4_SCL_GPIO5_IO20		0x19
			MX8MM_IOMUXC_I2C4_SDA_GPIO5_IO21		0x19
		>;
	};

        pinctrl_sai1_mclk: sai1grp_mclk {
                fsl,pins = <
			MX8MM_IOMUXC_SAI1_MCLK_SAI1_MCLK	0xd6	/* SAI1_MCLK */
                >;
        };

	pinctrl_sai6: sai6grp {
		fsl,pins = <
			MX8MM_IOMUXC_SAI1_RXD6_SAI6_TX_SYNC	0xd6	/* SAI6_LRCK */
			MX8MM_IOMUXC_SAI1_RXD4_SAI6_TX_BCLK	0xd6	/* SAI6_CK */
			MX8MM_IOMUXC_SAI1_TXD5_SAI6_TX_DATA0	0xd6	/* SAI6_SDOUT */
			MX8MM_IOMUXC_SAI1_RXD5_SAI6_RX_DATA0	0xd6	/* SAI6_SDIN */
		>;
	};

	pinctrl_uart4: uart4grp {
		fsl,pins = <
			MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX	0x140
			MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX	0x140
		>;
	};

	pinctrl_flexspi: flexspigrp {
		fsl,pins = <
			MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK               0x1c2
			MX8MM_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B            0x82
			MX8MM_IOMUXC_NAND_DATA00_QSPI_A_DATA0           0x82
			MX8MM_IOMUXC_NAND_DATA01_QSPI_A_DATA1           0x82
			MX8MM_IOMUXC_NAND_DATA02_QSPI_A_DATA2           0x82
			MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3           0x82
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x190	/* SD3_CLK */
			MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0	/* SD3_CMD */
			MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0	/* SD3_DATA0 */
			MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0	/* SD3_DATA1 */
			MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0	/* SD3_DATA2 */
			MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0	/* SD3_DATA3 */
			MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0	/* SD3_DATA4 */
			MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0	/* SD3_DATA5 */
			MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0	/* SD3_DATA6 */
			MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0	/* SD3_DATA7 */
			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x190	/* SD3_STORBE */
		>;
	};

	pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
		fsl,pins = <
			MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK               0x194
			MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD               0x1d4
			MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0           0x1d4
			MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1           0x1d4
			MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2           0x1d4
			MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3           0x1d4
			MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4             0x1d4
			MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5            0x1d4
			MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6            0x1d4
			MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7              0x1d4
			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE           0x194
		>;
	};

	pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
		fsl,pins = <
			MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK               0x196
			MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD               0x1d6
			MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0           0x1d6
			MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1           0x1d6
			MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2           0x1d6
			MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3           0x1d6
			MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4             0x1d6
			MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5            0x1d6
			MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6            0x1d6
			MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7              0x1d6
			MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE           0x196
		>;
	};

        pinctrl_tpm: tpm_grp {
                fsl,pins = <
			MX8MM_IOMUXC_ECSPI1_MOSI_GPIO5_IO7		0x159	/* TPM_IRQ */
                >;
        };

        pinctrl_i2c_switch: i2c_switch_grp {
                fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7		0x159	/* I2C_INT */
                >;
        };

        pinctrl_usbotg: usbotggrp {
                fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12		0x19	/* USB1_OTG_EN */
                >;
        };

	pinctrl_ecspi2: ecspi2grp {
                fsl,pins = <
			MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK		0x82	/* ECSPI2_SCLK */
			MX8MM_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI		0x82	/* ECSPI2_MOSI */
			MX8MM_IOMUXC_ECSPI2_MISO_ECSPI2_MISO		0x82	/* ECSPI2_MISO */
			MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13		0x19	/* ECSPI2_SS0 */
			MX8MM_IOMUXC_SAI5_RXD0_GPIO3_IO21		0x19	/* ECSPI2_SS1 */
                >;
        };

	pinctrl_ecspi3: ecspi3grp {
                fsl,pins = <
			MX8MM_IOMUXC_UART1_RXD_ECSPI3_SCLK		0x82	/* ECSPI3_SCLK */
			MX8MM_IOMUXC_UART1_TXD_ECSPI3_MOSI		0x82	/* ECSPI3_MOSI */
			MX8MM_IOMUXC_UART2_RXD_ECSPI3_MISO		0x82	/* ECSPI3_MISO */
			MX8MM_IOMUXC_UART2_TXD_GPIO5_IO25		0x19	/* ECSPI3_SS0 */
			MX8MM_IOMUXC_SAI5_RXD1_GPIO3_IO22		0x19	/* ECSPI3_SS1 */
                >;
        };

	pinctrl_battery: battery_grp {
		fsl,pins = <
			MX8MM_IOMUXC_SAI2_TXC_GPIO4_IO25		0x159	/* BATLOW */
			MX8MM_IOMUXC_SAI3_TXD_GPIO5_IO1			0x159	/* CHARGING */
			MX8MM_IOMUXC_SAI5_MCLK_GPIO3_IO25		0x159	/* SMB_ALERT_1V8 */	
			MX8MM_IOMUXC_NAND_READY_B_GPIO3_IO16		0x159	/* CHARGER_PRSNT */
		>;
	};

        pinctrl_lid_key: gpio_userkeygrp-1 {
                fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO11_GPIO1_IO11		0x19	/* LID */
                >;
        };

        pinctrl_sleep_key: gpio_userkeygrp-2 {
                fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO01_GPIO1_IO1		0x19	/* SLEEP */
                >;
        };

        pinctrl_wdt_en_1: wdt_engrp-1 {
                fsl,pins = <
                        MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9		0x19    /* WDT_EN */
                >;
        };

        pinctrl_wdt_ping_1: wdt_pinggrp-1 {
                fsl,pins = <
                        MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15		0x19    /* WDOG_TRIG */
                        >;
        };

        pinctrl_wlan: wlangrp {
                fsl,pins = <
                        MX8MM_IOMUXC_SD1_DATA7_GPIO2_IO9                0x111	/* WL_WAKE_HOST */
			MX8MM_IOMUXC_SD1_DATA6_GPIO2_IO8		0x111	/* BT_WAKE_HOST */
			MX8MM_IOMUXC_SAI5_RXC_GPIO3_IO20		0x19	/* WL_PRESENT */
                >;
        };
	
	pinctrl_dsi2dp_irq: dsi2dpgrp {
		fsl,pins = <
			MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0         0x159	/* DSI2DP IRQ */
		>;
	};

	pinctrl_pwm2: pwm2grp {
                fsl,pins = <
                        MX8MM_IOMUXC_SPDIF_RX_PWM2_OUT         0x06	/* LCD1_BKLT_PWM */
                >;
        };

	pinctrl_pwm4: pwm4grp {
                fsl,pins = <
                        MX8MM_IOMUXC_SAI3_MCLK_PWM4_OUT         0x06	/* LCD0_BKLT_PWM */
                >;
        };

	pinctrl_lvds: lvdsgrp {
                fsl,pins = <
			MX8MM_IOMUXC_SAI5_RXD2_GPIO3_IO23	0x19	/* LVDS_STBY */
			MX8MM_IOMUXC_SAI5_RXD3_GPIO3_IO24	0x19	/* LVDS_RESET */
                >;
        };

        pinctrl_lcd0: lcd0_grp {
                fsl,pins = <
			MX8MM_IOMUXC_SAI3_RXD_GPIO4_IO30	0x10		/* LCD0_VDD_EN */
			MX8MM_IOMUXC_SAI3_RXC_GPIO4_IO29	0x19		/* LCD0_BKLT_EN */
                >;
        };
	
        pinctrl_lcd1: lcd1_grp {
                fsl,pins = <
			MX8MM_IOMUXC_SAI2_TXD0_GPIO4_IO26	0x19		/* LCD0_VDD_EN */
			MX8MM_IOMUXC_SAI2_MCLK_GPIO4_IO27	0x19		/* LCD0_BKLT_EN */
                >;
        };
};
