<MODULE>
main
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0001,OV
R_CONST,code,018D,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0049,NO
R_DSEG,data,003D,NO
R_OSEG,data,0003,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0014,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,12DE,NO
</SEGMENTS>

<LOCALS>
L002004?,R_CSEG,0029,0000
L020020?,R_CSEG,04D6,0000
L002001?,R_CSEG,001E,0000
L029039?,R_CSEG,0787,0000
L029038?,R_CSEG,075E,0000
L029037?,R_CSEG,075B,0000
L029036?,R_CSEG,0749,0000
L020039?,R_CSEG,0466,0000
L029035?,R_CSEG,0739,0000
L020038?,R_CSEG,0464,0000
L029034?,R_CSEG,0730,0000
L020037?,R_CSEG,0459,0000
L030009?,R_CSEG,0C3D,0000
L020034?,R_CSEG,042F,0000
L030006?,R_CSEG,0BF9,0000
L030004?,R_CSEG,0A32,0000
L021012?,R_CSEG,0596,0000
L018015?,R_CSEG,03C7,0000
_main_sloc0_1_0,R_DSEG,0039,0004
L018014?,R_CSEG,03C2,0000
L030002?,R_CSEG,0A24,0000
bits,BIT_BANK,0000,0001
L018013?,R_CSEG,03B6,0000
L018011?,R_CSEG,03B4,0000
L029047?,R_CSEG,0907,0000
L015009?,R_CSEG,031D,0000
L029046?,R_CSEG,0904,0000
L029045?,R_CSEG,08E9,0000
L015006?,R_CSEG,034E,0000
L015004?,R_CSEG,034B,0000
L020044?,R_CSEG,04B5,0000
L015003?,R_CSEG,0347,0000
L030098?,R_CSEG,0D52,0000
L029040?,R_CSEG,078A,0000
L015002?,R_CSEG,0343,0000
L030097?,R_CSEG,0D07,0000
_main_vy_1_148,R_DSEG,0033,0002
L015001?,R_CSEG,033F,0000
L030096?,R_CSEG,0CED,0000
L030095?,R_CSEG,0CD9,0000
L003007?,R_CSEG,0092,0000
L030094?,R_CSEG,0CD3,0000
L003004?,R_CSEG,0082,0000
L003001?,R_CSEG,0087,0000
L016009?,R_CSEG,035C,0000
L016006?,R_CSEG,038E,0000
L016004?,R_CSEG,038B,0000
L016003?,R_CSEG,0387,0000
L016002?,R_CSEG,0383,0000
L004009?,R_CSEG,00D0,0000
L016001?,R_CSEG,037F,0000
_main_vx_1_148,R_DSEG,0031,0002
L004007?,R_CSEG,00C9,0000
L004005?,R_CSEG,009E,0000
__str_20,R_CONST,0181,0000
_main_auto_mode_1_148,R_DSEG,0037,0002
__str_10,R_CONST,00C3,0000
__str_11,R_CONST,00CD,0000
__str_12,R_CONST,00D7,0000
__str_13,R_CONST,00E1,0000
__str_14,R_CONST,00ED,0000
__str_15,R_CONST,00F7,0000
__str_16,R_CONST,0101,0000
__str_17,R_CONST,010F,0000
__str_18,R_CONST,0122,0000
__str_19,R_CONST,0167,0000
L004001?,R_CSEG,00A7,0000
L029009?,R_CSEG,07F8,0000
L020009?,R_CSEG,0488,0000
L020006?,R_CSEG,0482,0000
L029002?,R_CSEG,07F1,0000
L020004?,R_CSEG,046B,0000
L020002?,R_CSEG,0451,0000
L030053?,R_CSEG,0A09,0000
b0,BIT_BANK,0000,0000
b1,BIT_BANK,0000,0000
b2,BIT_BANK,0000,0000
b3,BIT_BANK,0000,0000
b4,BIT_BANK,0000,0000
b5,BIT_BANK,0000,0000
b6,BIT_BANK,0000,0000
b7,BIT_BANK,0000,0000
L012019?,R_CSEG,023C,0000
L021009?,R_CSEG,0574,0000
L021008?,R_CSEG,056A,0000
L021005?,R_CSEG,0548,0000
L021004?,R_CSEG,053E,0000
L012011?,R_CSEG,027E,0000
L018005?,R_CSEG,03E8,0000
L021001?,R_CSEG,051C,0000
L009012?,R_CSEG,01A2,0000
L018003?,R_CSEG,03E0,0000
L018002?,R_CSEG,03D6,0000
L018001?,R_CSEG,03CC,0000
L006008?,R_CSEG,013C,0000
_main_vy_err_1_148,R_DSEG,002F,0002
L030089?,R_CSEG,0B9D,0000
L030088?,R_CSEG,0B8D,0000
L006001?,R_CSEG,0137,0000
L030087?,R_CSEG,0A68,0000
L030086?,R_CSEG,0A65,0000
L030085?,R_CSEG,0A44,0000
L030084?,R_CSEG,0A41,0000
L030081?,R_CSEG,0A16,0000
L030080?,R_CSEG,0A14,0000
_main_pick_1_148,R_DSEG,0035,0002
L022002?,R_CSEG,05D2,0000
L022001?,R_CSEG,05CE,0000
L010007?,R_CSEG,01C9,0000
L019001?,R_CSEG,03F3,0000
L010004?,R_CSEG,0215,0000
L010002?,R_CSEG,01F7,0000
L007004?,R_CSEG,016C,0000
_main_vx_err_1_148,R_DSEG,002D,0002
L007001?,R_CSEG,0148,0000
_Auto_mode_slave_dummy_1_139,R_DSEG,0027,0002
_main_vx_error_1_148,R_DSEG,0029,0002
__str_0,R_CONST,0000,0000
__str_1,R_CONST,000C,0000
__str_2,R_CONST,001B,0000
__str_3,R_CONST,0029,0000
__str_4,R_CONST,003D,0000
__str_5,R_CONST,004C,0000
__str_6,R_CONST,0077,0000
__str_7,R_CONST,0084,0000
__str_8,R_CONST,009A,0000
__str_9,R_CONST,00BA,0000
L008008?,R_CSEG,0175,0000
L008001?,R_CSEG,0170,0000
L030018?,R_CSEG,0DF5,0000
L030015?,R_CSEG,0CCD,0000
_main_vy_error_1_148,R_DSEG,002B,0002
L030012?,R_CSEG,0CC7,0000
L030029?,R_CSEG,10B8,0000
L015013?,R_CSEG,0333,0000
L030027?,R_CSEG,0FA8,0000
L015011?,R_CSEG,031F,0000
L012009?,R_CSEG,0277,0000
L030024?,R_CSEG,0E98,0000
L012007?,R_CSEG,0230,0000
L030021?,R_CSEG,0F45,0000
L012003?,R_CSEG,0239,0000
_Auto_mode_slave_state_res_1_139,R_DSEG,0025,0002
L012002?,R_CSEG,025A,0000
L009005?,R_CSEG,01AF,0000
L009003?,R_CSEG,0186,0000
L030035?,R_CSEG,115B,0000
L030032?,R_CSEG,120D,0000
_Auto_mode_slave_command_1_139,R_DSEG,0023,0002
L030048?,R_CSEG,129B,0000
L016013?,R_CSEG,0373,0000
L016011?,R_CSEG,035E,0000
L004018?,R_CSEG,00AA,0000
L030043?,R_CSEG,1277,0000
L030105?,R_CSEG,12A3,0000
L030104?,R_CSEG,12A0,0000
L030102?,R_CSEG,1015,0000
L030101?,R_CSEG,0FCA,0000
L030100?,R_CSEG,0FB0,0000
L029018?,R_CSEG,0722,0000
L020018?,R_CSEG,04C8,0000
L029014?,R_CSEG,08FC,0000
L020016?,R_CSEG,04AD,0000
L029012?,R_CSEG,0843,0000
L020015?,R_CSEG,04A9,0000
L020012?,R_CSEG,04A3,0000
L020010?,R_CSEG,048C,0000
L029020?,R_CSEG,0968,0000
L020023?,R_CSEG,04E4,0000
</LOCALS>

<PUBLICS>
_R_motor_dir,R_DSEG,0007,0001
_InitPinADC,R_CSEG,03A9,0000
_SendATCommand,R_CSEG,027F,0000
_waitms_or_RI1,R_CSEG,0228,0000
_buff,R_ISEG,0000,0014
_main,R_CSEG,097E,0000
_servo_counter,R_DSEG,0002,0002
_servo_base,R_DSEG,0008,0001
_sendstr1,R_CSEG,0142,0000
_seed,R_DSEG,001C,0002
_getchar1,R_CSEG,016D,0000
_d1,R_DSEG,0018,0002
_d2,R_DSEG,001A,0002
_Move_forward,R_CSEG,06A4,0000
_servo_pick,R_CSEG,0501,0000
_putchar1,R_CSEG,0132,0000
__c51_external_startup,R_CSEG,0000,0000
_UART1_Init,R_CSEG,00D1,0000
_InitPinADC_PARM_2,R_OSEG,0000,0001
_freq100,R_DSEG,0012,0004
_vx,R_DSEG,000E,0002
_vy,R_DSEG,0010,0002
_pwm_right,R_DSEG,0005,0001
_vx_thres,R_DSEG,000A,0002
_Init_all,R_CSEG,05D6,0000
_fre_mea_count,R_DSEG,0016,0002
_simple_rand,R_CSEG,06DB,0000
_RXU1,R_CSEG,021F,0000
_vy_thres,R_DSEG,000C,0002
_Set_Pin_Input,R_CSEG,034F,0000
_pwm_left,R_DSEG,0004,0001
_InitADC,R_CSEG,038F,0000
_Set_Pin_Output,R_CSEG,0310,0000
_pwm_corr,R_DSEG,001E,0004
_Timer5_ISR,R_CSEG,03FD,0000
_getstr1_PARM_2,R_DSEG,0022,0001
_getstr1,R_CSEG,01BB,0000
_ReceptionOff,R_CSEG,02F3,0000
_get_random_90_250,R_CSEG,06FD,0000
_check_bound,R_CSEG,05AB,0000
_servo_arm,R_DSEG,0009,0001
_Right_angle,R_CSEG,064E,0000
_Auto_mode_slave,R_CSEG,0718,0000
_Timer3us,R_CSEG,006C,0000
_check_bound_PARM_2,R_OSEG,0001,0002
_Move_back_ms,R_CSEG,062A,0000
_getchar1_with_timeout,R_CSEG,017F,0000
_L_motor_dir,R_DSEG,0006,0001
_pwm_counter,R_DSEG,0000,0002
_ADC_at_Pin,R_CSEG,03EC,0000
_waitms,R_CSEG,0096,0000
</PUBLICS>

<EXTERNALS>
__gptrget,any,0000,0000
__divulong,any,0000,0000
_sscanf,any,0000,0000
__divuint_PARM_2,any,0000,0000
___fsmul,any,0000,0000
_abs,any,0000,0000
_get_freq,any,0000,0000
__mulint,any,0000,0000
___uchar2fs,any,0000,0000
_printf,any,0000,0000
__moduint_PARM_2,any,0000,0000
__mulint_PARM_2,any,0000,0000
__divulong_PARM_2,any,0000,0000
__gptrput,any,0000,0000
__divsint,any,0000,0000
_sprintf,any,0000,0000
__moduint,any,0000,0000
_crt0,any,0000,0000
___sint2fs,any,0000,0000
___fsdiv,any,0000,0000
__divsint_PARM_2,any,0000,0000
__divuint,any,0000,0000
_strlen,any,0000,0000
___fs2uchar,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE AT 0093>
02 addr16(_Timer5_ISR;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
E4
F5 data8(_pwm_counter;)
F5 data8(_pwm_counter;0x0001;+;)
E4
F5 data8(_servo_counter;)
F5 data8(_servo_counter;0x0001;+;)
75 data8(_pwm_left;) 00
75 data8(_pwm_right;) 00
75 data8(_L_motor_dir;) 01
75 data8(_R_motor_dir;) 01
75 data8(_servo_base;) 01
75 data8(_servo_arm;) 01
75 data8(_vx_thres;) A1
E4
F5 data8(_vx_thres;0x0001;+;)
75 data8(_vy_thres;) A6
E4
F5 data8(_vy_thres;0x0001;+;)
E4
F5 data8(_vx;)
F5 data8(_vx;0x0001;+;)
E4
F5 data8(_vy;)
F5 data8(_vy;0x0001;+;)
E4
F5 data8(_fre_mea_count;)
F5 data8(_fre_mea_count;0x0001;+;)
75 data8(_seed;) 39
75 data8(_seed;0x0001;+;) 30
75 data8(_pwm_corr;) 33
75 data8(_pwm_corr;0x0001;+;) 33
75 data8(_pwm_corr;0x0002;+;) 73
75 data8(_pwm_corr;0x0003;+;) 3F
</CODE>

<CODE R_CSEG>
75 A7 00
75 97 DE
75 97 AD
75 FF 80
75 EF 06
75 A7 10
75 C1 20
75 A7 00
75 A9 00
75 A9 00
E5 A9
30 E7 rel3(L002001?;)
75 A9 03
75 A9 03
E5 A9
30 E7 rel3(L002004?;)
43 A4 11
43 A6 01
75 E1 01
75 E2 00
75 E3 41
75 98 10
75 8D E6
85 8D 8B
53 89 0F
43 89 20
D2 8E
D2 99
D2 A0
75 A7 10
75 C0 00
75 D4 FF
75 D5 FF
43 F3 08
D2 C2
D2 AF
75 A7 00
75 82 00
22
AA 82
43 8E 40
75 92 B8
75 93 FF
85 92 94
85 93 95
75 91 04
7B 00
C3
EB
9A
50 rel2(L003007?;)
E5 91
30 E7 rel3(L003001?;)
53 91 7F
0B
80 rel2(L003004?;)
75 91 00
22
AA 82
AB 83
7C 00
7D 00
C3
EC
9A
ED
9B
50 rel2(L004009?;)
7E 00
BE 04 rel3(L004018?;)
50 rel2(L004007?;)
75 82 FA
C0 02
C0 03
C0 04
C0 05
C0 06
12 addr16(_Timer3us;)  
D0 06
D0 05
D0 04
D0 03
D0 02
0E
80 rel2(L004001?;)
0C
BC 00 rel3(L004005?;)
0D
80 rel2(L004005?;)
22
AA 82
AB 83
AC F0
FD
75 A7 20
75 93 0C
75 C8 10
75 94 00
8A data8(__divulong_PARM_2;)
8B data8(__divulong_PARM_2;0x0001;+;)
8C data8(__divulong_PARM_2;0x0002;+;)
8D data8(__divulong_PARM_2;0x0003;+;)
90 A2 00
75 F0 4A
74 04
12 addr16(__divulong;)  
AA 82
AB 83
AC F0
FD
75 data8(__divulong_PARM_2;) 18
E4
F5 data8(__divulong_PARM_2;0x0001;+;)
F5 data8(__divulong_PARM_2;0x0002;+;)
F5 data8(__divulong_PARM_2;0x0003;+;)
8A 82
8B 83
8C F0
ED
12 addr16(__divulong;)  
AA 82
AB 83
AC F0
FD
E4
C3
9A
FA
E4
9B
FB
74 01
9C
E4
9D
8A 95
8B 96
D2 C9
43 94 40
75 A7 00
22
AA 82
75 A7 20
10 C9 rel3(L006008?;)
80 rel2(L006001?;)
8A 92
75 A7 00
22
AA 82
AB 83
AC F0
8A 82
8B 83
8C F0
12 addr16(__gptrget;)  
FD
60 rel2(L007004?;)
8D 82
C0 02
C0 03
C0 04
12 addr16(_putchar1;)  
D0 04
D0 03
D0 02
0A
BA 00 rel3(L007001?;)
0B
80 rel2(L007001?;)
22
75 A7 20
10 C8 rel3(L008008?;)
80 rel2(L008001?;)
53 C8 3F
85 92 82
75 A7 00
22
75 A7 20
7A 00
7B 00
20 C8 rel3(L009005?;)
75 A7 00
75 82 14
C0 02
C0 03
12 addr16(_Timer3us;)  
D0 03
D0 02
75 A7 20
0A
BA 00 rel3(L009012?;)
0B
BA A8 rel3(L009003?;)
BB 61 rel3(L009003?;)
75 A7 00
75 82 0A
22
C2 C8
53 C8 3F
85 92 82
75 A7 00
22
AA 82
AB 83
AC F0
7D 00
8A 06
8B 07
8C 00
C0 02
C0 03
C0 04
C0 05
C0 06
C0 07
C0 00
12 addr16(_getchar1_with_timeout;)  
A9 82
D0 00
D0 07
D0 06
D0 05
D0 04
D0 03
D0 02
B9 0A rel3(L010002?;)
8A 82
8B 83
8C F0
E4
02 addr16(__gptrput;)  
C3
ED
95 data8(_getstr1_PARM_2;)
50 rel2(L010004?;)
0D
8E 82
8F 83
88 F0
E9
12 addr16(__gptrput;)  
A3
AE 82
AF 83
8E 02
8F 03
88 04
80 rel2(L010007?;)
8A 82
8B 83
8C F0
E4
02 addr16(__gptrput;)  
75 A7 20
A2 C8
75 A7 00
22
AA 82
AB 83
7C 00
7D 00
C3
EC
9A
ED
9B
50 rel2(L012011?;)
7E 00
BE 04 rel3(L012019?;)
50 rel2(L012009?;)
C0 02
C0 03
C0 04
C0 05
C0 06
12 addr16(_RXU1;)  
E4
33
D0 06
D0 05
D0 04
D0 03
D0 02
60 rel2(L012002?;)
22
75 82 FA
C0 02
C0 03
C0 04
C0 05
C0 06
12 addr16(_Timer3us;)  
D0 06
D0 05
D0 04
D0 03
D0 02
0E
80 rel2(L012003?;)
0C
BC 00 rel3(L012007?;)
0D
80 rel2(L012007?;)
22
AA 82
AB 83
AC F0
C0 02
C0 03
C0 04
C0 02
C0 03
C0 04
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 FA
F5 81
C2 A0
90 00 05
12 addr16(_waitms;)  
D0 04
D0 03
D0 02
8A 82
8B 83
8C F0
12 addr16(_sendstr1;)  
75 data8(_getstr1_PARM_2;) 13
90 data16(_buff;)  
75 F0 40
12 addr16(_getstr1;)  
90 00 0A
12 addr16(_waitms;)  
D2 A0
74 data8(_buff;)
C0 E0
74 data8(_buff;0x0008;>>;)
C0 E0
74 40
C0 E0
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 FA
F5 81
22
C2 A0
90 00 0A
12 addr16(_waitms;)  
90 data16(__str_2;)  
75 F0 80
12 addr16(_sendstr1;)  
90 00 0A
12 addr16(_waitms;)  
53 C8 3F
D2 A0
22
AA 82
74 07
5A
F5 F0
05 F0
74 01
80 rel2(L015011?;)
25 E0
D5 F0 rel3(L015009?;)
FB
EA
C4
54 0F
FA
24 FC
40 rel2(L015006?;)
EA
2A
2A
90 data16(L015013?;)  
73
02 addr16(L015001?;)  
02 addr16(L015002?;)  
02 addr16(L015003?;)  
02 addr16(L015004?;)  
EB
42 A4
22
EB
42 A5
22
EB
42 A6
22
EB
42 9C
22
AA 82
74 07
5A
F5 F0
05 F0
74 01
80 rel2(L016011?;)
25 E0
D5 F0 rel3(L016009?;)
F4
FB
EA
C4
54 0F
FA
24 FC
40 rel2(L016006?;)
EA
2A
2A
90 data16(L016013?;)  
73
02 addr16(L016001?;)  
02 addr16(L016002?;)  
02 addr16(L016003?;)  
02 addr16(L016004?;)  
EB
52 A4
22
EB
52 A5
22
EB
52 A6
22
EB
52 9C
22
75 A7 00
C2 EF
75 B2 80
75 BC 20
75 B9 1E
75 E8 00
75 DF 3F
75 B3 00
D2 EF
22
AA 82
85 data8(_InitPinADC_PARM_2;) F0
05 F0
74 01
80 rel2(L018013?;)
25 E0
D5 F0 rel3(L018011?;)
FB
75 A7 20
BA 00 rel3(L018014?;)
80 rel2(L018001?;)
BA 01 rel3(L018015?;)
80 rel2(L018002?;)
BA 02 rel3(L018005?;)
80 rel2(L018003?;)
EB
F4
FA
52 F1
EB
42 D4
80 rel2(L018005?;)
EB
F4
FA
52 F2
EB
42 D5
80 rel2(L018005?;)
EB
F4
FA
52 F3
EB
42 CC
75 A7 00
22
85 82 BB
C2 ED
D2 EC
30 ED rel3(L019001?;)
85 BD 82
85 BE 83
22
C0 data8(bits;)
C0 E0
C0 F0
C0 82
C0 83
C0 02
C0 03
C0 04
C0 05
C0 06
C0 07
C0 00
C0 01
C0 D0
75 D0 00
75 A7 10
C2 C7
75 D2 C4
75 D3 FF
05 data8(_fre_mea_count;)
E4
B5 data8(_fre_mea_count;) rel3(L020034?;)
05 data8(_fre_mea_count;0x0001;+;)
74 E8
B5 data8(_fre_mea_count;) rel3(L020002?;)
74 03
B5 data8(_fre_mea_count;0x0001;+;) rel3(L020002?;)
E4
F5 data8(_fre_mea_count;)
F5 data8(_fre_mea_count;0x0001;+;)
12 addr16(_get_freq;)  
AA 82
AB 83
8A data8(_freq100;)
EB
F5 data8(_freq100;0x0001;+;)
33
95 E0
F5 data8(_freq100;0x0002;+;)
F5 data8(_freq100;0x0003;+;)
05 data8(_pwm_counter;)
E4
B5 data8(_pwm_counter;) rel3(L020037?;)
05 data8(_pwm_counter;0x0001;+;)
74 64
B5 data8(_pwm_counter;) rel3(L020038?;)
E4
B5 data8(_pwm_counter;0x0001;+;) rel3(L020038?;)
80 rel2(L020039?;)
80 rel2(L020004?;)
E4
F5 data8(_pwm_counter;)
F5 data8(_pwm_counter;0x0001;+;)
AA data8(_pwm_right;)
7B 00
C3
E5 data8(_pwm_counter;)
9A
E5 data8(_pwm_counter;0x0001;+;)
9B
50 rel2(L020009?;)
E5 data8(_L_motor_dir;)
60 rel2(L020006?;)
D2 A1
C2 A2
80 rel2(L020010?;)
C2 A1
D2 A2
80 rel2(L020010?;)
C2 A1
C2 A2
AA data8(_pwm_left;)
7B 00
C3
E5 data8(_pwm_counter;)
9A
E5 data8(_pwm_counter;0x0001;+;)
9B
50 rel2(L020015?;)
E5 data8(_R_motor_dir;)
60 rel2(L020012?;)
D2 A4
C2 A3
80 rel2(L020016?;)
C2 A4
D2 A3
80 rel2(L020016?;)
C2 A4
C2 A3
05 data8(_servo_counter;)
E4
B5 data8(_servo_counter;) rel3(L020044?;)
05 data8(_servo_counter;0x0001;+;)
74 D0
B5 data8(_servo_counter;) rel3(L020018?;)
74 07
B5 data8(_servo_counter;0x0001;+;) rel3(L020018?;)
E4
F5 data8(_servo_counter;)
F5 data8(_servo_counter;0x0001;+;)
D2 96
D2 97
AA data8(_servo_arm;)
7B 00
EA
B5 data8(_servo_counter;) rel3(L020020?;)
EB
B5 data8(_servo_counter;0x0001;+;) rel3(L020020?;)
C2 96
AA data8(_servo_base;)
7B 00
EA
B5 data8(_servo_counter;) rel3(L020023?;)
EB
B5 data8(_servo_counter;0x0001;+;) rel3(L020023?;)
C2 97
D0 D0
D0 01
D0 00
D0 07
D0 06
D0 05
D0 04
D0 03
D0 02
D0 83
D0 82
D0 F0
D0 E0
D0 data8(bits;)
32
75 data8(_servo_arm;) 01
75 data8(_servo_base;) FA
90 00 C8
12 addr16(_waitms;)  
75 data8(_servo_arm;) FA
D2 95
90 00 C8
12 addr16(_waitms;)  
7A 00
7B 00
C3
EA
94 59
EB
64 80
94 80
50 rel2(L021004?;)
90 00 05
C0 02
C0 03
12 addr16(_waitms;)  
D0 03
D0 02
15 data8(_servo_base;)
0A
BA 00 rel3(L021001?;)
0B
80 rel2(L021001?;)
90 00 C8
12 addr16(_waitms;)  
7A 00
7B 00
C3
EA
94 9F
EB
64 80
94 80
50 rel2(L021008?;)
90 00 05
C0 02
C0 03
12 addr16(_waitms;)  
D0 03
D0 02
15 data8(_servo_arm;)
0A
BA 00 rel3(L021005?;)
0B
80 rel2(L021005?;)
90 00 C8
12 addr16(_waitms;)  
7A 00
7B 00
C3
EA
94 41
EB
64 80
94 80
50 rel2(L021012?;)
90 00 05
C0 02
C0 03
12 addr16(_waitms;)  
D0 03
D0 02
15 data8(_servo_base;)
0A
BA 00 rel3(L021009?;)
0B
80 rel2(L021009?;)
90 01 F4
12 addr16(_waitms;)  
C2 95
90 00 C8
12 addr16(_waitms;)  
75 data8(_servo_arm;) 01
75 data8(_servo_base;) 01
22
AA 82
AB 83
C3
74 88
9A
74 93
8B F0
63 F0 80
95 F0
40 rel2(L022001?;)
74 E0
95 data8(_check_bound_PARM_2;)
74 AE
85 data8(_check_bound_PARM_2;0x0001;+;) F0
63 F0 80
95 F0
50 rel2(L022002?;)
90 00 01
22
90 00 00
22
75 82 24
12 addr16(_Set_Pin_Output;)  
75 82 23
12 addr16(_Set_Pin_Output;)  
75 82 22
12 addr16(_Set_Pin_Output;)  
75 82 21
12 addr16(_Set_Pin_Output;)  
75 82 17
12 addr16(_Set_Pin_Output;)  
75 82 16
12 addr16(_Set_Pin_Output;)  
75 82 15
12 addr16(_Set_Pin_Output;)  
75 82 02
12 addr16(_Set_Pin_Input;)  
75 data8(_InitPinADC_PARM_2;) 03
75 82 01
12 addr16(_InitPinADC;)  
75 data8(_InitPinADC_PARM_2;) 04
75 82 01
12 addr16(_InitPinADC;)  
12 addr16(_InitADC;)  
53 89 F0
43 89 01
C2 8C
C2 96
C2 97
C2 95
22
AA 82
AB 83
75 data8(_L_motor_dir;) 01
75 data8(_R_motor_dir;) 01
75 data8(_pwm_left;) 32
75 data8(_pwm_right;) 32
8A 82
8B 83
12 addr16(_waitms;)  
75 data8(_L_motor_dir;) 00
75 data8(_R_motor_dir;) 00
75 data8(_pwm_left;) 00
75 data8(_pwm_right;) 00
22
AA 82
AB 83
75 data8(_L_motor_dir;) 01
75 data8(_R_motor_dir;) 00
75 data8(_pwm_left;) 50
C0 02
C0 03
C0 data8(_pwm_corr;)
C0 data8(_pwm_corr;0x0001;+;)
C0 data8(_pwm_corr;0x0002;+;)
C0 data8(_pwm_corr;0x0003;+;)
90 00 00
75 F0 A0
74 42
12 addr16(___fsmul;)  
AC 82
AD 83
AE F0
FF
E5 81
24 FC
F5 81
8C 82
8D 83
8E F0
EF
12 addr16(___fs2uchar;)  
85 82 data8(_pwm_right;)
D0 03
D0 02
8A 82
8B 83
12 addr16(_waitms;)  
75 data8(_L_motor_dir;) 00
75 data8(_R_motor_dir;) 00
75 data8(_pwm_left;) 00
75 data8(_pwm_right;) 00
22
75 data8(_L_motor_dir;) 00
75 data8(_R_motor_dir;) 00
75 data8(_pwm_left;) 5A
C0 data8(_pwm_corr;)
C0 data8(_pwm_corr;0x0001;+;)
C0 data8(_pwm_corr;0x0002;+;)
C0 data8(_pwm_corr;0x0003;+;)
90 00 00
75 F0 B4
74 42
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
8A 82
8B 83
8C F0
ED
12 addr16(___fs2uchar;)  
85 82 data8(_pwm_right;)
22
85 data8(_seed;) data8(__mulint_PARM_2;)
85 data8(_seed;0x0001;+;) data8(__mulint_PARM_2;0x0001;+;)
90 62 55
12 addr16(__mulint;)  
E5 82
85 83 F0
24 19
F5 data8(_seed;)
74 36
35 F0
F5 data8(_seed;0x0001;+;)
85 data8(_seed;) 82
85 data8(_seed;0x0001;+;) 83
22
12 addr16(_simple_rand;)  
75 data8(__moduint_PARM_2;) A6
E4
F5 data8(__moduint_PARM_2;0x0001;+;)
12 addr16(__moduint;)  
E5 82
85 83 F0
24 55
F5 82
E4
35 F0
F5 83
22
75 data8(_Auto_mode_slave_state_res_1_139;) 01
E4
F5 data8(_Auto_mode_slave_state_res_1_139;0x0001;+;)
7C 00
7D 00
C3
EC
94 14
ED
64 80
94 80
40 rel2(L029034?;)
02 addr16(L029020?;)  
E5 data8(_Auto_mode_slave_state_res_1_139;)
45 data8(_Auto_mode_slave_state_res_1_139;0x0001;+;)
70 rel2(L029035?;)
02 addr16(L029020?;)  
C0 04
C0 05
12 addr16(_RXU1;)  
D0 05
D0 04
40 rel2(L029036?;)
02 addr16(L029012?;)  
C0 04
C0 05
12 addr16(_getchar1;)  
AE 82
D0 05
D0 04
BE 21 rel3(L029037?;)
80 rel2(L029038?;)
02 addr16(L029009?;)  
75 data8(_getstr1_PARM_2;) 13
90 data16(_buff;)  
75 F0 40
C0 04
C0 05
12 addr16(_getstr1;)  
90 data16(_buff;)  
75 F0 40
12 addr16(_strlen;)  
AF 82
AA 83
D0 05
D0 04
BF 0B rel3(L029039?;)
BA 00 rel3(L029039?;)
80 rel2(L029040?;)
02 addr16(L029012?;)  
C0 04
C0 05
74 data8(_Auto_mode_slave_command_1_139;)
C0 E0
74 data8(_Auto_mode_slave_command_1_139;0x0008;>>;)
C0 E0
74 40
C0 E0
74 data8(_Auto_mode_slave_dummy_1_139;)
C0 E0
74 data8(_Auto_mode_slave_dummy_1_139;0x0008;>>;)
C0 E0
74 40
C0 E0
74 data8(_Auto_mode_slave_dummy_1_139;)
C0 E0
74 data8(_Auto_mode_slave_dummy_1_139;0x0008;>>;)
C0 E0
74 40
C0 E0
74 data8(_Auto_mode_slave_dummy_1_139;)
C0 E0
74 data8(_Auto_mode_slave_dummy_1_139;0x0008;>>;)
C0 E0
74 40
C0 E0
74 data8(__str_3;)
C0 E0
74 data8(__str_3;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(_buff;)
C0 E0
74 data8(_buff;0x0008;>>;)
C0 E0
74 40
C0 E0
12 addr16(_sscanf;)  
E5 81
24 EE
F5 81
D0 05
D0 04
E5 data8(_Auto_mode_slave_command_1_139;)
45 data8(_Auto_mode_slave_command_1_139;0x0001;+;)
60 rel2(L029002?;)
75 data8(_Auto_mode_slave_state_res_1_139;) 01
E4
F5 data8(_Auto_mode_slave_state_res_1_139;0x0001;+;)
80 rel2(L029012?;)
E4
F5 data8(_Auto_mode_slave_state_res_1_139;)
F5 data8(_Auto_mode_slave_state_res_1_139;0x0001;+;)
80 rel2(L029012?;)
BE 40 rel3(L029012?;)
C0 04
C0 05
C0 data8(_freq100;)
C0 data8(_freq100;0x0001;+;)
C0 data8(_freq100;0x0002;+;)
C0 data8(_freq100;0x0003;+;)
C0 04
C0 05
C0 data8(_Auto_mode_slave_state_res_1_139;)
C0 data8(_Auto_mode_slave_state_res_1_139;0x0001;+;)
74 data8(__str_4;)
C0 E0
74 data8(__str_4;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(_buff;)
C0 E0
74 data8(_buff;0x0008;>>;)
C0 E0
74 40
C0 E0
12 addr16(_sprintf;)  
E5 81
24 F2
F5 81
90 00 05
12 addr16(_waitms;)  
90 data16(_buff;)  
75 F0 40
12 addr16(_sendstr1;)  
D0 05
D0 04
C0 04
C0 05
12 addr16(_Move_forward;)  
75 82 09
12 addr16(_ADC_at_Pin;)  
85 82 data8(_d1;)
85 83 data8(_d1;0x0001;+;)
75 82 0A
12 addr16(_ADC_at_Pin;)  
85 82 data8(_d2;)
85 83 data8(_d2;0x0001;+;)
85 data8(_d2;) data8(_check_bound_PARM_2;)
85 data8(_d2;0x0001;+;) data8(_check_bound_PARM_2;0x0001;+;)
85 data8(_d1;) 82
85 data8(_d1;0x0001;+;) 83
12 addr16(_check_bound;)  
AA 82
AB 83
D0 05
D0 04
C0 02
C0 03
C0 04
C0 05
C0 02
C0 03
C0 data8(_d2;)
C0 data8(_d2;0x0001;+;)
C0 data8(_d1;)
C0 data8(_d1;0x0001;+;)
C0 data8(_freq100;)
C0 data8(_freq100;0x0001;+;)
C0 data8(_freq100;0x0002;+;)
C0 data8(_freq100;0x0003;+;)
74 data8(__str_5;)
C0 E0
74 data8(__str_5;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F3
F5 81
D0 05
D0 04
D0 03
D0 02
C3
74 18
95 data8(_freq100;)
74 15
95 data8(_freq100;0x0001;+;)
E4
95 data8(_freq100;0x0002;+;)
E4
64 80
85 data8(_freq100;0x0003;+;) F0
63 F0 80
95 F0
50 rel2(L029014?;)
90 01 2C
C0 02
C0 03
C0 04
C0 05
12 addr16(_Move_back_ms;)  
12 addr16(_servo_pick;)  
D0 05
D0 04
D0 03
D0 02
0C
BC 00 rel3(L029045?;)
0D
C0 02
C0 03
C0 04
C0 05
12 addr16(_Move_forward;)  
D0 05
D0 04
D0 03
D0 02
BA 01 rel3(L029046?;)
BB 00 rel3(L029046?;)
80 rel2(L029047?;)
02 addr16(L029018?;)  
C0 04
C0 05
12 addr16(_get_random_90_250;)  
AA 82
AB 83
D0 05
D0 04
8A data8(__mulint_PARM_2;)
8B data8(__mulint_PARM_2;0x0001;+;)
90 02 58
C0 02
C0 03
C0 04
C0 05
12 addr16(__mulint;)  
AE 82
AF 83
75 data8(__divuint_PARM_2;) 5A
E4
F5 data8(__divuint_PARM_2;0x0001;+;)
8E 82
8F 83
12 addr16(__divuint;)  
12 addr16(_Right_angle;)  
D0 05
D0 04
D0 03
D0 02
C0 04
C0 05
C0 02
C0 03
74 data8(__str_6;)
C0 E0
74 data8(__str_6;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 FB
F5 81
D0 05
D0 04
02 addr16(L029018?;)  
74 data8(__str_7;)
C0 E0
74 data8(__str_7;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
22
E4
F5 data8(_main_vx_1_148;)
F5 data8(_main_vx_1_148;0x0001;+;)
F5 data8(_main_vy_1_148;)
F5 data8(_main_vy_1_148;0x0001;+;)
F5 data8(_main_pick_1_148;)
F5 data8(_main_pick_1_148;0x0001;+;)
F5 data8(_main_auto_mode_1_148;)
F5 data8(_main_auto_mode_1_148;0x0001;+;)
12 addr16(_Init_all;)  
90 01 F4
12 addr16(_waitms;)  
74 data8(__str_8;)
C0 E0
74 data8(__str_8;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
90 25 80
E4
F5 F0
12 addr16(_UART1_Init;)  
12 addr16(_ReceptionOff;)  
90 data16(__str_9;)  
75 F0 80
12 addr16(_SendATCommand;)  
90 data16(__str_10;)  
75 F0 80
12 addr16(_SendATCommand;)  
90 data16(__str_11;)  
75 F0 80
12 addr16(_SendATCommand;)  
90 data16(__str_12;)  
75 F0 80
12 addr16(_SendATCommand;)  
90 data16(__str_13;)  
75 F0 80
12 addr16(_SendATCommand;)  
90 data16(__str_14;)  
75 F0 80
12 addr16(_SendATCommand;)  
90 data16(__str_15;)  
75 F0 80
12 addr16(_SendATCommand;)  
90 data16(__str_16;)  
75 F0 80
12 addr16(_SendATCommand;)  
C2 A1
C2 A2
C2 A4
C2 A3
74 01
B5 data8(_main_pick_1_148;) rel3(L030080?;)
E4
B5 data8(_main_pick_1_148;0x0001;+;) rel3(L030080?;)
80 rel2(L030081?;)
80 rel2(L030002?;)
12 addr16(_servo_pick;)  
90 03 E8
12 addr16(_waitms;)  
E4
F5 data8(_main_pick_1_148;)
F5 data8(_main_pick_1_148;0x0001;+;)
E5 data8(_main_auto_mode_1_148;)
45 data8(_main_auto_mode_1_148;0x0001;+;)
60 rel2(L030004?;)
12 addr16(_Auto_mode_slave;)  
E4
F5 data8(_main_auto_mode_1_148;)
F5 data8(_main_auto_mode_1_148;0x0001;+;)
12 addr16(_RXU1;)  
50 rel2(L030053?;)
12 addr16(_getchar1;)  
AA 82
BA 21 rel3(L030084?;)
80 rel2(L030085?;)
02 addr16(L030048?;)  
75 data8(_getstr1_PARM_2;) 13
90 data16(_buff;)  
75 F0 40
12 addr16(_getstr1;)  
90 data16(_buff;)  
75 F0 40
12 addr16(_strlen;)  
AB 82
AC 83
BB 0B rel3(L030086?;)
BC 00 rel3(L030086?;)
80 rel2(L030087?;)
02 addr16(L030043?;)  
74 data8(_buff;)
C0 E0
74 data8(_buff;0x0008;>>;)
C0 E0
74 40
C0 E0
74 data8(__str_17;)
C0 E0
74 data8(__str_17;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 FA
F5 81
74 data8(_main_auto_mode_1_148;)
C0 E0
74 data8(_main_auto_mode_1_148;0x0008;>>;)
C0 E0
74 40
C0 E0
74 data8(_main_pick_1_148;)
C0 E0
74 data8(_main_pick_1_148;0x0008;>>;)
C0 E0
74 40
C0 E0
74 data8(_main_vy_1_148;)
C0 E0
74 data8(_main_vy_1_148;0x0008;>>;)
C0 E0
74 40
C0 E0
74 data8(_main_vx_1_148;)
C0 E0
74 data8(_main_vx_1_148;0x0008;>>;)
C0 E0
74 40
C0 E0
74 data8(__str_3;)
C0 E0
74 data8(__str_3;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(_buff;)
C0 E0
74 data8(_buff;0x0008;>>;)
C0 E0
74 40
C0 E0
12 addr16(_sscanf;)  
E5 81
24 EE
F5 81
C0 data8(_main_auto_mode_1_148;)
C0 data8(_main_auto_mode_1_148;0x0001;+;)
C0 data8(_main_pick_1_148;)
C0 data8(_main_pick_1_148;0x0001;+;)
C0 data8(_main_vy_1_148;)
C0 data8(_main_vy_1_148;0x0001;+;)
C0 data8(_main_vx_1_148;)
C0 data8(_main_vx_1_148;0x0001;+;)
74 data8(__str_18;)
C0 E0
74 data8(__str_18;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F5
F5 81
E5 data8(_main_vx_1_148;)
C3
95 data8(_vx_thres;)
F5 82
E5 data8(_main_vx_1_148;0x0001;+;)
95 data8(_vx_thres;0x0001;+;)
F5 83
12 addr16(_abs;)  
85 82 data8(__mulint_PARM_2;)
85 83 data8(__mulint_PARM_2;0x0001;+;)
90 00 64
12 addr16(__mulint;)  
85 data8(_vx_thres;) data8(__divsint_PARM_2;)
85 data8(_vx_thres;0x0001;+;) data8(__divsint_PARM_2;0x0001;+;)
12 addr16(__divsint;)  
85 82 data8(_main_vx_error_1_148;)
85 83 data8(_main_vx_error_1_148;0x0001;+;)
E5 data8(_main_vy_1_148;)
C3
95 data8(_vy_thres;)
F5 82
E5 data8(_main_vy_1_148;0x0001;+;)
95 data8(_vy_thres;0x0001;+;)
F5 83
12 addr16(_abs;)  
85 82 data8(__mulint_PARM_2;)
85 83 data8(__mulint_PARM_2;0x0001;+;)
90 00 64
12 addr16(__mulint;)  
85 data8(_vy_thres;) data8(__divsint_PARM_2;)
85 data8(_vy_thres;0x0001;+;) data8(__divsint_PARM_2;0x0001;+;)
12 addr16(__divsint;)  
85 82 data8(_main_vy_error_1_148;)
85 83 data8(_main_vy_error_1_148;0x0001;+;)
E5 data8(_main_vx_1_148;)
C3
95 data8(_vx_thres;)
F5 data8(_main_vx_err_1_148;)
E5 data8(_main_vx_1_148;0x0001;+;)
95 data8(_vx_thres;0x0001;+;)
F5 data8(_main_vx_err_1_148;0x0001;+;)
E5 data8(_main_vy_1_148;)
C3
95 data8(_vy_thres;)
F5 data8(_main_vy_err_1_148;)
E5 data8(_main_vy_1_148;0x0001;+;)
95 data8(_vy_thres;0x0001;+;)
F5 data8(_main_vy_err_1_148;0x0001;+;)
75 data8(_pwm_left;) 00
75 data8(_pwm_right;) 00
C3
74 05
95 data8(_main_vy_error_1_148;)
E4
64 80
85 data8(_main_vy_error_1_148;0x0001;+;) F0
63 F0 80
95 F0
E4
33
FF
70 rel2(L030088?;)
02 addr16(L030009?;)  
C3
E5 data8(_main_vx_error_1_148;)
94 05
E5 data8(_main_vx_error_1_148;0x0001;+;)
64 80
94 80
40 rel2(L030089?;)
02 addr16(L030009?;)  
85 data8(_main_vy_error_1_148;) data8(_pwm_left;)
85 data8(_main_vy_error_1_148;) 82
85 data8(_main_vy_error_1_148;0x0001;+;) 83
C0 07
12 addr16(___sint2fs;)  
AD 82
AE 83
AB F0
FC
C0 data8(_pwm_corr;)
C0 data8(_pwm_corr;0x0001;+;)
C0 data8(_pwm_corr;0x0002;+;)
C0 data8(_pwm_corr;0x0003;+;)
8D 82
8E 83
8B F0
EC
12 addr16(___fsmul;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
8B 82
8C 83
8D F0
EE
12 addr16(___fs2uchar;)  
85 82 data8(_pwm_right;)
D0 07
C3
E4
95 data8(_main_vy_err_1_148;)
E4
64 80
85 data8(_main_vy_err_1_148;0x0001;+;) F0
63 F0 80
95 F0
50 rel2(L030006?;)
75 data8(_L_motor_dir;) 00
75 data8(_R_motor_dir;) 00
80 rel2(L030009?;)
75 data8(_L_motor_dir;) 01
75 data8(_R_motor_dir;) 01
85 data8(_pwm_right;) 82
C0 07
12 addr16(___uchar2fs;)  
AB 82
AC 83
AD F0
FE
C0 03
C0 04
C0 05
C0 06
90 D7 0A
75 F0 83
74 3F
12 addr16(___fsmul;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
8B 82
8C 83
8D F0
EE
12 addr16(___fs2uchar;)  
85 82 data8(_pwm_right;)
D0 07
C3
74 05
95 data8(_main_vx_error_1_148;)
E4
64 80
85 data8(_main_vx_error_1_148;0x0001;+;) F0
63 F0 80
95 F0
E4
33
FB
60 rel2(L030015?;)
C3
E5 data8(_main_vy_error_1_148;)
94 05
E5 data8(_main_vy_error_1_148;0x0001;+;)
64 80
94 80
50 rel2(L030015?;)
C0 03
85 data8(_main_vx_error_1_148;) data8(_pwm_left;)
85 data8(_main_vx_error_1_148;) 82
85 data8(_main_vx_error_1_148;0x0001;+;) 83
C0 07
12 addr16(___sint2fs;)  
AC 82
AD 83
AE F0
FB
C0 data8(_pwm_corr;)
C0 data8(_pwm_corr;0x0001;+;)
C0 data8(_pwm_corr;0x0002;+;)
C0 data8(_pwm_corr;0x0003;+;)
8C 82
8D 83
8E F0
EB
12 addr16(___fsmul;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
D0 07
8B 82
8C 83
8D F0
EE
C0 03
C0 07
12 addr16(___fs2uchar;)  
85 82 data8(_pwm_right;)
D0 07
D0 03
C3
E4
95 data8(_main_vx_err_1_148;)
E4
64 80
85 data8(_main_vx_err_1_148;0x0001;+;) F0
63 F0 80
95 F0
D0 03
50 rel2(L030012?;)
75 data8(_L_motor_dir;) 01
75 data8(_R_motor_dir;) 00
80 rel2(L030015?;)
75 data8(_L_motor_dir;) 00
75 data8(_R_motor_dir;) 01
EB
70 rel2(L030094?;)
02 addr16(L030053?;)  
EF
70 rel2(L030095?;)
02 addr16(L030053?;)  
C3
E4
95 data8(_main_vy_err_1_148;)
E4
64 80
85 data8(_main_vy_err_1_148;0x0001;+;) F0
63 F0 80
95 F0
40 rel2(L030096?;)
02 addr16(L030027?;)  
75 data8(_L_motor_dir;) 00
75 data8(_R_motor_dir;) 00
C3
E4
95 data8(_main_vx_err_1_148;)
E4
64 80
85 data8(_main_vx_err_1_148;0x0001;+;) F0
63 F0 80
95 F0
40 rel2(L030097?;)
02 addr16(L030024?;)  
85 data8(_main_vy_1_148;) data8(__mulint_PARM_2;)
85 data8(_main_vy_1_148;0x0001;+;) data8(__mulint_PARM_2;0x0001;+;)
90 00 64
12 addr16(__mulint;)  
AB 82
AC 83
85 data8(_vy_thres;) data8(__mulint_PARM_2;)
85 data8(_vy_thres;0x0001;+;) data8(__mulint_PARM_2;0x0001;+;)
90 00 64
C0 03
C0 04
12 addr16(__mulint;)  
AD 82
AE 83
75 data8(__divsint_PARM_2;) 02
E4
F5 data8(__divsint_PARM_2;0x0001;+;)
8D 82
8E 83
12 addr16(__divsint;)  
AD 82
AE 83
D0 04
D0 03
C3
ED
9B
EE
64 80
8C F0
63 F0 80
95 F0
50 rel2(L030098?;)
02 addr16(L030018?;)  
85 data8(_main_vy_error_1_148;) data8(_pwm_left;)
85 data8(_main_vy_error_1_148;) 82
85 data8(_main_vy_error_1_148;0x0001;+;) 83
12 addr16(___sint2fs;)  
AB 82
AC 83
AD F0
FE
C0 03
C0 04
C0 05
C0 06
85 data8(_pwm_corr;) 82
85 data8(_pwm_corr;0x0001;+;) 83
85 data8(_pwm_corr;0x0002;+;) F0
E5 data8(_pwm_corr;0x0003;+;)
12 addr16(___fsmul;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
C0 03
C0 04
C0 05
C0 06
90 00 00
75 F0 C8
74 42
12 addr16(___fsmul;)  
85 82 data8(_main_sloc0_1_0;)
85 83 data8(_main_sloc0_1_0;0x0001;+;)
85 F0 data8(_main_sloc0_1_0;0x0002;+;)
F5 data8(_main_sloc0_1_0;0x0003;+;)
E5 81
24 FC
F5 81
E5 data8(_main_vy_error_1_148;)
25 data8(_main_vx_error_1_148;)
F5 82
E5 data8(_main_vy_error_1_148;0x0001;+;)
35 data8(_main_vx_error_1_148;0x0001;+;)
F5 83
12 addr16(___sint2fs;)  
AF 82
AB 83
AC F0
FD
C0 07
C0 03
C0 04
C0 05
85 data8(_main_sloc0_1_0;) 82
85 data8(_main_sloc0_1_0;0x0001;+;) 83
85 data8(_main_sloc0_1_0;0x0002;+;) F0
E5 data8(_main_sloc0_1_0;0x0003;+;)
12 addr16(___fsdiv;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
8B 82
8C 83
8D F0
EE
12 addr16(___fs2uchar;)  
85 82 data8(_pwm_right;)
02 addr16(L030027?;)  
85 data8(_main_vx_error_1_148;) data8(_pwm_left;)
85 data8(_main_vx_error_1_148;) 82
85 data8(_main_vx_error_1_148;0x0001;+;) 83
12 addr16(___sint2fs;)  
AB 82
AC 83
AD F0
FE
C0 03
C0 04
C0 05
C0 06
85 data8(_pwm_corr;) 82
85 data8(_pwm_corr;0x0001;+;) 83
85 data8(_pwm_corr;0x0002;+;) F0
E5 data8(_pwm_corr;0x0003;+;)
12 addr16(___fsmul;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
C0 03
C0 04
C0 05
C0 06
90 00 00
75 F0 C8
74 42
12 addr16(___fsmul;)  
85 82 data8(_main_sloc0_1_0;)
85 83 data8(_main_sloc0_1_0;0x0001;+;)
85 F0 data8(_main_sloc0_1_0;0x0002;+;)
F5 data8(_main_sloc0_1_0;0x0003;+;)
E5 81
24 FC
F5 81
E5 data8(_main_vy_error_1_148;)
25 data8(_main_vx_error_1_148;)
F5 82
E5 data8(_main_vy_error_1_148;0x0001;+;)
35 data8(_main_vx_error_1_148;0x0001;+;)
F5 83
12 addr16(___sint2fs;)  
AF 82
AB 83
AC F0
FD
C0 07
C0 03
C0 04
C0 05
85 data8(_main_sloc0_1_0;) 82
85 data8(_main_sloc0_1_0;0x0001;+;) 83
85 data8(_main_sloc0_1_0;0x0002;+;) F0
E5 data8(_main_sloc0_1_0;0x0003;+;)
12 addr16(___fsdiv;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
8B 82
8C 83
8D F0
EE
12 addr16(___fs2uchar;)  
85 82 data8(_pwm_right;)
02 addr16(L030027?;)  
85 data8(_main_vy_1_148;) data8(__mulint_PARM_2;)
85 data8(_main_vy_1_148;0x0001;+;) data8(__mulint_PARM_2;0x0001;+;)
90 00 64
12 addr16(__mulint;)  
AB 82
AC 83
85 data8(_vy_thres;) data8(__mulint_PARM_2;)
85 data8(_vy_thres;0x0001;+;) data8(__mulint_PARM_2;0x0001;+;)
90 00 64
C0 03
C0 04
12 addr16(__mulint;)  
AD 82
AE 83
75 data8(__divsint_PARM_2;) 02
E4
F5 data8(__divsint_PARM_2;0x0001;+;)
8D 82
8E 83
12 addr16(__divsint;)  
AD 82
AE 83
D0 04
D0 03
C3
ED
9B
EE
64 80
8C F0
63 F0 80
95 F0
40 rel2(L030021?;)
85 data8(_main_vy_error_1_148;) data8(__mulint_PARM_2;)
85 data8(_main_vy_error_1_148;0x0001;+;) data8(__mulint_PARM_2;0x0001;+;)
90 00 64
12 addr16(__mulint;)  
AB 82
AC 83
E5 data8(_main_vy_error_1_148;)
25 data8(_main_vx_error_1_148;)
F5 data8(__divsint_PARM_2;)
E5 data8(_main_vy_error_1_148;0x0001;+;)
35 data8(_main_vx_error_1_148;0x0001;+;)
F5 data8(__divsint_PARM_2;0x0001;+;)
8B 82
8C 83
12 addr16(__divsint;)  
AB 82
8B data8(_pwm_left;)
85 data8(_main_vy_error_1_148;) 82
85 data8(_main_vy_error_1_148;0x0001;+;) 83
12 addr16(___sint2fs;)  
AB 82
AC 83
AD F0
FE
C0 data8(_pwm_corr;)
C0 data8(_pwm_corr;0x0001;+;)
C0 data8(_pwm_corr;0x0002;+;)
C0 data8(_pwm_corr;0x0003;+;)
8B 82
8C 83
8D F0
EE
12 addr16(___fsmul;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
8B 82
8C 83
8D F0
EE
12 addr16(___fs2uchar;)  
85 82 data8(_pwm_right;)
80 rel2(L030027?;)
85 data8(_main_vx_error_1_148;) data8(__mulint_PARM_2;)
85 data8(_main_vx_error_1_148;0x0001;+;) data8(__mulint_PARM_2;0x0001;+;)
90 00 64
12 addr16(__mulint;)  
AB 82
AC 83
E5 data8(_main_vy_error_1_148;)
25 data8(_main_vx_error_1_148;)
F5 data8(__divsint_PARM_2;)
E5 data8(_main_vy_error_1_148;0x0001;+;)
35 data8(_main_vx_error_1_148;0x0001;+;)
F5 data8(__divsint_PARM_2;0x0001;+;)
8B 82
8C 83
12 addr16(__divsint;)  
AB 82
8B data8(_pwm_left;)
85 data8(_main_vx_error_1_148;) 82
85 data8(_main_vx_error_1_148;0x0001;+;) 83
12 addr16(___sint2fs;)  
AB 82
AC 83
AD F0
FE
C0 data8(_pwm_corr;)
C0 data8(_pwm_corr;0x0001;+;)
C0 data8(_pwm_corr;0x0002;+;)
C0 data8(_pwm_corr;0x0003;+;)
8B 82
8C 83
8D F0
EE
12 addr16(___fsmul;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
8B 82
8C 83
8D F0
EE
12 addr16(___fs2uchar;)  
85 82 data8(_pwm_right;)
E5 data8(_main_vy_err_1_148;0x0001;+;)
20 E7 rel3(L030100?;)
02 addr16(L030053?;)  
75 data8(_L_motor_dir;) 01
75 data8(_R_motor_dir;) 01
C3
E4
95 data8(_main_vx_err_1_148;)
E4
64 80
85 data8(_main_vx_err_1_148;0x0001;+;) F0
63 F0 80
95 F0
40 rel2(L030101?;)
02 addr16(L030035?;)  
85 data8(_main_vy_1_148;) data8(__mulint_PARM_2;)
85 data8(_main_vy_1_148;0x0001;+;) data8(__mulint_PARM_2;0x0001;+;)
90 00 64
12 addr16(__mulint;)  
AB 82
AC 83
85 data8(_vy_thres;) data8(__mulint_PARM_2;)
85 data8(_vy_thres;0x0001;+;) data8(__mulint_PARM_2;0x0001;+;)
90 00 64
C0 03
C0 04
12 addr16(__mulint;)  
AD 82
AE 83
75 data8(__divsint_PARM_2;) 02
E4
F5 data8(__divsint_PARM_2;0x0001;+;)
8D 82
8E 83
12 addr16(__divsint;)  
AD 82
AE 83
D0 04
D0 03
C3
ED
9B
EE
64 80
8C F0
63 F0 80
95 F0
50 rel2(L030102?;)
02 addr16(L030029?;)  
85 data8(_main_vy_error_1_148;) data8(_pwm_left;)
85 data8(_main_vy_error_1_148;) 82
85 data8(_main_vy_error_1_148;0x0001;+;) 83
12 addr16(___sint2fs;)  
AB 82
AC 83
AD F0
FE
C0 03
C0 04
C0 05
C0 06
85 data8(_pwm_corr;) 82
85 data8(_pwm_corr;0x0001;+;) 83
85 data8(_pwm_corr;0x0002;+;) F0
E5 data8(_pwm_corr;0x0003;+;)
12 addr16(___fsmul;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
C0 03
C0 04
C0 05
C0 06
90 00 00
75 F0 C8
74 42
12 addr16(___fsmul;)  
85 82 data8(_main_sloc0_1_0;)
85 83 data8(_main_sloc0_1_0;0x0001;+;)
85 F0 data8(_main_sloc0_1_0;0x0002;+;)
F5 data8(_main_sloc0_1_0;0x0003;+;)
E5 81
24 FC
F5 81
E5 data8(_main_vy_error_1_148;)
25 data8(_main_vx_error_1_148;)
F5 82
E5 data8(_main_vy_error_1_148;0x0001;+;)
35 data8(_main_vx_error_1_148;0x0001;+;)
F5 83
12 addr16(___sint2fs;)  
AF 82
AB 83
AC F0
FD
C0 07
C0 03
C0 04
C0 05
85 data8(_main_sloc0_1_0;) 82
85 data8(_main_sloc0_1_0;0x0001;+;) 83
85 data8(_main_sloc0_1_0;0x0002;+;) F0
E5 data8(_main_sloc0_1_0;0x0003;+;)
12 addr16(___fsdiv;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
8B 82
8C 83
8D F0
EE
12 addr16(___fs2uchar;)  
85 82 data8(_pwm_right;)
02 addr16(L030053?;)  
85 data8(_main_vx_error_1_148;) data8(_pwm_left;)
85 data8(_main_vx_error_1_148;) 82
85 data8(_main_vx_error_1_148;0x0001;+;) 83
12 addr16(___sint2fs;)  
AB 82
AC 83
AD F0
FE
C0 03
C0 04
C0 05
C0 06
85 data8(_pwm_corr;) 82
85 data8(_pwm_corr;0x0001;+;) 83
85 data8(_pwm_corr;0x0002;+;) F0
E5 data8(_pwm_corr;0x0003;+;)
12 addr16(___fsmul;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
C0 03
C0 04
C0 05
C0 06
90 00 00
75 F0 C8
74 42
12 addr16(___fsmul;)  
85 82 data8(_main_sloc0_1_0;)
85 83 data8(_main_sloc0_1_0;0x0001;+;)
85 F0 data8(_main_sloc0_1_0;0x0002;+;)
F5 data8(_main_sloc0_1_0;0x0003;+;)
E5 81
24 FC
F5 81
E5 data8(_main_vy_error_1_148;)
25 data8(_main_vx_error_1_148;)
F5 82
E5 data8(_main_vy_error_1_148;0x0001;+;)
35 data8(_main_vx_error_1_148;0x0001;+;)
F5 83
12 addr16(___sint2fs;)  
AF 82
AB 83
AC F0
FD
C0 07
C0 03
C0 04
C0 05
85 data8(_main_sloc0_1_0;) 82
85 data8(_main_sloc0_1_0;0x0001;+;) 83
85 data8(_main_sloc0_1_0;0x0002;+;) F0
E5 data8(_main_sloc0_1_0;0x0003;+;)
12 addr16(___fsdiv;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
8B 82
8C 83
8D F0
EE
12 addr16(___fs2uchar;)  
85 82 data8(_pwm_right;)
02 addr16(L030053?;)  
85 data8(_main_vy_1_148;) data8(__mulint_PARM_2;)
85 data8(_main_vy_1_148;0x0001;+;) data8(__mulint_PARM_2;0x0001;+;)
90 00 64
12 addr16(__mulint;)  
AB 82
AC 83
85 data8(_vy_thres;) data8(__mulint_PARM_2;)
85 data8(_vy_thres;0x0001;+;) data8(__mulint_PARM_2;0x0001;+;)
90 00 64
C0 03
C0 04
12 addr16(__mulint;)  
AD 82
AE 83
75 data8(__divsint_PARM_2;) 02
E4
F5 data8(__divsint_PARM_2;0x0001;+;)
8D 82
8E 83
12 addr16(__divsint;)  
AD 82
AE 83
D0 04
D0 03
C3
ED
9B
EE
64 80
8C F0
63 F0 80
95 F0
40 rel2(L030032?;)
85 data8(_main_vy_error_1_148;) data8(__mulint_PARM_2;)
85 data8(_main_vy_error_1_148;0x0001;+;) data8(__mulint_PARM_2;0x0001;+;)
90 00 64
12 addr16(__mulint;)  
AB 82
AC 83
E5 data8(_main_vy_error_1_148;)
25 data8(_main_vx_error_1_148;)
F5 data8(__divsint_PARM_2;)
E5 data8(_main_vy_error_1_148;0x0001;+;)
35 data8(_main_vx_error_1_148;0x0001;+;)
F5 data8(__divsint_PARM_2;0x0001;+;)
8B 82
8C 83
12 addr16(__divsint;)  
AB 82
8B data8(_pwm_left;)
85 data8(_main_vy_error_1_148;) 82
85 data8(_main_vy_error_1_148;0x0001;+;) 83
12 addr16(___sint2fs;)  
AB 82
AC 83
AD F0
FE
C0 03
C0 04
C0 05
C0 06
85 data8(_pwm_corr;) 82
85 data8(_pwm_corr;0x0001;+;) 83
85 data8(_pwm_corr;0x0002;+;) F0
E5 data8(_pwm_corr;0x0003;+;)
12 addr16(___fsmul;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
8B 82
8C 83
8D F0
EE
12 addr16(___fs2uchar;)  
85 82 data8(_pwm_right;)
02 addr16(L030053?;)  
85 data8(_main_vx_error_1_148;) data8(__mulint_PARM_2;)
85 data8(_main_vx_error_1_148;0x0001;+;) data8(__mulint_PARM_2;0x0001;+;)
90 00 64
12 addr16(__mulint;)  
AB 82
AC 83
E5 data8(_main_vy_error_1_148;)
25 data8(_main_vx_error_1_148;)
F5 data8(__divsint_PARM_2;)
E5 data8(_main_vy_error_1_148;0x0001;+;)
35 data8(_main_vx_error_1_148;0x0001;+;)
F5 data8(__divsint_PARM_2;0x0001;+;)
8B 82
8C 83
12 addr16(__divsint;)  
AB 82
8B data8(_pwm_left;)
85 data8(_main_vx_error_1_148;) 82
85 data8(_main_vx_error_1_148;0x0001;+;) 83
12 addr16(___sint2fs;)  
AB 82
AC 83
AD F0
FE
C0 03
C0 04
C0 05
C0 06
85 data8(_pwm_corr;) 82
85 data8(_pwm_corr;0x0001;+;) 83
85 data8(_pwm_corr;0x0002;+;) F0
E5 data8(_pwm_corr;0x0003;+;)
12 addr16(___fsmul;)  
AB 82
AC 83
AD F0
FE
E5 81
24 FC
F5 81
8B 82
8C 83
8D F0
EE
12 addr16(___fs2uchar;)  
85 82 data8(_pwm_right;)
02 addr16(L030053?;)  
74 data8(_buff;)
C0 E0
74 data8(_buff;0x0008;>>;)
C0 E0
74 40
C0 E0
74 data8(__str_19;)
C0 E0
74 data8(__str_19;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 FA
F5 81
02 addr16(L030053?;)  
BA 40 rel3(L030104?;)
80 rel2(L030105?;)
02 addr16(L030053?;)  
C0 data8(_freq100;)
C0 data8(_freq100;0x0001;+;)
C0 data8(_freq100;0x0002;+;)
C0 data8(_freq100;0x0003;+;)
74 data8(__str_20;)
C0 E0
74 data8(__str_20;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(_buff;)
C0 E0
74 data8(_buff;0x0008;>>;)
C0 E0
74 40
C0 E0
12 addr16(_sprintf;)  
E5 81
24 F6
F5 81
90 00 05
12 addr16(_waitms;)  
90 data16(_buff;)  
75 F0 40
12 addr16(_sendstr1;)  
02 addr16(L030053?;)  
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
43 6F 6D 6D 61 6E 64 3A 20 25 73 
00
52 65 73 70 6F 6E 73 65 3A 20 25 73 
0D
0A
00
41 54 2B 44 56 49 44 30 30 30 30 
0D
0A
00
25 30 33 64 2C 25 30 33 64 2C 25 30 31 64 2C 25 30
31 64 
00
25 30 31 64 2C 25 30 32 64 2C 25 6C 64 
0A
00
66 3A 25 30 34 6C 64 2C 20 64 31 3A 25 64 2C 20 64
32 3A 25 64 2C 20 62 6F 75 6E 64 5F 64 65 63 74
65 63 74 3A 20 25 64 
0D
0A
00
54 75 72 6E 21 21 21 20 25 64 
0D
0A
00
41 75 74 6F 20 6D 6F 64 65 20 66 69 6E 69 73 68 65
64 21 
0D
0A
00
0D
0A
45 46 4D 38 4C 42 31 32 20 4A 44 59 2D 34 30 20 53
6C 61 76 65 20 54 65 73 74 2E 
0D
0A
00
41 54 2B 56 45 52 
0D
0A
00
41 54 2B 42 41 55 44 
0D
0A
00
41 54 2B 52 46 49 44 
0D
0A
00
41 54 2B 44 56 49 44 
0D
0A
00
41 54 2B 52 46 43 30 30 32 
0D
0A
00
41 54 2B 50 4F 57 45 
0D
0A
00
41 54 2B 43 4C 53 53 
0D
0A
00
41 54 2B 44 56 49 44 45 46 31 31 
0D
0A
00
4D 61 73 74 65 72 20 73 61 79 73 3A 20 25 73 2C 
0D
0A
00
4A 6F 79 73 74 69 63 6B 20 52 65 63 65 69 76 65 64
3A 20 56 78 20 3D 20 25 30 33 64 2C 20 56 79 20
3D 20 25 30 33 64 2C 20 4F 72 64 65 72 20 3D 20
25 30 31 64 2C 20 41 75 74 6F 20 
3D 20 25 30 31 64 
0D
0A
00
2A 2A 2A 20 42 41 44 20 4D 45 53 53 41 47 45 20 2A
2A 2A 3A 20 25 73 
0D
0A
00
30 2C 30 30 2C 25 30 34 6C 64 
0A
00
</CODE>

<CODE AT 0096>
</CODE>
