Analysis & Synthesis report for ov7670_top
Tue May 30 22:49:00 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated
 15. Source assignments for frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1
 16. Source assignments for ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated
 17. Parameter Settings for User Entity Instance: frame_buffer:fb|altsyncram:altsyncram_component
 18. Parameter Settings for Inferred Entity Instance: ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0
 19. Parameter Settings for Inferred Entity Instance: vga:Inst_vga|lpm_divide:Div1
 20. Parameter Settings for Inferred Entity Instance: vga:Inst_vga|lpm_divide:Div0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "ov7670_controller:controller|i2c_sender:Inst_i2c_sender"
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 30 22:49:00 2017    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; ov7670_top                               ;
; Top-level Entity Name              ; ov7670_top                               ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 3,637                                    ;
;     Total combinational functions  ; 3,601                                    ;
;     Dedicated logic registers      ; 264                                      ;
; Total registers                    ; 264                                      ;
; Total pins                         ; 36                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 462,848                                  ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C70F672C8       ;                    ;
; Top-level entity name                                          ; ov7670_top         ; ov7670_top         ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+
; frame_buffer.vhd                 ; yes             ; User Wizard-Generated File   ; D:/code/vhdl/red_packet_robot/camera/frame_buffer.vhd              ;
; ov7670_top.vhd                   ; yes             ; Auto-Found VHDL File         ; D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd                ;
; debounce.vhd                     ; yes             ; Auto-Found VHDL File         ; D:/code/vhdl/red_packet_robot/camera/debounce.vhd                  ;
; vga.vhd                          ; yes             ; Auto-Found VHDL File         ; D:/code/vhdl/red_packet_robot/camera/vga.vhd                       ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/aglobal90.inc         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_cmk1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/code/vhdl/red_packet_robot/camera/db/altsyncram_cmk1.tdf        ;
; db/altsyncram_nhs1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf        ;
; db/decode_9oa.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/code/vhdl/red_packet_robot/camera/db/decode_9oa.tdf             ;
; db/mux_akb.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/code/vhdl/red_packet_robot/camera/db/mux_akb.tdf                ;
; ov7670_capture.vhd               ; yes             ; Auto-Found VHDL File         ; D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd            ;
; ov7670_controller.vhd            ; yes             ; Auto-Found VHDL File         ; D:/code/vhdl/red_packet_robot/camera/ov7670_controller.vhd         ;
; i2c_sender.vhd                   ; yes             ; Auto-Found VHDL File         ; D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd                ;
; ov7670_registers.vhd             ; yes             ; Auto-Found VHDL File         ; D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd          ;
; db/altsyncram_aov.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/lpm_divide.tdf        ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/abs_divider.inc       ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/sign_div_unsign.inc   ;
; db/lpm_divide_nto.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/code/vhdl/red_packet_robot/camera/db/lpm_divide_nto.tdf         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/code/vhdl/red_packet_robot/camera/db/abs_divider_4dg.tdf        ;
; db/alt_u_div_k5f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf          ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/code/vhdl/red_packet_robot/camera/db/add_sub_lkc.tdf            ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/code/vhdl/red_packet_robot/camera/db/add_sub_mkc.tdf            ;
; db/lpm_abs_0s9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf            ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 3,637  ;
;                                             ;        ;
; Total combinational functions               ; 3601   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 1269   ;
;     -- 3 input functions                    ; 1732   ;
;     -- <=2 input functions                  ; 600    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 1907   ;
;     -- arithmetic mode                      ; 1694   ;
;                                             ;        ;
; Total registers                             ; 264    ;
;     -- Dedicated logic registers            ; 264    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 36     ;
; Total memory bits                           ; 462848 ;
; Maximum fan-out node                        ; clk25  ;
; Maximum fan-out                             ; 210    ;
; Total fan-out                               ; 15554  ;
; Average fan-out                             ; 3.86   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ov7670_top                                    ; 3601 (2)          ; 264 (2)      ; 462848      ; 0            ; 0       ; 0         ; 36   ; 0            ; |ov7670_top                                                                                                                                ; work         ;
;    |debounce:btn_debounce|                     ; 32 (32)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|debounce:btn_debounce                                                                                                          ; work         ;
;    |frame_buffer:fb|                           ; 60 (0)            ; 6 (0)        ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|frame_buffer:fb                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|        ; 60 (0)            ; 6 (0)        ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|frame_buffer:fb|altsyncram:altsyncram_component                                                                                ; work         ;
;          |altsyncram_cmk1:auto_generated|      ; 60 (0)            ; 6 (0)        ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated                                                 ; work         ;
;             |altsyncram_nhs1:altsyncram1|      ; 60 (0)            ; 6 (6)        ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1                     ; work         ;
;                |decode_9oa:decode4|            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode4  ; work         ;
;                |decode_9oa:decode_a|           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode_a ; work         ;
;                |decode_9oa:decode_b|           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode_b ; work         ;
;                |mux_akb:mux5|                  ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|mux_akb:mux5        ; work         ;
;    |ov7670_capture:capture|                    ; 33 (33)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|ov7670_capture:capture                                                                                                         ; work         ;
;    |ov7670_controller:controller|              ; 102 (1)           ; 82 (1)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|ov7670_controller:controller                                                                                                   ; work         ;
;       |i2c_sender:Inst_i2c_sender|             ; 88 (88)           ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|ov7670_controller:controller|i2c_sender:Inst_i2c_sender                                                                        ; work         ;
;       |ov7670_registers:Inst_ov7670_registers| ; 13 (13)           ; 8 (8)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers                                                            ; work         ;
;          |altsyncram:Mux0_rtl_0|               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0                                      ; work         ;
;             |altsyncram_aov:auto_generated|    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated        ; work         ;
;    |vga:Inst_vga|                              ; 3372 (946)        ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga                                                                                                                   ; work         ;
;       |lpm_divide:Div0|                        ; 1212 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div0                                                                                                   ; work         ;
;          |lpm_divide_nto:auto_generated|       ; 1212 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated                                                                     ; work         ;
;             |abs_divider_4dg:divider|          ; 1212 (33)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                |alt_u_div_k5f:divider|         ; 1116 (1113)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider                       ; work         ;
;                   |add_sub_lkc:add_sub_0|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_lkc:add_sub_0 ; work         ;
;                   |add_sub_mkc:add_sub_1|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1 ; work         ;
;                |lpm_abs_0s9:my_abs_den|        ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den                      ; work         ;
;                |lpm_abs_0s9:my_abs_num|        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num                      ; work         ;
;       |lpm_divide:Div1|                        ; 1214 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div1                                                                                                   ; work         ;
;          |lpm_divide_nto:auto_generated|       ; 1214 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated                                                                     ; work         ;
;             |abs_divider_4dg:divider|          ; 1214 (33)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                |alt_u_div_k5f:divider|         ; 1116 (1113)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider                       ; work         ;
;                   |add_sub_lkc:add_sub_0|      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_lkc:add_sub_0 ; work         ;
;                   |add_sub_mkc:add_sub_1|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1 ; work         ;
;                |lpm_abs_0s9:my_abs_den|        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den                      ; work         ;
;                |lpm_abs_0s9:my_abs_num|        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov7670_top|vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num                      ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------------+
; Name                                                                                                                               ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                            ;
+------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------------+
; frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ALTSYNCRAM              ; AUTO ; True Dual Port ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; None                           ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ALTSYNCRAM ; AUTO ; ROM            ; 256          ; 16           ; --           ; --           ; 4096   ; ov7670_top.ov7670_top0.rtl.mif ;
+------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+------------------------------------------------------+------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal    ; Free of Timing Hazards ;
+------------------------------------------------------+------------------------+------------------------+
; vga:Inst_vga|lastv[31]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[30]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[29]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[28]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[27]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[26]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[25]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[24]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[23]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[22]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[21]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[20]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[19]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[18]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[17]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[16]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[15]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[14]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[13]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[12]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[11]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[10]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[9]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[8]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[7]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[6]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[5]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[4]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[3]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[2]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[1]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lastv[0]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[31]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[30]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[29]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[28]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[27]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[26]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[25]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[24]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[23]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[22]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[21]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[20]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[19]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[18]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[17]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[16]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[15]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[14]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[13]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[12]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[11]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[10]                               ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[9]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[8]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[7]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[6]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[5]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[4]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[3]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[2]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[1]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|lasth[0]                                ; vga:Inst_vga|LessThan6 ; yes                    ;
; vga:Inst_vga|cnt[31]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[30]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[29]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[28]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[27]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[26]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[25]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[24]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[23]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[22]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[21]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[20]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[19]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[18]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[17]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[16]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[15]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[14]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[13]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[12]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[11]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[10]                                 ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[9]                                  ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[8]                                  ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[7]                                  ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[6]                                  ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[5]                                  ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[4]                                  ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[3]                                  ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[2]                                  ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[1]                                  ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|cnt[0]                                  ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|vSum[31]                                ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|hSum[31]                                ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|vSum[30]                                ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; vga:Inst_vga|vSum[29]                                ; vga:Inst_vga|cnt[7]~5  ; yes                    ;
; Number of user-specified and inferred latches = 160  ;                        ;                        ;
+------------------------------------------------------+------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+--------------------------------------------------------------------+------------------------------------------------+
; Register name                                                      ; Reason for Removal                             ;
+--------------------------------------------------------------------+------------------------------------------------+
; ov7670_capture:capture|dout[5]                                     ; Lost fanout                                    ;
; ov7670_capture:capture|dout[0]                                     ; Merged with ov7670_capture:capture|d_latch[8]  ;
; ov7670_capture:capture|dout[1]                                     ; Merged with ov7670_capture:capture|d_latch[9]  ;
; ov7670_capture:capture|dout[2]                                     ; Merged with ov7670_capture:capture|d_latch[10] ;
; ov7670_capture:capture|dout[3]                                     ; Merged with ov7670_capture:capture|d_latch[11] ;
; ov7670_capture:capture|dout[4]                                     ; Merged with ov7670_capture:capture|d_latch[12] ;
; ov7670_capture:capture|dout[6]                                     ; Merged with ov7670_capture:capture|d_latch[14] ;
; ov7670_capture:capture|dout[7]                                     ; Merged with ov7670_capture:capture|d_latch[15] ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[0] ; Stuck at VCC due to stuck port data_in         ;
; vga:Inst_vga|address[16]                                           ; Lost fanout                                    ;
; Total Number of Removed Registers = 10                             ;                                                ;
+--------------------------------------------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 264   ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 109   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; vga:Inst_vga|blank                                                  ; 4       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|divider[0]  ; 4       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[22] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[21] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[18] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[17] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[16] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[15] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[14] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[13] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[12] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[11] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[1]  ; 1       ;
; Total number of inverted registers = 33                             ;         ;
+---------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                     ;
+------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; Register Name                                                                ; Megafunction                                                               ; Type ;
+------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[15] ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[14] ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[13] ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[12] ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[11] ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[10] ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[9]  ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[8]  ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[7]  ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[6]  ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[5]  ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[4]  ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[3]  ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[2]  ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[1]  ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|sreg[0]  ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0 ; ROM  ;
+------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |ov7670_top|vga:Inst_vga|address[16]                                            ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |ov7670_top|ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[30] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |ov7670_top|ov7670_controller:controller|i2c_sender:Inst_i2c_sender|divider[3]  ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |ov7670_top|ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |ov7670_top|ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ov7670_top|vga:Inst_vga|b[0]                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ov7670_top|vga:Inst_vga|vCounter~42                                            ;
; 5:1                ; 96 bits   ; 288 LEs       ; 96 LEs               ; 192 LEs                ; No         ; |ov7670_top|vga:Inst_vga|vSum[25]~6                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:fb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 16                   ; Signed Integer                   ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_cmk1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0 ;
+------------------------------------+--------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                 ;
+------------------------------------+--------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                                              ;
; WIDTH_A                            ; 16                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 8                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 256                            ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                              ;
; WIDTH_B                            ; 1                              ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                              ;
; INIT_FILE                          ; ov7670_top.ov7670_top0.rtl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone II                     ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_aov                 ; Untyped                                                              ;
+------------------------------------+--------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:Inst_vga|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 32             ; Untyped                             ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_nto ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:Inst_vga|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 32             ; Untyped                             ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_nto ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                         ;
; Entity Instance                           ; frame_buffer:fb|altsyncram:altsyncram_component                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                        ;
;     -- NUMWORDS_A                         ; 32768                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                        ;
;     -- NUMWORDS_B                         ; 32768                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:controller|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+-------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                               ;
+----------+-------+----------+-------------------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                          ;
; id[7]    ; Input ; Info     ; Stuck at GND                                          ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                          ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                          ;
; id[0]    ; Input ; Info     ; Stuck at GND                                          ;
+----------+-------+----------+-------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue May 30 22:48:47 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov7670_top -c ov7670_top
Info: Found 2 design units, including 1 entities, in source file frame_buffer.vhd
    Info: Found design unit 1: frame_buffer-SYN
    Info: Found entity 1: frame_buffer
Warning: Using design file ov7670_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ov7670_top-Behavioral
    Info: Found entity 1: ov7670_top
Info: Elaborating entity "ov7670_top" for the top level hierarchy
Warning: Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: debounce-Behavioral
    Info: Found entity 1: debounce
Info: Elaborating entity "debounce" for hierarchy "debounce:btn_debounce"
Warning: Using design file vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: vga-Behavioral
    Info: Found entity 1: vga
Info: Elaborating entity "vga" for hierarchy "vga:Inst_vga"
Warning (10492): VHDL Process Statement warning at vga.vhd(134): signal "frame_pixel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at vga.vhd(110): inferring latch(es) for signal or variable "lasth", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at vga.vhd(110): inferring latch(es) for signal or variable "lastv", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at vga.vhd(110): inferring latch(es) for signal or variable "hSum", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at vga.vhd(110): inferring latch(es) for signal or variable "vSum", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at vga.vhd(110): inferring latch(es) for signal or variable "cnt", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "cnt[0]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[1]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[2]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[3]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[4]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[5]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[6]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[7]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[8]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[9]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[10]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[11]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[12]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[13]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[14]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[15]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[16]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[17]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[18]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[19]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[20]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[21]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[22]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[23]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[24]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[25]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[26]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[27]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[28]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[29]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[30]" at vga.vhd(125)
Info (10041): Inferred latch for "cnt[31]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[0]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[1]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[2]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[3]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[4]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[5]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[6]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[7]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[8]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[9]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[10]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[11]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[12]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[13]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[14]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[15]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[16]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[17]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[18]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[19]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[20]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[21]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[22]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[23]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[24]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[25]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[26]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[27]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[28]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[29]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[30]" at vga.vhd(125)
Info (10041): Inferred latch for "vSum[31]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[0]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[1]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[2]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[3]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[4]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[5]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[6]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[7]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[8]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[9]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[10]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[11]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[12]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[13]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[14]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[15]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[16]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[17]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[18]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[19]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[20]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[21]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[22]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[23]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[24]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[25]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[26]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[27]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[28]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[29]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[30]" at vga.vhd(125)
Info (10041): Inferred latch for "hSum[31]" at vga.vhd(125)
Info (10041): Inferred latch for "lastv[0]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[1]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[2]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[3]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[4]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[5]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[6]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[7]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[8]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[9]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[10]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[11]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[12]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[13]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[14]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[15]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[16]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[17]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[18]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[19]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[20]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[21]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[22]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[23]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[24]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[25]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[26]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[27]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[28]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[29]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[30]" at vga.vhd(112)
Info (10041): Inferred latch for "lastv[31]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[0]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[1]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[2]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[3]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[4]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[5]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[6]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[7]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[8]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[9]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[10]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[11]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[12]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[13]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[14]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[15]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[16]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[17]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[18]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[19]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[20]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[21]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[22]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[23]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[24]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[25]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[26]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[27]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[28]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[29]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[30]" at vga.vhd(112)
Info (10041): Inferred latch for "lasth[31]" at vga.vhd(112)
Info: Elaborating entity "frame_buffer" for hierarchy "frame_buffer:fb"
Info: Elaborating entity "altsyncram" for hierarchy "frame_buffer:fb|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "frame_buffer:fb|altsyncram:altsyncram_component"
Info: Instantiated megafunction "frame_buffer:fb|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32768"
    Info: Parameter "numwords_b" = "32768"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "widthad_b" = "15"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cmk1.tdf
    Info: Found entity 1: altsyncram_cmk1
Info: Elaborating entity "altsyncram_cmk1" for hierarchy "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nhs1.tdf
    Info: Found entity 1: altsyncram_nhs1
Info: Elaborating entity "altsyncram_nhs1" for hierarchy "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1"
Warning: Variable or input pin "clocken1" is defined but never used
Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf
    Info: Found entity 1: decode_9oa
Info: Elaborating entity "decode_9oa" for hierarchy "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode3"
Info: Elaborating entity "decode_9oa" for hierarchy "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode_a"
Info: Found 1 design units, including 1 entities, in source file db/mux_akb.tdf
    Info: Found entity 1: mux_akb
Info: Elaborating entity "mux_akb" for hierarchy "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|mux_akb:mux5"
Warning: Using design file ov7670_capture.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ov7670_capture-behavioral
    Info: Found entity 1: ov7670_capture
Info: Elaborating entity "ov7670_capture" for hierarchy "ov7670_capture:capture"
Warning: Using design file ov7670_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ov7670_controller-Behavioral
    Info: Found entity 1: ov7670_controller
Info: Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:controller"
Warning: Using design file i2c_sender.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: i2c_sender-Behavioral
    Info: Found entity 1: i2c_sender
Info: Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:controller|i2c_sender:Inst_i2c_sender"
Warning: Using design file ov7670_registers.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ov7670_registers-Behavioral
    Info: Found entity 1: ov7670_registers
Info: Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a5"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a21"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a37"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a53"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a69"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a85"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a101"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a117"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a0"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a16"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a32"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a48"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a64"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a80"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a96"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a112"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a16"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a0"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a32"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a48"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a80"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a64"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a96"
        Warning (14320): Synthesized away node "frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a112"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Mux0~0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 16
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to ov7670_top.ov7670_top0.rtl.mif
Info: Inferred 2 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:Inst_vga|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga:Inst_vga|Div0"
Info: Elaborated megafunction instantiation "ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0"
Info: Instantiated megafunction "ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "16"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "ov7670_top.ov7670_top0.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aov.tdf
    Info: Found entity 1: altsyncram_aov
Info: Elaborated megafunction instantiation "vga:Inst_vga|lpm_divide:Div1"
Info: Instantiated megafunction "vga:Inst_vga|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "32"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf
    Info: Found entity 1: lpm_divide_nto
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info: Found entity 1: abs_divider_4dg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info: Found entity 1: alt_u_div_k5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info: Found entity 1: lpm_abs_0s9
Warning: Latch vga:Inst_vga|cnt[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|cnt[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|vSum[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Latch vga:Inst_vga|hSum[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal vga:Inst_vga|blank
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "OV7670_RESET" is stuck at VCC
    Warning (13410): Pin "OV7670_PWDN" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "LED[7]" is stuck at GND
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "ov7670_capture:capture|dout[5]" lost all its fanouts during netlist optimizations.
    Info: Register "vga:Inst_vga|address[16]" lost all its fanouts during netlist optimizations.
Info: Implemented 3869 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 22 output pins
    Info: Implemented 1 bidirectional pins
    Info: Implemented 3705 logic cells
    Info: Implemented 128 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 246 warnings
    Info: Peak virtual memory: 297 megabytes
    Info: Processing ended: Tue May 30 22:49:00 2017
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


