{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import pandas as pd"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "directory = \"matrix/stats\"\n",
    "files = [f for f in os.listdir(directory) if os.path.isfile(os.path.join(directory, f))]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'ARM_L1D32L1I64L21024_1000000_10.txt'"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "files[1]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "def get_config(filename):\n",
    "    # Extract the configuration from the filename\n",
    "    # Example filename: \"arch_L1dL1iL2_4_8.txt\"\n",
    "    # Expected output: dict with arch, l1d, l1i, l2, num, dim\n",
    "    if \"No_Cache\" in filename:\n",
    "        arch, cache,_, num, dim = filename.split(\"_\")\n",
    "        dim = dim.split(\".\")[0]\n",
    "        l1d = 0\n",
    "        l1i = 0\n",
    "        l2 = 0\n",
    "    else:\n",
    "        arch, cache, num, dim = filename.split(\"_\")\n",
    "        dim = dim.split(\".\")[0]\n",
    "\n",
    "        l1d = cache.split(\"L\")[1][2:]\n",
    "        l1i = cache.split(\"L\")[2][2:]\n",
    "        l2 = cache.split(\"L2\")[1]\n",
    "\n",
    "    return {\n",
    "        \"arch\": arch,\n",
    "        \"l1d\": l1d,\n",
    "        \"l1i\": l1i,\n",
    "        \"l2\": l2,\n",
    "        \"num\": num,\n",
    "        \"dim\": dim,\n",
    "    }\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "def get_results(filename):\n",
    "    metrics = {\n",
    "        \"simSeconds\",\n",
    "        \"simTicks\",\n",
    "        \"simInsts\",\n",
    "        \"simOps\",\n",
    "        \"core.cpi\",\n",
    "        \"core.ipc\",\n",
    "        \"l1d-cache-0.demandHits::total\",\n",
    "        \"l1d-cache-0.demandMisses::total\",\n",
    "        \"l1i-cache-0.demandHits::total\",\n",
    "        \"l1i-cache-0.demandMisses::total\",\n",
    "        \"l2-cache-0.demandHits::total\",\n",
    "        \"l2-cache-0.demandMisses::total\"\n",
    "    }\n",
    "\n",
    "    results = {}\n",
    "    with open(f\"matrix/stats/{filename}\", \"r\") as f:\n",
    "        lines = f.readlines()\n",
    "        for line in lines:\n",
    "            for metric in metrics:\n",
    "                if metric in line:\n",
    "                    data = line.split()\n",
    "                    if len(data) >= 2:\n",
    "                        results[metric] = data[1]\n",
    "                    break\n",
    "    return results\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "merged = {}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "df = pd.DataFrame([(get_config(files[0])| get_results(files[0]))])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ARM_L1D32L1I64L21024_1000000_10.txt\n",
      "ARM_L1D128L1I32L2256_1000000_80.txt\n",
      "ARM_L1D32L1I64L21024_1000000_5.txt\n",
      "ARM_L1D32L1I64L2256_1000000_40.txt\n",
      "ARM_L1D32L1I64L2128_1000000_80.txt\n",
      "x86_L1D32L1I64L2128_1000000_20.txt\n",
      "ARM_L1D128L1I32L2128_1000000_40.txt\n",
      "RISCV_L1D32L1I128L21024_1000000_5.txt\n",
      "RISCV_L1D128L1I32L2128_1000000_10.txt\n",
      "RISCV_L1D128L1I128L21024_1000000_5.txt\n",
      "x86_L1D64L1I128L2128_1000000_5.txt\n",
      "RISCV_L1D32L1I32L2256_1000000_5.txt\n",
      "x86_L1D128L1I64L21024_1000000_10.txt\n",
      "x86_L1D32L1I128L2128_1000000_40.txt\n",
      "RISCV_L1D128L1I64L2256_1000000_20.txt\n",
      "x86_L1D128L1I64L2512_1000000_10.txt\n",
      "x86_L1D32L1I128L2512_1000000_5.txt\n",
      "x86_L1D32L1I32L21024_1000000_20.txt\n",
      "ARM_L1D32L1I32L2512_1000000_20.txt\n",
      "x86_L1D64L1I128L2256_1000000_5.txt\n",
      "ARM_L1D64L1I32L2256_1000000_80.txt\n",
      "x86_L1D32L1I64L2512_1000000_40.txt\n",
      "RISCV_L1D32L1I64L2256_1000000_40.txt\n",
      "RISCV_L1D64L1I32L2256_1000000_40.txt\n",
      "RISCV_L1D32L1I64L2512_1000000_10.txt\n",
      "ARM_L1D64L1I64L21024_1000000_10.txt\n",
      "ARM_L1D64L1I128L21024_1000000_40.txt\n",
      "ARM_L1D32L1I64L2128_1000000_20.txt\n",
      "RISCV_L1D128L1I32L2128_1000000_20.txt\n",
      "x86_L1D128L1I128L2256_1000000_5.txt\n",
      "ARM_L1D64L1I64L21024_1000000_80.txt\n",
      "RISCV_L1D64L1I64L21024_1000000_10.txt\n",
      "RISCV_L1D32L1I64L21024_1000000_10.txt\n",
      "RISCV_L1D64L1I32L2512_1000000_80.txt\n",
      "x86_L1D128L1I64L2128_1000000_5.txt\n",
      "ARM_L1D128L1I64L2128_1000000_5.txt\n",
      "RISCV_L1D128L1I32L2128_1000000_5.txt\n",
      "RISCV_L1D128L1I64L21024_1000000_10.txt\n",
      "RISCV_L1D32L1I64L2128_1000000_80.txt\n",
      "ARM_L1D32L1I128L2128_1000000_80.txt\n",
      "RISCV_L1D128L1I32L2256_1000000_80.txt\n",
      "RISCV_L1D128L1I128L2128_1000000_10.txt\n",
      "RISCV_L1D32L1I64L2128_1000000_40.txt\n",
      "ARM_L1D128L1I32L2512_1000000_10.txt\n",
      "ARM_L1D128L1I32L2128_1000000_80.txt\n",
      "x86_L1D64L1I64L2128_1000000_5.txt\n",
      "ARM_L1D64L1I32L2256_1000000_5.txt\n",
      "ARM_L1D32L1I64L2256_1000000_5.txt\n",
      "ARM_L1D128L1I64L2512_1000000_5.txt\n",
      "ARM_L1D64L1I64L21024_1000000_20.txt\n",
      "x86_L1D128L1I128L2512_1000000_40.txt\n",
      "ARM_L1D128L1I32L2512_1000000_20.txt\n",
      "x86_L1D128L1I32L2512_1000000_80.txt\n",
      "ARM_L1D64L1I128L2128_1000000_40.txt\n",
      "ARM_L1D128L1I128L21024_1000000_5.txt\n",
      "ARM_L1D32L1I128L2256_1000000_40.txt\n",
      "ARM_L1D64L1I32L2256_1000000_20.txt\n",
      "x86_L1D32L1I128L2128_1000000_5.txt\n",
      "x86_L1D32L1I64L2512_1000000_10.txt\n",
      "x86_L1D32L1I64L2256_1000000_40.txt\n",
      "ARM_L1D64L1I32L2256_1000000_10.txt\n",
      "RISCV_L1D128L1I128L2128_1000000_80.txt\n",
      "x86_L1D64L1I64L2512_1000000_40.txt\n",
      "ARM_L1D128L1I32L21024_1000000_10.txt\n",
      "RISCV_L1D64L1I128L2128_1000000_40.txt\n",
      "RISCV_No_Cache_1000000_80.txt\n",
      "ARM_L1D64L1I128L2128_1000000_80.txt\n",
      "ARM_L1D128L1I64L2512_1000000_10.txt\n",
      "ARM_L1D64L1I64L2256_1000000_10.txt\n",
      "ARM_L1D128L1I32L2128_1000000_10.txt\n",
      "x86_L1D128L1I64L2128_1000000_80.txt\n",
      "x86_L1D128L1I64L2512_1000000_80.txt\n",
      "x86_L1D128L1I128L2512_1000000_20.txt\n",
      "RISCV_L1D128L1I64L21024_1000000_20.txt\n",
      "x86_L1D32L1I32L2512_1000000_5.txt\n",
      "RISCV_L1D128L1I64L2128_1000000_20.txt\n",
      "RISCV_L1D128L1I64L21024_1000000_80.txt\n",
      "x86_L1D128L1I32L21024_1000000_20.txt\n",
      "ARM_L1D64L1I32L2128_1000000_10.txt\n",
      "RISCV_L1D64L1I32L2512_1000000_5.txt\n",
      "ARM_L1D128L1I64L21024_1000000_10.txt\n",
      "RISCV_L1D64L1I128L2256_1000000_80.txt\n",
      "x86_L1D32L1I64L21024_1000000_10.txt\n",
      "RISCV_L1D32L1I32L21024_1000000_40.txt\n",
      "RISCV_L1D64L1I64L2512_1000000_20.txt\n",
      "RISCV_L1D32L1I32L2512_1000000_80.txt\n",
      "x86_L1D128L1I128L2128_1000000_5.txt\n",
      "x86_L1D32L1I32L2256_1000000_10.txt\n",
      "x86_L1D32L1I128L2128_1000000_20.txt\n",
      "ARM_L1D128L1I32L21024_1000000_5.txt\n",
      "ARM_L1D32L1I64L2512_1000000_40.txt\n",
      "RISCV_L1D128L1I64L2256_1000000_10.txt\n",
      "RISCV_L1D128L1I64L2512_1000000_20.txt\n",
      "ARM_L1D128L1I32L2512_1000000_40.txt\n",
      "RISCV_L1D128L1I32L21024_1000000_80.txt\n",
      "x86_L1D128L1I128L21024_1000000_80.txt\n",
      "RISCV_L1D32L1I64L2512_1000000_5.txt\n",
      "ARM_L1D32L1I32L2128_1000000_5.txt\n",
      "RISCV_L1D128L1I64L2128_1000000_80.txt\n",
      "ARM_L1D64L1I32L21024_1000000_10.txt\n",
      "x86_L1D32L1I64L2512_1000000_80.txt\n",
      "ARM_L1D128L1I32L2512_1000000_5.txt\n",
      "x86_L1D64L1I32L2512_1000000_20.txt\n",
      "RISCV_L1D64L1I128L2128_1000000_5.txt\n",
      "RISCV_L1D128L1I64L2512_1000000_40.txt\n",
      "RISCV_L1D64L1I128L2512_1000000_20.txt\n",
      "RISCV_L1D32L1I32L2128_1000000_80.txt\n",
      "x86_L1D128L1I64L21024_1000000_5.txt\n",
      "x86_L1D64L1I32L2512_1000000_40.txt\n",
      "ARM_L1D64L1I64L2512_1000000_5.txt\n",
      "ARM_L1D128L1I32L21024_1000000_20.txt\n",
      "RISCV_L1D64L1I128L2512_1000000_5.txt\n",
      "RISCV_L1D128L1I32L2512_1000000_80.txt\n",
      "x86_L1D64L1I128L21024_1000000_20.txt\n",
      "ARM_L1D128L1I128L2512_1000000_80.txt\n",
      "x86_L1D32L1I64L21024_1000000_20.txt\n",
      "x86_L1D64L1I32L2128_1000000_10.txt\n",
      "x86_L1D32L1I64L21024_1000000_5.txt\n",
      "x86_L1D64L1I128L2512_1000000_5.txt\n",
      "ARM_L1D64L1I128L2256_1000000_5.txt\n",
      "RISCV_L1D128L1I128L21024_1000000_40.txt\n",
      "RISCV_L1D64L1I128L2128_1000000_20.txt\n",
      "x86_L1D128L1I32L21024_1000000_80.txt\n",
      "RISCV_L1D32L1I32L2128_1000000_10.txt\n",
      "RISCV_L1D128L1I32L21024_1000000_5.txt\n",
      "ARM_L1D64L1I64L21024_1000000_40.txt\n",
      "x86_L1D64L1I64L2512_1000000_20.txt\n",
      "x86_L1D64L1I64L2256_1000000_20.txt\n",
      "RISCV_L1D128L1I64L2512_1000000_5.txt\n",
      "ARM_L1D128L1I128L2128_1000000_80.txt\n",
      "ARM_L1D128L1I128L2256_1000000_10.txt\n",
      "x86_L1D128L1I128L2256_1000000_80.txt\n",
      "RISCV_L1D32L1I128L2512_1000000_10.txt\n",
      "x86_L1D128L1I32L21024_1000000_10.txt\n",
      "RISCV_L1D128L1I128L2256_1000000_5.txt\n",
      "RISCV_L1D128L1I128L2256_1000000_10.txt\n",
      "RISCV_L1D32L1I128L2128_1000000_20.txt\n",
      "ARM_L1D64L1I32L2512_1000000_5.txt\n",
      "x86_L1D64L1I64L2512_1000000_80.txt\n",
      "ARM_L1D128L1I64L21024_1000000_5.txt\n",
      "ARM_L1D128L1I128L2512_1000000_10.txt\n",
      "ARM_L1D128L1I128L2128_1000000_5.txt\n",
      "x86_L1D64L1I64L2256_1000000_80.txt\n",
      "x86_L1D64L1I32L21024_1000000_40.txt\n",
      "RISCV_L1D64L1I128L2128_1000000_10.txt\n",
      "RISCV_L1D32L1I128L2128_1000000_40.txt\n",
      "x86_L1D64L1I64L2128_1000000_40.txt\n",
      "x86_L1D128L1I64L2128_1000000_10.txt\n",
      "ARM_L1D32L1I128L2512_1000000_40.txt\n",
      "RISCV_L1D64L1I64L21024_1000000_5.txt\n",
      "x86_L1D32L1I64L21024_1000000_40.txt\n",
      "ARM_L1D64L1I128L2256_1000000_80.txt\n",
      "x86_L1D128L1I32L2256_1000000_20.txt\n",
      "ARM_L1D64L1I128L2512_1000000_20.txt\n",
      "x86_L1D64L1I32L21024_1000000_5.txt\n",
      "ARM_L1D128L1I32L2256_1000000_10.txt\n",
      "RISCV_L1D128L1I128L2256_1000000_80.txt\n",
      "ARM_L1D32L1I128L21024_1000000_80.txt\n",
      "x86_L1D128L1I64L2128_1000000_20.txt\n",
      "x86_L1D64L1I32L2512_1000000_10.txt\n",
      "ARM_L1D64L1I64L2256_1000000_20.txt\n",
      "ARM_L1D128L1I64L2512_1000000_80.txt\n",
      "x86_L1D128L1I64L2256_1000000_5.txt\n",
      "ARM_L1D128L1I64L2256_1000000_5.txt\n",
      "RISCV_L1D32L1I32L2512_1000000_10.txt\n",
      "RISCV_L1D128L1I32L2256_1000000_40.txt\n",
      "ARM_L1D32L1I32L21024_1000000_20.txt\n",
      "RISCV_L1D128L1I64L2512_1000000_80.txt\n",
      "x86_L1D128L1I32L2256_1000000_10.txt\n",
      "x86_L1D128L1I128L2256_1000000_10.txt\n",
      "ARM_L1D32L1I32L21024_1000000_5.txt\n",
      "ARM_L1D64L1I64L2512_1000000_10.txt\n",
      "RISCV_L1D32L1I32L2256_1000000_10.txt\n",
      "ARM_L1D128L1I128L21024_1000000_80.txt\n",
      "x86_L1D64L1I32L2256_1000000_80.txt\n",
      "RISCV_L1D64L1I32L2128_1000000_10.txt\n",
      "RISCV_L1D32L1I32L2512_1000000_20.txt\n",
      "ARM_L1D128L1I128L2256_1000000_40.txt\n",
      "ARM_L1D32L1I32L21024_1000000_80.txt\n",
      "ARM_L1D128L1I128L2128_1000000_20.txt\n",
      "x86_L1D128L1I32L2512_1000000_40.txt\n",
      "x86_L1D128L1I128L2512_1000000_10.txt\n",
      "ARM_L1D64L1I32L2128_1000000_40.txt\n",
      "RISCV_L1D32L1I128L2128_1000000_80.txt\n",
      "RISCV_L1D64L1I64L2512_1000000_40.txt\n",
      "RISCV_L1D32L1I64L2512_1000000_40.txt\n",
      "RISCV_L1D64L1I32L21024_1000000_80.txt\n",
      "ARM_No_Cache_1000000_5.txt\n",
      "x86_L1D128L1I32L2128_1000000_20.txt\n",
      "x86_L1D32L1I128L2256_1000000_20.txt\n",
      "x86_L1D32L1I128L21024_1000000_80.txt\n",
      "RISCV_L1D128L1I64L2128_1000000_5.txt\n",
      "x86_L1D128L1I32L21024_1000000_40.txt\n",
      "ARM_L1D128L1I64L2256_1000000_10.txt\n",
      "ARM_L1D64L1I64L2128_1000000_80.txt\n",
      "RISCV_L1D64L1I64L2128_1000000_80.txt\n",
      "x86_L1D64L1I128L21024_1000000_80.txt\n",
      "ARM_L1D128L1I64L2128_1000000_10.txt\n",
      "x86_L1D64L1I64L21024_1000000_10.txt\n",
      "RISCV_L1D64L1I128L2256_1000000_40.txt\n",
      "ARM_L1D64L1I128L2512_1000000_10.txt\n",
      "x86_L1D32L1I128L21024_1000000_20.txt\n",
      "ARM_L1D64L1I128L2512_1000000_80.txt\n",
      "ARM_L1D64L1I32L2512_1000000_40.txt\n",
      "ARM_L1D64L1I32L2512_1000000_80.txt\n",
      "RISCV_L1D64L1I32L2512_1000000_20.txt\n",
      "RISCV_No_Cache_1000000_40.txt\n",
      "RISCV_L1D128L1I128L2128_1000000_5.txt\n",
      "RISCV_L1D64L1I64L2256_1000000_20.txt\n",
      "x86_L1D32L1I128L2256_1000000_40.txt\n",
      "x86_No_Cache_1000000_80.txt\n",
      "ARM_L1D32L1I128L2512_1000000_10.txt\n",
      "RISCV_L1D128L1I128L21024_1000000_20.txt\n",
      "ARM_L1D32L1I64L2128_1000000_40.txt\n",
      "RISCV_L1D128L1I128L2512_1000000_80.txt\n",
      "x86_L1D128L1I32L2512_1000000_5.txt\n",
      "RISCV_L1D128L1I32L2512_1000000_5.txt\n",
      "RISCV_L1D128L1I128L2512_1000000_40.txt\n",
      "RISCV_No_Cache_1000000_10.txt\n",
      "x86_L1D32L1I32L2128_1000000_5.txt\n",
      "RISCV_L1D64L1I32L2256_1000000_20.txt\n",
      "RISCV_L1D128L1I128L2512_1000000_10.txt\n",
      "RISCV_L1D64L1I32L2256_1000000_10.txt\n",
      "ARM_L1D32L1I128L21024_1000000_40.txt\n",
      "RISCV_L1D128L1I128L2256_1000000_20.txt\n",
      "ARM_L1D64L1I64L2128_1000000_40.txt\n",
      "x86_L1D128L1I64L21024_1000000_80.txt\n",
      "x86_L1D32L1I64L2256_1000000_10.txt\n",
      "RISCV_L1D64L1I128L2256_1000000_5.txt\n",
      "RISCV_L1D32L1I32L21024_1000000_5.txt\n",
      "RISCV_L1D64L1I128L21024_1000000_40.txt\n",
      "x86_L1D64L1I64L2512_1000000_10.txt\n",
      "ARM_L1D128L1I32L2512_1000000_80.txt\n",
      "ARM_L1D32L1I64L2128_1000000_10.txt\n",
      "ARM_L1D128L1I128L21024_1000000_40.txt\n",
      "ARM_L1D128L1I32L2128_1000000_5.txt\n",
      "RISCV_L1D128L1I128L21024_1000000_80.txt\n",
      "ARM_L1D32L1I64L2256_1000000_10.txt\n",
      "x86_L1D64L1I128L2512_1000000_20.txt\n",
      "ARM_L1D64L1I32L21024_1000000_5.txt\n",
      "RISCV_L1D64L1I32L21024_1000000_10.txt\n",
      "RISCV_L1D32L1I64L21024_1000000_5.txt\n",
      "x86_L1D64L1I128L2256_1000000_80.txt\n",
      "RISCV_L1D32L1I64L21024_1000000_20.txt\n",
      "x86_L1D32L1I128L2256_1000000_5.txt\n",
      "ARM_L1D128L1I32L2128_1000000_20.txt\n",
      "RISCV_L1D128L1I64L21024_1000000_40.txt\n",
      "ARM_L1D64L1I32L2128_1000000_80.txt\n",
      "x86_L1D128L1I64L21024_1000000_40.txt\n",
      "x86_L1D128L1I64L2256_1000000_40.txt\n",
      "RISCV_L1D128L1I64L2256_1000000_80.txt\n",
      "x86_L1D64L1I128L2512_1000000_40.txt\n",
      "ARM_L1D64L1I64L2128_1000000_10.txt\n",
      "ARM_L1D32L1I128L2128_1000000_40.txt\n",
      "ARM_L1D32L1I32L2128_1000000_40.txt\n",
      "ARM_L1D128L1I128L2256_1000000_5.txt\n",
      "x86_L1D32L1I32L2128_1000000_20.txt\n",
      "x86_L1D128L1I128L2256_1000000_40.txt\n",
      "RISCV_L1D32L1I128L2128_1000000_5.txt\n",
      "ARM_L1D128L1I128L2256_1000000_20.txt\n",
      "ARM_L1D128L1I128L21024_1000000_20.txt\n",
      "RISCV_L1D128L1I32L21024_1000000_20.txt\n",
      "ARM_L1D32L1I32L2128_1000000_80.txt\n",
      "ARM_L1D32L1I32L21024_1000000_40.txt\n",
      "x86_L1D32L1I32L2256_1000000_40.txt\n",
      "ARM_L1D64L1I32L2128_1000000_20.txt\n",
      "RISCV_L1D32L1I64L2512_1000000_80.txt\n",
      "RISCV_L1D64L1I32L2128_1000000_20.txt\n",
      "ARM_L1D32L1I128L2512_1000000_5.txt\n",
      "RISCV_L1D128L1I128L2256_1000000_40.txt\n",
      "x86_L1D32L1I32L2512_1000000_80.txt\n",
      "x86_L1D32L1I32L2128_1000000_80.txt\n",
      "ARM_L1D128L1I128L2128_1000000_10.txt\n",
      "ARM_L1D128L1I64L2512_1000000_20.txt\n",
      "ARM_L1D64L1I64L2512_1000000_40.txt\n",
      "ARM_L1D64L1I128L2128_1000000_10.txt\n",
      "ARM_L1D32L1I32L2512_1000000_5.txt\n",
      "RISCV_L1D128L1I32L2256_1000000_5.txt\n",
      "x86_L1D128L1I64L21024_1000000_20.txt\n",
      "ARM_No_Cache_1000000_80.txt\n",
      "x86_L1D32L1I32L21024_1000000_5.txt\n",
      "RISCV_L1D64L1I64L2512_1000000_10.txt\n",
      "RISCV_L1D32L1I64L2128_1000000_10.txt\n",
      "x86_L1D64L1I32L2128_1000000_5.txt\n",
      "x86_L1D128L1I128L2128_1000000_80.txt\n",
      "x86_L1D128L1I128L21024_1000000_40.txt\n",
      "RISCV_No_Cache_1000000_5.txt\n",
      "RISCV_L1D32L1I32L21024_1000000_80.txt\n",
      "x86_L1D32L1I32L2256_1000000_80.txt\n",
      "x86_No_Cache_1000000_5.txt\n",
      "x86_L1D128L1I32L2128_1000000_5.txt\n",
      "RISCV_L1D128L1I128L2128_1000000_40.txt\n",
      "RISCV_L1D32L1I128L2512_1000000_40.txt\n",
      "ARM_L1D32L1I64L21024_1000000_20.txt\n",
      "x86_L1D128L1I64L2256_1000000_80.txt\n",
      "x86_L1D128L1I32L2128_1000000_10.txt\n",
      "x86_L1D128L1I128L21024_1000000_20.txt\n",
      "ARM_L1D32L1I64L2512_1000000_20.txt\n",
      "ARM_L1D64L1I128L2256_1000000_20.txt\n",
      "x86_L1D64L1I32L2512_1000000_80.txt\n",
      "RISCV_L1D64L1I32L2256_1000000_5.txt\n",
      "x86_L1D128L1I32L2512_1000000_20.txt\n",
      "RISCV_L1D64L1I32L2128_1000000_40.txt\n",
      "RISCV_L1D128L1I64L2256_1000000_40.txt\n",
      "RISCV_L1D32L1I128L21024_1000000_80.txt\n",
      "x86_L1D32L1I64L2128_1000000_10.txt\n",
      "RISCV_L1D32L1I128L2512_1000000_80.txt\n",
      "RISCV_L1D128L1I32L21024_1000000_10.txt\n",
      "RISCV_L1D32L1I128L2256_1000000_20.txt\n",
      "x86_L1D64L1I128L2128_1000000_80.txt\n",
      "x86_L1D128L1I128L2512_1000000_80.txt\n",
      "x86_L1D32L1I32L21024_1000000_80.txt\n",
      "ARM_L1D32L1I64L2512_1000000_80.txt\n",
      "x86_L1D32L1I128L2512_1000000_10.txt\n",
      "RISCV_L1D32L1I32L2128_1000000_20.txt\n",
      "x86_L1D128L1I32L2128_1000000_80.txt\n",
      "ARM_L1D128L1I128L2512_1000000_20.txt\n",
      "x86_L1D128L1I32L2256_1000000_80.txt\n",
      "RISCV_L1D64L1I128L2512_1000000_40.txt\n",
      "x86_L1D128L1I64L2128_1000000_40.txt\n",
      "x86_L1D64L1I32L2256_1000000_10.txt\n",
      "x86_L1D32L1I32L2128_1000000_40.txt\n",
      "RISCV_L1D64L1I128L2512_1000000_80.txt\n",
      "RISCV_L1D32L1I128L2512_1000000_5.txt\n",
      "x86_L1D128L1I128L2256_1000000_20.txt\n",
      "ARM_L1D32L1I128L21024_1000000_20.txt\n",
      "x86_L1D64L1I32L2256_1000000_40.txt\n",
      "x86_L1D64L1I128L2128_1000000_20.txt\n",
      "x86_L1D128L1I128L2512_1000000_5.txt\n",
      "x86_L1D64L1I64L2128_1000000_10.txt\n",
      "RISCV_L1D32L1I64L2128_1000000_20.txt\n",
      "ARM_L1D64L1I128L21024_1000000_20.txt\n",
      "x86_L1D32L1I64L2256_1000000_20.txt\n",
      "RISCV_L1D64L1I128L2256_1000000_20.txt\n",
      "x86_L1D32L1I64L2128_1000000_40.txt\n",
      "RISCV_L1D64L1I128L2256_1000000_10.txt\n",
      "x86_L1D64L1I64L2256_1000000_10.txt\n",
      "ARM_L1D32L1I128L2256_1000000_5.txt\n",
      "ARM_L1D128L1I128L2512_1000000_5.txt\n",
      "RISCV_L1D64L1I32L2512_1000000_40.txt\n",
      "x86_L1D64L1I128L2128_1000000_40.txt\n",
      "RISCV_L1D32L1I128L21024_1000000_40.txt\n",
      "ARM_L1D64L1I32L2256_1000000_40.txt\n",
      "RISCV_L1D64L1I32L2512_1000000_10.txt\n",
      "x86_L1D32L1I32L2128_1000000_10.txt\n",
      "RISCV_L1D64L1I128L21024_1000000_80.txt\n",
      "ARM_L1D32L1I128L2256_1000000_20.txt\n",
      "ARM_L1D64L1I64L2256_1000000_5.txt\n",
      "x86_L1D32L1I32L2512_1000000_20.txt\n",
      "ARM_L1D64L1I128L21024_1000000_10.txt\n",
      "x86_L1D128L1I32L2256_1000000_40.txt\n",
      "ARM_L1D64L1I64L2128_1000000_5.txt\n",
      "RISCV_L1D32L1I64L2512_1000000_20.txt\n",
      "ARM_L1D128L1I64L2256_1000000_40.txt\n",
      "ARM_L1D32L1I64L2256_1000000_20.txt\n",
      "x86_L1D64L1I128L2128_1000000_10.txt\n",
      "RISCV_L1D128L1I32L2256_1000000_20.txt\n",
      "x86_L1D64L1I128L21024_1000000_5.txt\n",
      "RISCV_L1D128L1I32L21024_1000000_40.txt\n",
      "ARM_L1D32L1I32L2256_1000000_80.txt\n",
      "RISCV_L1D64L1I64L2128_1000000_10.txt\n",
      "ARM_L1D128L1I64L2128_1000000_80.txt\n",
      "ARM_L1D32L1I64L2256_1000000_80.txt\n",
      "ARM_L1D128L1I32L21024_1000000_40.txt\n",
      "RISCV_L1D64L1I64L2128_1000000_20.txt\n",
      "RISCV_L1D32L1I64L2128_1000000_5.txt\n",
      "RISCV_L1D64L1I128L21024_1000000_10.txt\n",
      "RISCV_L1D128L1I32L2512_1000000_20.txt\n",
      "ARM_L1D32L1I128L2128_1000000_20.txt\n",
      "x86_L1D128L1I32L2512_1000000_10.txt\n",
      "x86_L1D64L1I32L21024_1000000_80.txt\n",
      "x86_L1D32L1I128L2256_1000000_10.txt\n",
      "RISCV_L1D64L1I128L21024_1000000_5.txt\n",
      "RISCV_L1D64L1I64L2256_1000000_80.txt\n",
      "x86_L1D64L1I128L21024_1000000_40.txt\n",
      "ARM_L1D32L1I128L2128_1000000_5.txt\n",
      "ARM_L1D64L1I64L2256_1000000_80.txt\n",
      "ARM_L1D128L1I32L2256_1000000_20.txt\n",
      "RISCV_L1D64L1I32L2256_1000000_80.txt\n",
      "x86_L1D32L1I32L2512_1000000_40.txt\n",
      "ARM_L1D64L1I128L2256_1000000_40.txt\n",
      "x86_L1D64L1I128L21024_1000000_10.txt\n",
      "ARM_L1D64L1I32L21024_1000000_40.txt\n",
      "ARM_No_Cache_1000000_20.txt\n",
      "x86_L1D32L1I64L2512_1000000_20.txt\n",
      "x86_L1D32L1I128L2512_1000000_40.txt\n",
      "x86_L1D64L1I128L2256_1000000_20.txt\n",
      "ARM_L1D64L1I64L2512_1000000_20.txt\n",
      "x86_L1D32L1I64L21024_1000000_80.txt\n",
      "RISCV_L1D128L1I128L2512_1000000_5.txt\n",
      "RISCV_L1D64L1I64L21024_1000000_40.txt\n",
      "ARM_L1D32L1I32L2512_1000000_40.txt\n",
      "RISCV_L1D32L1I32L2256_1000000_80.txt\n",
      "x86_L1D64L1I32L2128_1000000_20.txt\n",
      "x86_L1D64L1I32L2128_1000000_80.txt\n",
      "RISCV_L1D128L1I32L2512_1000000_40.txt\n",
      "RISCV_No_Cache_1000000_20.txt\n",
      "RISCV_L1D32L1I128L2128_1000000_10.txt\n",
      "ARM_L1D64L1I128L21024_1000000_80.txt\n",
      "ARM_L1D128L1I32L2256_1000000_40.txt\n",
      "RISCV_L1D128L1I64L21024_1000000_5.txt\n",
      "ARM_L1D32L1I128L21024_1000000_5.txt\n",
      "x86_L1D32L1I128L21024_1000000_40.txt\n",
      "RISCV_L1D32L1I32L2256_1000000_20.txt\n",
      "ARM_L1D128L1I64L21024_1000000_80.txt\n",
      "ARM_L1D128L1I32L2256_1000000_5.txt\n",
      "RISCV_L1D128L1I32L2512_1000000_10.txt\n",
      "ARM_L1D32L1I64L2512_1000000_5.txt\n",
      "RISCV_L1D128L1I128L2128_1000000_20.txt\n",
      "x86_L1D64L1I128L2256_1000000_10.txt\n",
      "x86_L1D64L1I128L2512_1000000_80.txt\n",
      "x86_L1D64L1I64L2128_1000000_80.txt\n",
      "ARM_L1D64L1I32L2512_1000000_20.txt\n",
      "ARM_L1D64L1I32L21024_1000000_80.txt\n",
      "x86_L1D32L1I32L2256_1000000_20.txt\n",
      "ARM_L1D64L1I128L2128_1000000_20.txt\n",
      "x86_L1D32L1I32L21024_1000000_40.txt\n",
      "RISCV_L1D64L1I64L21024_1000000_20.txt\n",
      "x86_L1D32L1I128L2512_1000000_80.txt\n",
      "x86_L1D128L1I128L2128_1000000_20.txt\n",
      "x86_L1D64L1I64L2256_1000000_40.txt\n",
      "ARM_L1D64L1I64L21024_1000000_5.txt\n",
      "x86_L1D128L1I128L2128_1000000_40.txt\n",
      "x86_L1D64L1I64L21024_1000000_20.txt\n",
      "x86_L1D128L1I128L2128_1000000_10.txt\n",
      "x86_L1D32L1I64L2512_1000000_5.txt\n",
      "x86_L1D128L1I64L2256_1000000_10.txt\n",
      "RISCV_L1D32L1I32L2512_1000000_5.txt\n",
      "x86_L1D32L1I32L21024_1000000_10.txt\n",
      "x86_L1D64L1I128L2512_1000000_10.txt\n",
      "ARM_L1D128L1I128L21024_1000000_10.txt\n",
      "RISCV_L1D32L1I128L2512_1000000_20.txt\n",
      "ARM_L1D32L1I128L21024_1000000_10.txt\n",
      "RISCV_L1D32L1I64L2256_1000000_20.txt\n",
      "ARM_L1D64L1I32L21024_1000000_20.txt\n",
      "RISCV_L1D32L1I128L2256_1000000_40.txt\n",
      "x86_No_Cache_1000000_40.txt\n",
      "RISCV_L1D32L1I128L2256_1000000_10.txt\n",
      "ARM_L1D64L1I128L2256_1000000_10.txt\n",
      "ARM_L1D64L1I64L2256_1000000_40.txt\n",
      "ARM_L1D128L1I64L2128_1000000_40.txt\n",
      "ARM_L1D128L1I128L2128_1000000_40.txt\n",
      "x86_L1D32L1I128L21024_1000000_10.txt\n",
      "ARM_L1D32L1I32L2128_1000000_10.txt\n",
      "RISCV_L1D64L1I64L2128_1000000_40.txt\n",
      "RISCV_L1D64L1I32L2128_1000000_80.txt\n",
      "ARM_L1D64L1I128L2512_1000000_5.txt\n",
      "RISCV_L1D32L1I128L2256_1000000_80.txt\n",
      "x86_L1D64L1I32L2256_1000000_5.txt\n",
      "RISCV_L1D64L1I64L2128_1000000_5.txt\n",
      "ARM_L1D64L1I128L2128_1000000_5.txt\n",
      "RISCV_L1D32L1I128L21024_1000000_20.txt\n",
      "x86_L1D128L1I32L2256_1000000_5.txt\n",
      "RISCV_L1D32L1I128L2256_1000000_5.txt\n",
      "RISCV_L1D128L1I32L2256_1000000_10.txt\n",
      "RISCV_L1D64L1I64L2256_1000000_5.txt\n",
      "RISCV_L1D32L1I32L2256_1000000_40.txt\n",
      "x86_L1D64L1I32L21024_1000000_20.txt\n",
      "RISCV_L1D64L1I32L21024_1000000_5.txt\n",
      "RISCV_L1D128L1I32L2128_1000000_40.txt\n",
      "x86_L1D64L1I64L21024_1000000_40.txt\n",
      "x86_L1D128L1I64L2512_1000000_5.txt\n",
      "RISCV_L1D128L1I128L2512_1000000_20.txt\n",
      "ARM_L1D32L1I32L2512_1000000_80.txt\n",
      "ARM_L1D128L1I64L21024_1000000_40.txt\n",
      "ARM_L1D32L1I128L2512_1000000_80.txt\n",
      "x86_L1D32L1I64L2256_1000000_5.txt\n",
      "ARM_L1D32L1I32L21024_1000000_10.txt\n",
      "x86_L1D64L1I64L2256_1000000_5.txt\n",
      "ARM_L1D32L1I128L2128_1000000_10.txt\n",
      "RISCV_L1D64L1I32L21024_1000000_20.txt\n",
      "ARM_L1D64L1I64L2512_1000000_80.txt\n",
      "RISCV_L1D32L1I32L21024_1000000_10.txt\n",
      "x86_L1D32L1I64L2128_1000000_80.txt\n",
      "ARM_L1D64L1I32L2128_1000000_5.txt\n",
      "RISCV_L1D128L1I64L2256_1000000_5.txt\n",
      "RISCV_L1D32L1I64L21024_1000000_80.txt\n",
      "ARM_L1D128L1I128L2256_1000000_80.txt\n",
      "x86_L1D64L1I64L2512_1000000_5.txt\n",
      "RISCV_L1D128L1I64L2128_1000000_40.txt\n",
      "ARM_L1D32L1I32L2128_1000000_20.txt\n",
      "RISCV_L1D128L1I64L2512_1000000_10.txt\n",
      "ARM_L1D64L1I128L21024_1000000_5.txt\n",
      "RISCV_L1D32L1I128L21024_1000000_10.txt\n",
      "ARM_L1D64L1I64L2128_1000000_20.txt\n",
      "ARM_L1D128L1I64L2256_1000000_80.txt\n",
      "RISCV_L1D128L1I32L2128_1000000_80.txt\n",
      "x86_L1D128L1I64L2512_1000000_40.txt\n",
      "ARM_L1D32L1I64L21024_1000000_80.txt\n",
      "x86_L1D64L1I64L21024_1000000_5.txt\n",
      "x86_L1D128L1I32L2128_1000000_40.txt\n",
      "ARM_L1D32L1I64L2512_1000000_10.txt\n",
      "RISCV_L1D64L1I64L2256_1000000_10.txt\n",
      "RISCV_L1D64L1I32L2128_1000000_5.txt\n",
      "x86_L1D64L1I64L21024_1000000_80.txt\n",
      "x86_L1D64L1I32L21024_1000000_10.txt\n",
      "RISCV_L1D128L1I64L2128_1000000_10.txt\n",
      "RISCV_L1D32L1I64L21024_1000000_40.txt\n",
      "x86_L1D64L1I64L2128_1000000_20.txt\n",
      "ARM_L1D32L1I32L2256_1000000_5.txt\n",
      "x86_L1D128L1I32L21024_1000000_5.txt\n",
      "x86_L1D32L1I64L2256_1000000_80.txt\n",
      "ARM_L1D32L1I128L2256_1000000_80.txt\n",
      "x86_L1D32L1I128L21024_1000000_5.txt\n",
      "RISCV_L1D32L1I64L2256_1000000_10.txt\n",
      "ARM_L1D128L1I64L2256_1000000_20.txt\n",
      "RISCV_L1D128L1I128L21024_1000000_10.txt\n",
      "RISCV_L1D32L1I64L2256_1000000_80.txt\n",
      "ARM_L1D32L1I32L2256_1000000_10.txt\n",
      "ARM_L1D128L1I64L2128_1000000_20.txt\n",
      "RISCV_L1D32L1I32L21024_1000000_20.txt\n",
      "RISCV_L1D64L1I64L2512_1000000_5.txt\n",
      "ARM_L1D128L1I64L2512_1000000_40.txt\n",
      "ARM_L1D32L1I64L21024_1000000_40.txt\n",
      "RISCV_L1D64L1I64L2256_1000000_40.txt\n",
      "RISCV_L1D64L1I64L2512_1000000_80.txt\n",
      "ARM_L1D32L1I32L2256_1000000_40.txt\n",
      "RISCV_L1D64L1I128L21024_1000000_20.txt\n",
      "ARM_L1D32L1I128L2512_1000000_20.txt\n",
      "x86_L1D64L1I128L2256_1000000_40.txt\n",
      "x86_L1D32L1I128L2512_1000000_20.txt\n",
      "RISCV_L1D64L1I32L21024_1000000_40.txt\n",
      "RISCV_L1D64L1I128L2512_1000000_10.txt\n",
      "ARM_L1D64L1I128L2512_1000000_40.txt\n",
      "x86_L1D32L1I64L2128_1000000_5.txt\n",
      "ARM_L1D32L1I64L2128_1000000_5.txt\n",
      "ARM_No_Cache_1000000_40.txt\n",
      "RISCV_L1D32L1I32L2128_1000000_40.txt\n",
      "RISCV_L1D32L1I32L2512_1000000_40.txt\n",
      "x86_L1D128L1I64L2256_1000000_20.txt\n",
      "x86_L1D32L1I32L2256_1000000_5.txt\n",
      "ARM_L1D128L1I128L2512_1000000_40.txt\n",
      "x86_No_Cache_1000000_10.txt\n",
      "x86_L1D128L1I128L21024_1000000_10.txt\n",
      "RISCV_L1D32L1I32L2128_1000000_5.txt\n",
      "ARM_L1D32L1I32L2256_1000000_20.txt\n",
      "ARM_L1D32L1I128L2256_1000000_10.txt\n",
      "RISCV_L1D64L1I64L21024_1000000_80.txt\n",
      "RISCV_L1D64L1I128L2128_1000000_80.txt\n",
      "ARM_L1D32L1I32L2512_1000000_10.txt\n",
      "x86_L1D64L1I32L2512_1000000_5.txt\n",
      "x86_L1D32L1I128L2128_1000000_80.txt\n",
      "RISCV_L1D32L1I64L2256_1000000_5.txt\n",
      "x86_L1D32L1I128L2256_1000000_80.txt\n",
      "x86_L1D64L1I32L2256_1000000_20.txt\n",
      "x86_No_Cache_1000000_20.txt\n",
      "ARM_No_Cache_1000000_10.txt\n",
      "x86_L1D128L1I64L2512_1000000_20.txt\n",
      "ARM_L1D128L1I32L21024_1000000_80.txt\n",
      "x86_L1D128L1I128L21024_1000000_5.txt\n",
      "x86_L1D32L1I32L2512_1000000_10.txt\n",
      "x86_L1D64L1I32L2128_1000000_40.txt\n",
      "x86_L1D32L1I128L2128_1000000_10.txt\n",
      "ARM_L1D64L1I32L2512_1000000_10.txt\n"
     ]
    }
   ],
   "source": [
    "for filename in files[1:]:\n",
    "    print(filename)\n",
    "    config = get_config(filename)\n",
    "    results = get_results(filename)\n",
    "    merged[filename] = config | results\n",
    "    df = pd.concat([df, pd.DataFrame([merged[filename]])], ignore_index=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>arch</th>\n",
       "      <th>l1d</th>\n",
       "      <th>l1i</th>\n",
       "      <th>l2</th>\n",
       "      <th>num</th>\n",
       "      <th>dim</th>\n",
       "      <th>simSeconds</th>\n",
       "      <th>simTicks</th>\n",
       "      <th>simInsts</th>\n",
       "      <th>simOps</th>\n",
       "      <th>l1d-cache-0.demandHits::total</th>\n",
       "      <th>l1d-cache-0.demandMisses::total</th>\n",
       "      <th>l1i-cache-0.demandHits::total</th>\n",
       "      <th>l1i-cache-0.demandMisses::total</th>\n",
       "      <th>l2-cache-0.demandHits::total</th>\n",
       "      <th>l2-cache-0.demandMisses::total</th>\n",
       "      <th>core.cpi</th>\n",
       "      <th>core.ipc</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>ARM</td>\n",
       "      <td>128</td>\n",
       "      <td>64</td>\n",
       "      <td>1024</td>\n",
       "      <td>1000000</td>\n",
       "      <td>20</td>\n",
       "      <td>0.002198</td>\n",
       "      <td>2197972000</td>\n",
       "      <td>1479303</td>\n",
       "      <td>1689401</td>\n",
       "      <td>649878</td>\n",
       "      <td>586</td>\n",
       "      <td>1478796</td>\n",
       "      <td>531</td>\n",
       "      <td>819</td>\n",
       "      <td>962</td>\n",
       "      <td>1.485793</td>\n",
       "      <td>0.673041</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>ARM</td>\n",
       "      <td>32</td>\n",
       "      <td>64</td>\n",
       "      <td>1024</td>\n",
       "      <td>1000000</td>\n",
       "      <td>10</td>\n",
       "      <td>0.000619</td>\n",
       "      <td>619080000</td>\n",
       "      <td>404565</td>\n",
       "      <td>462988</td>\n",
       "      <td>154143</td>\n",
       "      <td>553</td>\n",
       "      <td>404066</td>\n",
       "      <td>521</td>\n",
       "      <td>794</td>\n",
       "      <td>864</td>\n",
       "      <td>1.530157</td>\n",
       "      <td>0.653528</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>ARM</td>\n",
       "      <td>128</td>\n",
       "      <td>32</td>\n",
       "      <td>256</td>\n",
       "      <td>1000000</td>\n",
       "      <td>80</td>\n",
       "      <td>0.058561</td>\n",
       "      <td>58560726000</td>\n",
       "      <td>39188736</td>\n",
       "      <td>42408450</td>\n",
       "      <td>19240209</td>\n",
       "      <td>989</td>\n",
       "      <td>39188253</td>\n",
       "      <td>545</td>\n",
       "      <td>1686</td>\n",
       "      <td>1216</td>\n",
       "      <td>1.494323</td>\n",
       "      <td>0.669199</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>ARM</td>\n",
       "      <td>32</td>\n",
       "      <td>64</td>\n",
       "      <td>1024</td>\n",
       "      <td>1000000</td>\n",
       "      <td>5</td>\n",
       "      <td>0.000282</td>\n",
       "      <td>281722000</td>\n",
       "      <td>172171</td>\n",
       "      <td>192213</td>\n",
       "      <td>50024</td>\n",
       "      <td>550</td>\n",
       "      <td>171671</td>\n",
       "      <td>521</td>\n",
       "      <td>750</td>\n",
       "      <td>859</td>\n",
       "      <td>1.636102</td>\n",
       "      <td>0.611209</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>ARM</td>\n",
       "      <td>32</td>\n",
       "      <td>64</td>\n",
       "      <td>256</td>\n",
       "      <td>1000000</td>\n",
       "      <td>40</td>\n",
       "      <td>0.010422</td>\n",
       "      <td>10421619000</td>\n",
       "      <td>7021893</td>\n",
       "      <td>7837955</td>\n",
       "      <td>3299807</td>\n",
       "      <td>988</td>\n",
       "      <td>7021385</td>\n",
       "      <td>540</td>\n",
       "      <td>1061</td>\n",
       "      <td>1236</td>\n",
       "      <td>1.484154</td>\n",
       "      <td>0.673784</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>550</th>\n",
       "      <td>x86</td>\n",
       "      <td>128</td>\n",
       "      <td>128</td>\n",
       "      <td>1024</td>\n",
       "      <td>1000000</td>\n",
       "      <td>5</td>\n",
       "      <td>0.000434</td>\n",
       "      <td>433545000</td>\n",
       "      <td>226849</td>\n",
       "      <td>414226</td>\n",
       "      <td>67185</td>\n",
       "      <td>272</td>\n",
       "      <td>298134</td>\n",
       "      <td>678</td>\n",
       "      <td>607</td>\n",
       "      <td>1004</td>\n",
       "      <td>1.910841</td>\n",
       "      <td>0.523330</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>551</th>\n",
       "      <td>x86</td>\n",
       "      <td>32</td>\n",
       "      <td>32</td>\n",
       "      <td>512</td>\n",
       "      <td>1000000</td>\n",
       "      <td>10</td>\n",
       "      <td>0.000879</td>\n",
       "      <td>878761000</td>\n",
       "      <td>490173</td>\n",
       "      <td>881503</td>\n",
       "      <td>171032</td>\n",
       "      <td>311</td>\n",
       "      <td>637413</td>\n",
       "      <td>680</td>\n",
       "      <td>664</td>\n",
       "      <td>1002</td>\n",
       "      <td>1.792559</td>\n",
       "      <td>0.557862</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>552</th>\n",
       "      <td>x86</td>\n",
       "      <td>64</td>\n",
       "      <td>32</td>\n",
       "      <td>128</td>\n",
       "      <td>1000000</td>\n",
       "      <td>40</td>\n",
       "      <td>0.013567</td>\n",
       "      <td>13566832000</td>\n",
       "      <td>7927896</td>\n",
       "      <td>12666523</td>\n",
       "      <td>3301021</td>\n",
       "      <td>583</td>\n",
       "      <td>10150738</td>\n",
       "      <td>689</td>\n",
       "      <td>626</td>\n",
       "      <td>1344</td>\n",
       "      <td>1.711246</td>\n",
       "      <td>0.584370</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>553</th>\n",
       "      <td>x86</td>\n",
       "      <td>32</td>\n",
       "      <td>128</td>\n",
       "      <td>128</td>\n",
       "      <td>1000000</td>\n",
       "      <td>10</td>\n",
       "      <td>0.000879</td>\n",
       "      <td>878725000</td>\n",
       "      <td>490173</td>\n",
       "      <td>881503</td>\n",
       "      <td>171032</td>\n",
       "      <td>311</td>\n",
       "      <td>637415</td>\n",
       "      <td>678</td>\n",
       "      <td>662</td>\n",
       "      <td>1002</td>\n",
       "      <td>1.792486</td>\n",
       "      <td>0.557884</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>554</th>\n",
       "      <td>ARM</td>\n",
       "      <td>64</td>\n",
       "      <td>32</td>\n",
       "      <td>512</td>\n",
       "      <td>1000000</td>\n",
       "      <td>10</td>\n",
       "      <td>0.000619</td>\n",
       "      <td>618710000</td>\n",
       "      <td>404565</td>\n",
       "      <td>462988</td>\n",
       "      <td>154179</td>\n",
       "      <td>517</td>\n",
       "      <td>404066</td>\n",
       "      <td>521</td>\n",
       "      <td>756</td>\n",
       "      <td>860</td>\n",
       "      <td>1.529242</td>\n",
       "      <td>0.653919</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>555 rows Ã— 18 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "    arch  l1d  l1i    l2      num dim simSeconds     simTicks  simInsts  \\\n",
       "0    ARM  128   64  1024  1000000  20   0.002198   2197972000   1479303   \n",
       "1    ARM   32   64  1024  1000000  10   0.000619    619080000    404565   \n",
       "2    ARM  128   32   256  1000000  80   0.058561  58560726000  39188736   \n",
       "3    ARM   32   64  1024  1000000   5   0.000282    281722000    172171   \n",
       "4    ARM   32   64   256  1000000  40   0.010422  10421619000   7021893   \n",
       "..   ...  ...  ...   ...      ...  ..        ...          ...       ...   \n",
       "550  x86  128  128  1024  1000000   5   0.000434    433545000    226849   \n",
       "551  x86   32   32   512  1000000  10   0.000879    878761000    490173   \n",
       "552  x86   64   32   128  1000000  40   0.013567  13566832000   7927896   \n",
       "553  x86   32  128   128  1000000  10   0.000879    878725000    490173   \n",
       "554  ARM   64   32   512  1000000  10   0.000619    618710000    404565   \n",
       "\n",
       "       simOps l1d-cache-0.demandHits::total l1d-cache-0.demandMisses::total  \\\n",
       "0     1689401                        649878                             586   \n",
       "1      462988                        154143                             553   \n",
       "2    42408450                      19240209                             989   \n",
       "3      192213                         50024                             550   \n",
       "4     7837955                       3299807                             988   \n",
       "..        ...                           ...                             ...   \n",
       "550    414226                         67185                             272   \n",
       "551    881503                        171032                             311   \n",
       "552  12666523                       3301021                             583   \n",
       "553    881503                        171032                             311   \n",
       "554    462988                        154179                             517   \n",
       "\n",
       "    l1i-cache-0.demandHits::total l1i-cache-0.demandMisses::total  \\\n",
       "0                         1478796                             531   \n",
       "1                          404066                             521   \n",
       "2                        39188253                             545   \n",
       "3                          171671                             521   \n",
       "4                         7021385                             540   \n",
       "..                            ...                             ...   \n",
       "550                        298134                             678   \n",
       "551                        637413                             680   \n",
       "552                      10150738                             689   \n",
       "553                        637415                             678   \n",
       "554                        404066                             521   \n",
       "\n",
       "    l2-cache-0.demandHits::total l2-cache-0.demandMisses::total  core.cpi  \\\n",
       "0                            819                            962  1.485793   \n",
       "1                            794                            864  1.530157   \n",
       "2                           1686                           1216  1.494323   \n",
       "3                            750                            859  1.636102   \n",
       "4                           1061                           1236  1.484154   \n",
       "..                           ...                            ...       ...   \n",
       "550                          607                           1004  1.910841   \n",
       "551                          664                           1002  1.792559   \n",
       "552                          626                           1344  1.711246   \n",
       "553                          662                           1002  1.792486   \n",
       "554                          756                            860  1.529242   \n",
       "\n",
       "     core.ipc  \n",
       "0    0.673041  \n",
       "1    0.653528  \n",
       "2    0.669199  \n",
       "3    0.611209  \n",
       "4    0.673784  \n",
       "..        ...  \n",
       "550  0.523330  \n",
       "551  0.557862  \n",
       "552  0.584370  \n",
       "553  0.557884  \n",
       "554  0.653919  \n",
       "\n",
       "[555 rows x 18 columns]"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "df.to_csv(\"results.csv\", index=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
