{"vcs1":{"timestamp_begin":1682284549.264181874, "rt":0.43, "ut":0.19, "st":0.11}}
{"vcselab":{"timestamp_begin":1682284549.775739979, "rt":0.44, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1682284550.272962621, "rt":0.25, "ut":0.08, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682284548.886613261}
{"VCS_COMP_START_TIME": 1682284548.886613261}
{"VCS_COMP_END_TIME": 1682284550.603922718}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338332}}
{"stitch_vcselab": {"peak_mem": 238980}}
