Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 14 02:03:12 2024
| Host         : eBirs_monsta running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.217        0.000                      0                  464        0.070        0.000                      0                  464        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.217        0.000                      0                  464        0.070        0.000                      0                  464        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/UART_TX1/out_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 3.793ns (49.335%)  route 3.895ns (50.665%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.599     5.120    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.992 r  PROGRAM_ROM1/rom_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.058    PROGRAM_ROM1/rom_reg_0_6_n_0
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.483 r  PROGRAM_ROM1/rom_reg_1_6/DOADO[0]
                         net (fo=1, routed)           1.873    10.356    UART1/UART_RX1/inout_byte_sig[4]
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.124    10.480 r  UART1/UART_RX1/rom_reg_0_6_i_1/O
                         net (fo=4, routed)           1.001    11.481    UART1/UART_RX1/byte_connector[4]
    SLICE_X10Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.605 r  UART1/UART_RX1/out_tx_i_5/O
                         net (fo=1, routed)           0.501    12.106    UART1/UART_TX1/out_tx_reg_0
    SLICE_X10Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.230 r  UART1/UART_TX1/out_tx_i_3/O
                         net (fo=1, routed)           0.454    12.685    UART1/UART_TX1/out_tx_i_3_n_0
    SLICE_X11Y68         LUT5 (Prop_lut5_I4_O)        0.124    12.809 r  UART1/UART_TX1/out_tx_i_1/O
                         net (fo=1, routed)           0.000    12.809    UART1/UART_TX1/out_tx_i_1_n_0
    SLICE_X11Y68         FDRE                                         r  UART1/UART_TX1/out_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_clk (IN)
                         net (fo=0)                   0.000    10.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.431    14.772    UART1/UART_TX1/in_clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  UART1/UART_TX1/out_tx_reg/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X11Y68         FDRE (Setup_fdre_C_D)        0.031    15.026    UART1/UART_TX1/out_tx_reg
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 PROGRAM_ROM1/rom_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 3.421ns (45.917%)  route 4.029ns (54.083%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.594     5.115    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.987 r  PROGRAM_ROM1/rom_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.052    PROGRAM_ROM1/rom_reg_0_3_n_0
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.477 r  PROGRAM_ROM1/rom_reg_1_3/DOADO[0]
                         net (fo=1, routed)           1.936    10.413    UART1/UART_RX1/inout_byte_sig[1]
    SLICE_X7Y65          LUT4 (Prop_lut4_I1_O)        0.124    10.537 r  UART1/UART_RX1/rom_reg_0_3_i_1/O
                         net (fo=6, routed)           2.028    12.565    PROGRAM_ROM1/byte_connector[3]
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_clk (IN)
                         net (fo=0)                   0.000    10.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.478    14.819    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_3/CLKARDCLK
                         clock pessimism              0.296    15.115    
                         clock uncertainty           -0.035    15.079    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.838    PROGRAM_ROM1/rom_reg_0_3
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/UART_TX1/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 3.695ns (51.715%)  route 3.450ns (48.285%))
  Logic Levels:           4  (LUT4=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.599     5.120    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.992 r  PROGRAM_ROM1/rom_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.058    PROGRAM_ROM1/rom_reg_0_6_n_0
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.483 f  PROGRAM_ROM1/rom_reg_1_6/DOADO[0]
                         net (fo=1, routed)           1.873    10.356    UART1/UART_RX1/inout_byte_sig[4]
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.124    10.480 f  UART1/UART_RX1/rom_reg_0_6_i_1/O
                         net (fo=4, routed)           0.714    11.194    UART1/UART_RX1/byte_connector[4]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.318 f  UART1/UART_RX1/FSM_onehot_current_state[4]_i_6/O
                         net (fo=3, routed)           0.464    11.782    UART1/UART_RX1/out_rx_data_end_flag_reg_0
    SLICE_X10Y66         LUT4 (Prop_lut4_I1_O)        0.150    11.932 r  UART1/UART_RX1/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.333    12.265    UART1/UART_TX1/D[0]
    SLICE_X10Y67         FDRE                                         r  UART1/UART_TX1/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_clk (IN)
                         net (fo=0)                   0.000    10.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.433    14.774    UART1/UART_TX1/in_clk_IBUF_BUFG
    SLICE_X10Y67         FDRE                                         r  UART1/UART_TX1/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X10Y67         FDRE (Setup_fdre_C_D)       -0.220    14.777    UART1/UART_TX1/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 3.793ns (51.687%)  route 3.545ns (48.313%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.599     5.120    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.992 r  PROGRAM_ROM1/rom_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.058    PROGRAM_ROM1/rom_reg_0_6_n_0
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.483 r  PROGRAM_ROM1/rom_reg_1_6/DOADO[0]
                         net (fo=1, routed)           1.873    10.356    UART1/UART_RX1/inout_byte_sig[4]
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.124    10.480 r  UART1/UART_RX1/rom_reg_0_6_i_1/O
                         net (fo=4, routed)           0.714    11.194    UART1/UART_RX1/byte_connector[4]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.318 r  UART1/UART_RX1/FSM_onehot_current_state[4]_i_6/O
                         net (fo=3, routed)           0.464    11.782    UART1/UART_RX1/out_rx_data_end_flag_reg_0
    SLICE_X10Y66         LUT3 (Prop_lut3_I2_O)        0.124    11.906 r  UART1/UART_RX1/FSM_sequential_current_uart_controller_state[0]_i_2/O
                         net (fo=2, routed)           0.429    12.335    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_reset_tx_reg
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124    12.459 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/FSM_sequential_current_uart_controller_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.459    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX_n_11
    SLICE_X10Y65         FDRE                                         r  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_clk (IN)
                         net (fo=0)                   0.000    10.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.435    14.776    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[0]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X10Y65         FDRE (Setup_fdre_C_D)        0.077    15.076    UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -12.459    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 PROGRAM_ROM1/rom_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 3.421ns (48.393%)  route 3.648ns (51.607%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.594     5.115    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.987 r  PROGRAM_ROM1/rom_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.052    PROGRAM_ROM1/rom_reg_0_3_n_0
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.477 r  PROGRAM_ROM1/rom_reg_1_3/DOADO[0]
                         net (fo=1, routed)           1.936    10.413    UART1/UART_RX1/inout_byte_sig[1]
    SLICE_X7Y65          LUT4 (Prop_lut4_I1_O)        0.124    10.537 r  UART1/UART_RX1/rom_reg_0_3_i_1/O
                         net (fo=6, routed)           1.647    12.184    PROGRAM_ROM1/byte_connector[3]
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_clk (IN)
                         net (fo=0)                   0.000    10.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.481    14.822    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_3/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.805    PROGRAM_ROM1/rom_reg_1_3
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/UART_CONTROLLER1/out_reset_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 3.793ns (52.488%)  route 3.433ns (47.512%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.599     5.120    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.992 r  PROGRAM_ROM1/rom_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.058    PROGRAM_ROM1/rom_reg_0_6_n_0
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.483 r  PROGRAM_ROM1/rom_reg_1_6/DOADO[0]
                         net (fo=1, routed)           1.873    10.356    UART1/UART_RX1/inout_byte_sig[4]
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.124    10.480 r  UART1/UART_RX1/rom_reg_0_6_i_1/O
                         net (fo=4, routed)           0.714    11.194    UART1/UART_RX1/byte_connector[4]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.318 r  UART1/UART_RX1/FSM_onehot_current_state[4]_i_6/O
                         net (fo=3, routed)           0.464    11.782    UART1/UART_RX1/out_rx_data_end_flag_reg_0
    SLICE_X10Y66         LUT3 (Prop_lut3_I2_O)        0.124    11.906 r  UART1/UART_RX1/FSM_sequential_current_uart_controller_state[0]_i_2/O
                         net (fo=2, routed)           0.317    12.223    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_reset_tx_reg
    SLICE_X10Y65         LUT6 (Prop_lut6_I1_O)        0.124    12.347 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_reset_tx_i_1/O
                         net (fo=1, routed)           0.000    12.347    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX_n_2
    SLICE_X10Y65         FDRE                                         r  UART1/UART_CONTROLLER1/out_reset_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_clk (IN)
                         net (fo=0)                   0.000    10.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.435    14.776    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  UART1/UART_CONTROLLER1/out_reset_tx_reg/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X10Y65         FDRE (Setup_fdre_C_D)        0.081    15.080    UART1/UART_CONTROLLER1/out_reset_tx_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 3.421ns (49.121%)  route 3.543ns (50.879%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.599     5.120    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.992 r  PROGRAM_ROM1/rom_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.058    PROGRAM_ROM1/rom_reg_0_6_n_0
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.483 r  PROGRAM_ROM1/rom_reg_1_6/DOADO[0]
                         net (fo=1, routed)           1.873    10.356    UART1/UART_RX1/inout_byte_sig[4]
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.124    10.480 r  UART1/UART_RX1/rom_reg_0_6_i_1/O
                         net (fo=4, routed)           1.605    12.085    PROGRAM_ROM1/byte_connector[6]
    RAMB36_X0Y19         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_clk (IN)
                         net (fo=0)                   0.000    10.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.483    14.824    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_6/CLKARDCLK
                         clock pessimism              0.272    15.096    
                         clock uncertainty           -0.035    15.061    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.820    PROGRAM_ROM1/rom_reg_1_6
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 3.421ns (52.389%)  route 3.109ns (47.611%))
  Logic Levels:           2  (LUT4=1 RAMB36E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.599     5.120    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.992 r  PROGRAM_ROM1/rom_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.058    PROGRAM_ROM1/rom_reg_0_6_n_0
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.483 r  PROGRAM_ROM1/rom_reg_1_6/DOADO[0]
                         net (fo=1, routed)           1.873    10.356    UART1/UART_RX1/inout_byte_sig[4]
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.124    10.480 r  UART1/UART_RX1/rom_reg_0_6_i_1/O
                         net (fo=4, routed)           1.171    11.650    PROGRAM_ROM1/byte_connector[6]
    RAMB36_X0Y18         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_clk (IN)
                         net (fo=0)                   0.000    10.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.482    14.823    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
                         clock pessimism              0.297    15.120    
                         clock uncertainty           -0.035    15.085    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.844    PROGRAM_ROM1/rom_reg_0_6
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/UART_TX1/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 3.669ns (54.375%)  route 3.079ns (45.625%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.599     5.120    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.992 r  PROGRAM_ROM1/rom_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.058    PROGRAM_ROM1/rom_reg_0_6_n_0
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.483 r  PROGRAM_ROM1/rom_reg_1_6/DOADO[0]
                         net (fo=1, routed)           1.873    10.356    UART1/UART_RX1/inout_byte_sig[4]
    SLICE_X7Y67          LUT4 (Prop_lut4_I1_O)        0.124    10.480 r  UART1/UART_RX1/rom_reg_0_6_i_1/O
                         net (fo=4, routed)           0.714    11.194    UART1/UART_RX1/byte_connector[4]
    SLICE_X10Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.318 r  UART1/UART_RX1/FSM_onehot_current_state[4]_i_6/O
                         net (fo=3, routed)           0.426    11.744    UART1/UART_TX1/FSM_onehot_current_state_reg[4]_0
    SLICE_X10Y67         LUT5 (Prop_lut5_I3_O)        0.124    11.868 r  UART1/UART_TX1/FSM_onehot_current_state[4]_i_2/O
                         net (fo=1, routed)           0.000    11.868    UART1/UART_TX1/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X10Y67         FDRE                                         r  UART1/UART_TX1/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_clk (IN)
                         net (fo=0)                   0.000    10.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.433    14.774    UART1/UART_TX1/in_clk_IBUF_BUFG
    SLICE_X10Y67         FDRE                                         r  UART1/UART_TX1/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X10Y67         FDRE (Setup_fdre_C_D)        0.077    15.074    UART1/UART_TX1/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 PROGRAM_ROM1/rom_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 3.421ns (54.050%)  route 2.908ns (45.950%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     5.133    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.005 r  PROGRAM_ROM1/rom_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.070    PROGRAM_ROM1/rom_reg_0_2_n_0
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.495 r  PROGRAM_ROM1/rom_reg_1_2/DOADO[0]
                         net (fo=1, routed)           1.393     9.888    UART1/UART_CONTROLLER1/inout_byte_sig[1]
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.124    10.012 r  UART1/UART_CONTROLLER1/rom_reg_0_2_i_1/O
                         net (fo=6, routed)           1.450    11.462    PROGRAM_ROM1/byte_connector[2]
    RAMB36_X0Y8          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_clk (IN)
                         net (fo=0)                   0.000    10.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.493    14.834    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_2/CLKARDCLK
                         clock pessimism              0.299    15.133    
                         clock uncertainty           -0.035    15.097    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.856    PROGRAM_ROM1/rom_reg_0_2
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  3.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 UART1/UART_CONTROLLER1/out_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_7/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.506%)  route 0.169ns (54.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.557     1.440    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  UART1/UART_CONTROLLER1/out_address_reg[12]/Q
                         net (fo=17, routed)          0.169     1.750    PROGRAM_ROM1/I27[12]
    RAMB36_X0Y13         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.867     1.995    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.680    PROGRAM_ROM1/rom_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UART1/UART_CONTROLLER1/out_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_7/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.360%)  route 0.170ns (54.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.557     1.440    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  UART1/UART_CONTROLLER1/out_address_reg[9]/Q
                         net (fo=17, routed)          0.170     1.751    PROGRAM_ROM1/I27[9]
    RAMB36_X0Y13         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.867     1.995    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.680    PROGRAM_ROM1/rom_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 UART1/UART_CONTROLLER1/out_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_7/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.511%)  route 0.169ns (54.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.559     1.442    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  UART1/UART_CONTROLLER1/out_address_reg[1]/Q
                         net (fo=17, routed)          0.169     1.752    PROGRAM_ROM1/I27[1]
    RAMB36_X0Y13         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.867     1.995    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.680    PROGRAM_ROM1/rom_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 UART1/UART_CONTROLLER1/out_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_7/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.506%)  route 0.169ns (54.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.559     1.442    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  UART1/UART_CONTROLLER1/out_address_reg[4]/Q
                         net (fo=17, routed)          0.169     1.752    PROGRAM_ROM1/I27[4]
    RAMB36_X0Y13         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.867     1.995    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.680    PROGRAM_ROM1/rom_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 UART1/UART_CONTROLLER1/out_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_7/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.632%)  route 0.224ns (61.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.559     1.442    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  UART1/UART_CONTROLLER1/out_address_reg[2]/Q
                         net (fo=17, routed)          0.224     1.807    PROGRAM_ROM1/I27[2]
    RAMB36_X0Y13         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.867     1.995    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.680    PROGRAM_ROM1/rom_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UART1/UART_CONTROLLER1/out_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_7/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.842%)  route 0.232ns (62.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.558     1.441    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  UART1/UART_CONTROLLER1/out_address_reg[7]/Q
                         net (fo=17, routed)          0.232     1.814    PROGRAM_ROM1/I27[7]
    RAMB36_X0Y13         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.867     1.995    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.680    PROGRAM_ROM1/rom_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 UART1/UART_CONTROLLER1/out_address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.977%)  route 0.240ns (63.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.556     1.439    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  UART1/UART_CONTROLLER1/out_address_reg[13]/Q
                         net (fo=17, routed)          0.240     1.821    PROGRAM_ROM1/I27[13]
    RAMB36_X0Y14         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     1.989    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_1/CLKARDCLK
                         clock pessimism             -0.498     1.491    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.674    PROGRAM_ROM1/rom_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART1/UART_CONTROLLER1/out_address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_7/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.657%)  route 0.254ns (64.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.556     1.439    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  UART1/UART_CONTROLLER1/out_address_reg[15]/Q
                         net (fo=25, routed)          0.254     1.835    PROGRAM_ROM1/I27[15]
    RAMB36_X0Y13         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.867     1.995    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/CLKARDCLK
                         clock pessimism             -0.498     1.497    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.677    PROGRAM_ROM1/rom_reg_1_7
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 UART1/UART_CONTROLLER1/out_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_7/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.907%)  route 0.275ns (66.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.557     1.440    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  UART1/UART_CONTROLLER1/out_address_reg[12]/Q
                         net (fo=17, routed)          0.275     1.856    PROGRAM_ROM1/I27[12]
    RAMB36_X0Y12         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_7/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     1.999    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_7/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.684    PROGRAM_ROM1/rom_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UART1/UART_CONTROLLER1/out_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_7/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.825%)  route 0.276ns (66.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.557     1.440    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  UART1/UART_CONTROLLER1/out_address_reg[9]/Q
                         net (fo=17, routed)          0.276     1.857    PROGRAM_ROM1/I27[9]
    RAMB36_X0Y12         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_7/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     1.999    PROGRAM_ROM1/in_clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_7/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.684    PROGRAM_ROM1/rom_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16  PROGRAM_ROM1/rom_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14  PROGRAM_ROM1/rom_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   PROGRAM_ROM1/rom_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   PROGRAM_ROM1/rom_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   PROGRAM_ROM1/rom_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  PROGRAM_ROM1/rom_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y18  PROGRAM_ROM1/rom_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  PROGRAM_ROM1/rom_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17  PROGRAM_ROM1/rom_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15  PROGRAM_ROM1/rom_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y65  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y65  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y64  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y64  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y65  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y65  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y64   UART1/UART_CONTROLLER1/current_number_of_tries_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y64   UART1/UART_CONTROLLER1/current_number_of_tries_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y64   UART1/UART_CONTROLLER1/current_number_of_tries_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y64   UART1/UART_CONTROLLER1/current_number_of_tries_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y65  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y65  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y64  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y64  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y65  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y65  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y64   UART1/UART_CONTROLLER1/current_number_of_tries_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y64   UART1/UART_CONTROLLER1/current_number_of_tries_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y64   UART1/UART_CONTROLLER1/current_number_of_tries_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y64   UART1/UART_CONTROLLER1/current_number_of_tries_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART1/UART_CONTROLLER1/out_end_op_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_end_of_op_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.779ns  (logic 4.023ns (51.710%)  route 3.757ns (48.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.552     5.073    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  UART1/UART_CONTROLLER1/out_end_op_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.518     5.591 r  UART1/UART_CONTROLLER1/out_end_op_reg/Q
                         net (fo=1, routed)           3.757     9.348    out_end_of_op_flag_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.852 r  out_end_of_op_flag_OBUF_inst/O
                         net (fo=0)                   0.000    12.852    out_end_of_op_flag
    U16                                                               r  out_end_of_op_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART1/UART_TX1/out_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.333ns  (logic 3.974ns (54.192%)  route 3.359ns (45.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.546     5.067    UART1/UART_TX1/in_clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  UART1/UART_TX1/out_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  UART1/UART_TX1/out_tx_reg/Q
                         net (fo=1, routed)           3.359     8.882    out_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    12.400 r  out_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.400    out_tx
    A18                                                               r  out_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART1/UART_CONTROLLER1/out_fatal_error_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_fatal_error
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.986ns (60.767%)  route 2.573ns (39.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.552     5.073    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  UART1/UART_CONTROLLER1/out_fatal_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART1/UART_CONTROLLER1/out_fatal_error_reg/Q
                         net (fo=1, routed)           2.573     8.102    out_fatal_error_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.632 r  out_fatal_error_OBUF_inst/O
                         net (fo=0)                   0.000    11.632    out_fatal_error
    E19                                                               r  out_fatal_error (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART1/UART_CONTROLLER1/out_fatal_error_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_fatal_error
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.372ns (64.398%)  route 0.758ns (35.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.560     1.443    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  UART1/UART_CONTROLLER1/out_fatal_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  UART1/UART_CONTROLLER1/out_fatal_error_reg/Q
                         net (fo=1, routed)           0.758     2.343    out_fatal_error_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.573 r  out_fatal_error_OBUF_inst/O
                         net (fo=0)                   0.000     3.573    out_fatal_error
    E19                                                               r  out_fatal_error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART1/UART_TX1/out_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.360ns (54.790%)  route 1.122ns (45.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.557     1.440    UART1/UART_TX1/in_clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  UART1/UART_TX1/out_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  UART1/UART_TX1/out_tx_reg/Q
                         net (fo=1, routed)           1.122     2.703    out_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.922 r  out_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.922    out_tx
    A18                                                               r  out_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART1/UART_CONTROLLER1/out_end_op_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_end_of_op_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.370ns (52.236%)  route 1.253ns (47.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.560     1.443    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  UART1/UART_CONTROLLER1/out_end_op_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  UART1/UART_CONTROLLER1/out_end_op_reg/Q
                         net (fo=1, routed)           1.253     2.860    out_end_of_op_flag_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.066 r  out_end_of_op_flag_OBUF_inst/O
                         net (fo=0)                   0.000     4.066    out_end_of_op_flag
    U16                                                               r  out_end_of_op_flag (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_chip_enable
                            (input port)
  Destination:            UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.025ns  (logic 1.850ns (26.336%)  route 5.175ns (73.664%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  in_chip_enable (IN)
                         net (fo=0)                   0.000     0.000    in_chip_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  in_chip_enable_IBUF_inst/O
                         net (fo=17, routed)          3.420     4.876    UART1/UART_CONTROLLER1/in_chip_enable_IBUF
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.124     5.000 r  UART1/UART_CONTROLLER1/out_fatal_error_i_4/O
                         net (fo=2, routed)           0.944     5.944    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_fatal_error_reg
    SLICE_X10Y64         LUT6 (Prop_lut6_I1_O)        0.124     6.068 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/FSM_sequential_current_uart_controller_state[2]_i_2/O
                         net (fo=3, routed)           0.812     6.879    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/current_uart_controller_state0
    SLICE_X10Y65         LUT4 (Prop_lut4_I2_O)        0.146     7.025 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/FSM_sequential_current_uart_controller_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.025    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX_n_9
    SLICE_X10Y65         FDRE                                         r  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.435     4.776    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[2]/C

Slack:                    inf
  Source:                 in_chip_enable
                            (input port)
  Destination:            UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.003ns  (logic 1.828ns (26.104%)  route 5.175ns (73.896%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  in_chip_enable (IN)
                         net (fo=0)                   0.000     0.000    in_chip_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  in_chip_enable_IBUF_inst/O
                         net (fo=17, routed)          3.420     4.876    UART1/UART_CONTROLLER1/in_chip_enable_IBUF
    SLICE_X9Y64          LUT2 (Prop_lut2_I0_O)        0.124     5.000 r  UART1/UART_CONTROLLER1/out_fatal_error_i_4/O
                         net (fo=2, routed)           0.944     5.944    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_fatal_error_reg
    SLICE_X10Y64         LUT6 (Prop_lut6_I1_O)        0.124     6.068 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/FSM_sequential_current_uart_controller_state[2]_i_2/O
                         net (fo=3, routed)           0.812     6.879    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/current_uart_controller_state0
    SLICE_X10Y65         LUT5 (Prop_lut5_I3_O)        0.124     7.003 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/FSM_sequential_current_uart_controller_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.003    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX_n_11
    SLICE_X10Y65         FDRE                                         r  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.435     4.776    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  UART1/UART_CONTROLLER1/FSM_sequential_current_uart_controller_state_reg[0]/C

Slack:                    inf
  Source:                 in_chip_enable
                            (input port)
  Destination:            UART1/UART_CONTROLLER1/out_address_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.856ns  (logic 1.828ns (26.665%)  route 5.028ns (73.335%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  in_chip_enable (IN)
                         net (fo=0)                   0.000     0.000    in_chip_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  in_chip_enable_IBUF_inst/O
                         net (fo=17, routed)          3.627     5.083    UART1/UART_CONTROLLER1/in_chip_enable_IBUF
    SLICE_X9Y65          LUT6 (Prop_lut6_I2_O)        0.124     5.207 r  UART1/UART_CONTROLLER1/out_address[15]_i_3/O
                         net (fo=2, routed)           0.275     5.482    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_PROM_out_en0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.606 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_2/O
                         net (fo=17, routed)          0.164     5.770    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.894 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_1/O
                         net (fo=15, routed)          0.963     6.856    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX_n_5
    SLICE_X9Y69          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.429     4.770    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[13]/C

Slack:                    inf
  Source:                 in_chip_enable
                            (input port)
  Destination:            UART1/UART_CONTROLLER1/out_address_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.856ns  (logic 1.828ns (26.665%)  route 5.028ns (73.335%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  in_chip_enable (IN)
                         net (fo=0)                   0.000     0.000    in_chip_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  in_chip_enable_IBUF_inst/O
                         net (fo=17, routed)          3.627     5.083    UART1/UART_CONTROLLER1/in_chip_enable_IBUF
    SLICE_X9Y65          LUT6 (Prop_lut6_I2_O)        0.124     5.207 r  UART1/UART_CONTROLLER1/out_address[15]_i_3/O
                         net (fo=2, routed)           0.275     5.482    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_PROM_out_en0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.606 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_2/O
                         net (fo=17, routed)          0.164     5.770    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.894 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_1/O
                         net (fo=15, routed)          0.963     6.856    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX_n_5
    SLICE_X9Y69          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.429     4.770    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[14]/C

Slack:                    inf
  Source:                 in_chip_enable
                            (input port)
  Destination:            UART1/UART_CONTROLLER1/out_address_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.856ns  (logic 1.828ns (26.665%)  route 5.028ns (73.335%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  in_chip_enable (IN)
                         net (fo=0)                   0.000     0.000    in_chip_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  in_chip_enable_IBUF_inst/O
                         net (fo=17, routed)          3.627     5.083    UART1/UART_CONTROLLER1/in_chip_enable_IBUF
    SLICE_X9Y65          LUT6 (Prop_lut6_I2_O)        0.124     5.207 r  UART1/UART_CONTROLLER1/out_address[15]_i_3/O
                         net (fo=2, routed)           0.275     5.482    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_PROM_out_en0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.606 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_2/O
                         net (fo=17, routed)          0.164     5.770    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.894 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_1/O
                         net (fo=15, routed)          0.963     6.856    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX_n_5
    SLICE_X9Y69          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.429     4.770    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[15]/C

Slack:                    inf
  Source:                 in_chip_enable
                            (input port)
  Destination:            UART1/UART_CONTROLLER1/out_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.714ns  (logic 1.828ns (27.228%)  route 4.886ns (72.772%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  in_chip_enable (IN)
                         net (fo=0)                   0.000     0.000    in_chip_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  in_chip_enable_IBUF_inst/O
                         net (fo=17, routed)          3.627     5.083    UART1/UART_CONTROLLER1/in_chip_enable_IBUF
    SLICE_X9Y65          LUT6 (Prop_lut6_I2_O)        0.124     5.207 r  UART1/UART_CONTROLLER1/out_address[15]_i_3/O
                         net (fo=2, routed)           0.275     5.482    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_PROM_out_en0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.606 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_2/O
                         net (fo=17, routed)          0.164     5.770    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.894 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_1/O
                         net (fo=15, routed)          0.821     6.714    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX_n_5
    SLICE_X9Y68          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.430     4.771    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[10]/C

Slack:                    inf
  Source:                 in_chip_enable
                            (input port)
  Destination:            UART1/UART_CONTROLLER1/out_address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.714ns  (logic 1.828ns (27.228%)  route 4.886ns (72.772%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  in_chip_enable (IN)
                         net (fo=0)                   0.000     0.000    in_chip_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  in_chip_enable_IBUF_inst/O
                         net (fo=17, routed)          3.627     5.083    UART1/UART_CONTROLLER1/in_chip_enable_IBUF
    SLICE_X9Y65          LUT6 (Prop_lut6_I2_O)        0.124     5.207 r  UART1/UART_CONTROLLER1/out_address[15]_i_3/O
                         net (fo=2, routed)           0.275     5.482    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_PROM_out_en0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.606 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_2/O
                         net (fo=17, routed)          0.164     5.770    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.894 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_1/O
                         net (fo=15, routed)          0.821     6.714    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX_n_5
    SLICE_X9Y68          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.430     4.771    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[11]/C

Slack:                    inf
  Source:                 in_chip_enable
                            (input port)
  Destination:            UART1/UART_CONTROLLER1/out_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.714ns  (logic 1.828ns (27.228%)  route 4.886ns (72.772%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  in_chip_enable (IN)
                         net (fo=0)                   0.000     0.000    in_chip_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  in_chip_enable_IBUF_inst/O
                         net (fo=17, routed)          3.627     5.083    UART1/UART_CONTROLLER1/in_chip_enable_IBUF
    SLICE_X9Y65          LUT6 (Prop_lut6_I2_O)        0.124     5.207 r  UART1/UART_CONTROLLER1/out_address[15]_i_3/O
                         net (fo=2, routed)           0.275     5.482    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_PROM_out_en0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.606 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_2/O
                         net (fo=17, routed)          0.164     5.770    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.894 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_1/O
                         net (fo=15, routed)          0.821     6.714    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX_n_5
    SLICE_X9Y68          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.430     4.771    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[12]/C

Slack:                    inf
  Source:                 in_chip_enable
                            (input port)
  Destination:            UART1/UART_CONTROLLER1/out_address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.714ns  (logic 1.828ns (27.228%)  route 4.886ns (72.772%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  in_chip_enable (IN)
                         net (fo=0)                   0.000     0.000    in_chip_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  in_chip_enable_IBUF_inst/O
                         net (fo=17, routed)          3.627     5.083    UART1/UART_CONTROLLER1/in_chip_enable_IBUF
    SLICE_X9Y65          LUT6 (Prop_lut6_I2_O)        0.124     5.207 r  UART1/UART_CONTROLLER1/out_address[15]_i_3/O
                         net (fo=2, routed)           0.275     5.482    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_PROM_out_en0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.606 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_2/O
                         net (fo=17, routed)          0.164     5.770    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.894 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_1/O
                         net (fo=15, routed)          0.821     6.714    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX_n_5
    SLICE_X9Y68          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.430     4.771    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[9]/C

Slack:                    inf
  Source:                 in_chip_enable
                            (input port)
  Destination:            UART1/UART_CONTROLLER1/out_address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.562ns  (logic 1.828ns (27.858%)  route 4.734ns (72.142%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  in_chip_enable (IN)
                         net (fo=0)                   0.000     0.000    in_chip_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  in_chip_enable_IBUF_inst/O
                         net (fo=17, routed)          3.627     5.083    UART1/UART_CONTROLLER1/in_chip_enable_IBUF
    SLICE_X9Y65          LUT6 (Prop_lut6_I2_O)        0.124     5.207 r  UART1/UART_CONTROLLER1/out_address[15]_i_3/O
                         net (fo=2, routed)           0.275     5.482    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_PROM_out_en0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.606 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_2/O
                         net (fo=17, routed)          0.164     5.770    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124     5.894 r  UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX/out_address[15]_i_1/O
                         net (fo=15, routed)          0.669     6.562    UART1/UART_CONTROLLER1/R_EDGE_DETECTOR_TX_n_5
    SLICE_X9Y67          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.432     4.773    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  UART1/UART_CONTROLLER1/out_address_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART1/UART_RX1/received_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.224ns (17.534%)  route 1.055ns (82.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=13, routed)          1.055     1.279    UART1/UART_RX1/in_rx_IBUF
    SLICE_X5Y66          FDRE                                         r  UART1/UART_RX1/received_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.855     1.982    UART1/UART_RX1/in_clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  UART1/UART_RX1/received_byte_reg[1]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART1/UART_RX1/received_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.224ns (17.455%)  route 1.061ns (82.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=13, routed)          1.061     1.285    UART1/UART_RX1/in_rx_IBUF
    SLICE_X4Y66          FDRE                                         r  UART1/UART_RX1/received_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.855     1.982    UART1/UART_RX1/in_clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  UART1/UART_RX1/received_byte_reg[2]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART1/UART_RX1/received_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.224ns (16.843%)  route 1.107ns (83.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=13, routed)          1.107     1.332    UART1/UART_RX1/in_rx_IBUF
    SLICE_X6Y65          FDRE                                         r  UART1/UART_RX1/received_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.855     1.983    UART1/UART_RX1/in_clk_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  UART1/UART_RX1/received_byte_reg[4]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART1/UART_RX1/received_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.224ns (16.838%)  route 1.108ns (83.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=13, routed)          1.108     1.332    UART1/UART_RX1/in_rx_IBUF
    SLICE_X5Y65          FDRE                                         r  UART1/UART_RX1/received_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.855     1.983    UART1/UART_RX1/in_clk_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  UART1/UART_RX1/received_byte_reg[3]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART1/UART_RX1/received_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.224ns (16.252%)  route 1.156ns (83.748%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=13, routed)          1.156     1.380    UART1/UART_RX1/in_rx_IBUF
    SLICE_X6Y66          FDRE                                         r  UART1/UART_RX1/received_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.855     1.982    UART1/UART_RX1/in_clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  UART1/UART_RX1/received_byte_reg[0]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART1/UART_RX1/received_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.224ns (15.572%)  route 1.216ns (84.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=13, routed)          1.216     1.440    UART1/UART_RX1/in_rx_IBUF
    SLICE_X7Y66          FDRE                                         r  UART1/UART_RX1/received_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.855     1.982    UART1/UART_RX1/in_clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  UART1/UART_RX1/received_byte_reg[5]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART1/UART_RX1/received_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.224ns (15.538%)  route 1.219ns (84.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=13, routed)          1.219     1.443    UART1/UART_RX1/in_rx_IBUF
    SLICE_X2Y66          FDRE                                         r  UART1/UART_RX1/received_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.984    UART1/UART_RX1/in_clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  UART1/UART_RX1/received_byte_reg[6]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART1/UART_RX1/received_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.224ns (14.889%)  route 1.282ns (85.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=13, routed)          1.282     1.506    UART1/UART_RX1/in_rx_IBUF
    SLICE_X6Y67          FDRE                                         r  UART1/UART_RX1/received_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.854     1.981    UART1/UART_RX1/in_clk_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  UART1/UART_RX1/received_byte_reg[7]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART1/UART_RX1/state_clock_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.314ns (20.753%)  route 1.200ns (79.247%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=13, routed)          1.065     1.290    UART1/UART_RX1/in_rx_IBUF
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.045     1.335 r  UART1/UART_RX1/state_clock_counter[0]_i_2/O
                         net (fo=1, routed)           0.135     1.469    UART1/UART_RX1/state_clock_counter[0]_i_2_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.045     1.514 r  UART1/UART_RX1/state_clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.514    UART1/UART_RX1/state_clock_counter[0]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  UART1/UART_RX1/state_clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.857     1.985    UART1/UART_RX1/in_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  UART1/UART_RX1/state_clock_counter_reg[0]/C

Slack:                    inf
  Source:                 in_chip_enable
                            (input port)
  Destination:            UART1/UART_CONTROLLER1/current_number_of_tries_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.269ns (16.699%)  route 1.343ns (83.301%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  in_chip_enable (IN)
                         net (fo=0)                   0.000     0.000    in_chip_enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_chip_enable_IBUF_inst/O
                         net (fo=17, routed)          1.343     1.567    UART1/UART_CONTROLLER1/in_chip_enable_IBUF
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.612 r  UART1/UART_CONTROLLER1/current_number_of_tries[0]_i_1/O
                         net (fo=1, routed)           0.000     1.612    UART1/UART_CONTROLLER1/current_number_of_tries[0]_i_1_n_0
    SLICE_X8Y64          FDRE                                         r  UART1/UART_CONTROLLER1/current_number_of_tries_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_clk (IN)
                         net (fo=0)                   0.000     0.000    in_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.828     1.956    UART1/UART_CONTROLLER1/in_clk_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  UART1/UART_CONTROLLER1/current_number_of_tries_reg[0]/C





