#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ADC_DelSig_V_Ext_CP_Clk */
#define ADC_DelSig_V_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_DelSig_V_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_DelSig_V_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_DelSig_V_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_V_Ext_CP_Clk__INDEX 0x01u
#define ADC_DelSig_V_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_V_Ext_CP_Clk__PM_ACT_MSK 0x02u
#define ADC_DelSig_V_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_V_Ext_CP_Clk__PM_STBY_MSK 0x02u

/* ADC_DelSig_V_theACLK */
#define ADC_DelSig_V_theACLK__CFG0 CYREG_CLKDIST_ACFG2_CFG0
#define ADC_DelSig_V_theACLK__CFG1 CYREG_CLKDIST_ACFG2_CFG1
#define ADC_DelSig_V_theACLK__CFG2 CYREG_CLKDIST_ACFG2_CFG2
#define ADC_DelSig_V_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_V_theACLK__CFG3 CYREG_CLKDIST_ACFG2_CFG3
#define ADC_DelSig_V_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_V_theACLK__INDEX 0x02u
#define ADC_DelSig_V_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_V_theACLK__PM_ACT_MSK 0x04u
#define ADC_DelSig_V_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_V_theACLK__PM_STBY_MSK 0x04u

/* PWM_UNFOLD_A_PWMUDB */
#define PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__MASK 0x01u
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__POS 0
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__MASK 0x02u
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__POS 1
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK 0x03u
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB15_A0
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB15_A1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB15_D0
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB15_D1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB15_F0
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB15_F1
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK 0x01u
#define PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS 0
#define PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK 0x04u
#define PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS 2
#define PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK 0x08u
#define PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS 3
#define PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK 0x20u
#define PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS 5
#define PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__MASK 0x2Du
#define PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG CYREG_B0_UDB10_ST

/* PWM_UNFOLD_B_PWMUDB */
#define PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__MASK 0x01u
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__POS 0
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__MASK 0x02u
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__POS 1
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK 0x03u
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB09_A0
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB09_A1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB09_D0
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB09_D1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB09_F0
#define PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB09_F1
#define PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK 0x01u
#define PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS 0
#define PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK 0x04u
#define PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS 2
#define PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK 0x08u
#define PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS 3
#define PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK 0x20u
#define PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS 5
#define PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__MASK 0x2Du
#define PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG CYREG_B1_UDB09_ST

/* LCD_Char_1_LCDPort */
#define LCD_Char_1_LCDPort__0__MASK 0x01u
#define LCD_Char_1_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_1_LCDPort__0__PORT 2u
#define LCD_Char_1_LCDPort__0__SHIFT 0
#define LCD_Char_1_LCDPort__1__MASK 0x02u
#define LCD_Char_1_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_1_LCDPort__1__PORT 2u
#define LCD_Char_1_LCDPort__1__SHIFT 1
#define LCD_Char_1_LCDPort__2__MASK 0x04u
#define LCD_Char_1_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_1_LCDPort__2__PORT 2u
#define LCD_Char_1_LCDPort__2__SHIFT 2
#define LCD_Char_1_LCDPort__3__MASK 0x08u
#define LCD_Char_1_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_1_LCDPort__3__PORT 2u
#define LCD_Char_1_LCDPort__3__SHIFT 3
#define LCD_Char_1_LCDPort__4__MASK 0x10u
#define LCD_Char_1_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_1_LCDPort__4__PORT 2u
#define LCD_Char_1_LCDPort__4__SHIFT 4
#define LCD_Char_1_LCDPort__5__MASK 0x20u
#define LCD_Char_1_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_1_LCDPort__5__PORT 2u
#define LCD_Char_1_LCDPort__5__SHIFT 5
#define LCD_Char_1_LCDPort__6__MASK 0x40u
#define LCD_Char_1_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_1_LCDPort__6__PORT 2u
#define LCD_Char_1_LCDPort__6__SHIFT 6
#define LCD_Char_1_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_1_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_1_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_1_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_1_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_1_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_1_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_1_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_1_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_1_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_1_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_1_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_1_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_1_LCDPort__MASK 0x7Fu
#define LCD_Char_1_LCDPort__PORT 2u
#define LCD_Char_1_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_1_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_1_LCDPort__SHIFT 0
#define LCD_Char_1_LCDPort__SLW CYREG_PRT2_SLW

/* ADC_DelSig_V_DSM2 */
#define ADC_DelSig_V_DSM2__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_V_DSM2__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_V_DSM2__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_V_DSM2__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_V_DSM2__CLK CYREG_DSM0_CLK
#define ADC_DelSig_V_DSM2__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_V_DSM2__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_V_DSM2__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_V_DSM2__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_V_DSM2__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_V_DSM2__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_V_DSM2__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_V_DSM2__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_V_DSM2__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_V_DSM2__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_V_DSM2__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_V_DSM2__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_V_DSM2__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_V_DSM2__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_V_DSM2__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_V_DSM2__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_V_DSM2__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_V_DSM2__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_V_DSM2__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_V_DSM2__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_V_DSM2__MISC CYREG_DSM0_MISC
#define ADC_DelSig_V_DSM2__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_V_DSM2__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_V_DSM2__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_V_DSM2__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_V_DSM2__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_V_DSM2__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_V_DSM2__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_V_DSM2__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_V_DSM2__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_V_DSM2__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_V_DSM2__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_V_DSM2__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_V_DSM2__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_V_DSM2__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_V_DSM2__TST1 CYREG_DSM0_TST1

/* ADC_SAR_2_ADC_SAR */
#define ADC_SAR_2_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_2_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_2_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_2_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_2_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_2_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_2_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_2_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_2_ADC_SAR__CSR7 CYREG_SAR1_CSR7
#define ADC_SAR_2_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_2_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_2_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_2_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_2_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_2_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_2_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_2_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_2_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_2_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_2_ADC_SAR__TRIM__TR0 CYREG_FLSHID_MFG_CFG_SAR1_TR0
#define ADC_SAR_2_ADC_SAR__TRIM__TR1 CYREG_FLSHID_MFG_CFG_SAR1_TR1
#define ADC_SAR_2_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_2_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_2_theACLK */
#define ADC_SAR_2_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_SAR_2_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_SAR_2_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_2_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_SAR_2_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_2_theACLK__INDEX 0x00u
#define ADC_SAR_2_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_2_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_2_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_2_theACLK__PM_STBY_MSK 0x01u

/* ADC_SAR_V_ADC_SAR */
#define ADC_SAR_V_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_V_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_V_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_V_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_V_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_V_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_V_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_V_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_V_ADC_SAR__CSR7 CYREG_SAR0_CSR7
#define ADC_SAR_V_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_V_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_V_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_V_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_V_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_V_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_V_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_V_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_V_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_V_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_V_ADC_SAR__TRIM__TR0 CYREG_FLSHID_MFG_CFG_SAR0_TR0
#define ADC_SAR_V_ADC_SAR__TRIM__TR1 CYREG_FLSHID_MFG_CFG_SAR0_TR1
#define ADC_SAR_V_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_V_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_V_theACLK */
#define ADC_SAR_V_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_SAR_V_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_SAR_V_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_SAR_V_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_V_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_SAR_V_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_V_theACLK__INDEX 0x01u
#define ADC_SAR_V_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_V_theACLK__PM_ACT_MSK 0x02u
#define ADC_SAR_V_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_V_theACLK__PM_STBY_MSK 0x02u

/* ADC_DelSig_V_DEC */
#define ADC_DelSig_V_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_V_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_V_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_V_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_V_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_V_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_V_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_V_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_V_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_V_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_V_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_V_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_V_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_V_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_V_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_V_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_V_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_V_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_V_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_V_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_V_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_V_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_V_DEC__TRIM__16H CYREG_FLSHID_CUST_TABLES_DEC_16H
#define ADC_DelSig_V_DEC__TRIM__16L CYREG_FLSHID_CUST_TABLES_DEC_16L
#define ADC_DelSig_V_DEC__TRIM__1H CYREG_FLSHID_CUST_TABLES_DEC_1H
#define ADC_DelSig_V_DEC__TRIM__1L CYREG_FLSHID_CUST_TABLES_DEC_1L
#define ADC_DelSig_V_DEC__TRIM__4H CYREG_FLSHID_CUST_TABLES_DEC_4H
#define ADC_DelSig_V_DEC__TRIM__4L CYREG_FLSHID_CUST_TABLES_DEC_4L
#define ADC_DelSig_V_DEC__TRIM__P25H CYREG_FLSHID_CUST_TABLES_DEC_P25H
#define ADC_DelSig_V_DEC__TRIM__P25L CYREG_FLSHID_CUST_TABLES_DEC_P25L

/* ADC_DelSig_V_IRQ */
#define ADC_DelSig_V_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_V_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_V_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_V_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_V_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_V_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_V_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_V_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_2_Bypass */
#define ADC_SAR_2_Bypass__0__MASK 0x04u
#define ADC_SAR_2_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_SAR_2_Bypass__0__PORT 0u
#define ADC_SAR_2_Bypass__0__SHIFT 2
#define ADC_SAR_2_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_2_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_2_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_2_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_2_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_2_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_2_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_2_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_2_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_2_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_2_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_2_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_2_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_2_Bypass__MASK 0x04u
#define ADC_SAR_2_Bypass__PORT 0u
#define ADC_SAR_2_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_2_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_2_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_2_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_2_Bypass__SHIFT 2
#define ADC_SAR_2_Bypass__SLW CYREG_PRT0_SLW

/* ADC_SAR_V_Bypass */
#define ADC_SAR_V_Bypass__0__MASK 0x10u
#define ADC_SAR_V_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_SAR_V_Bypass__0__PORT 0u
#define ADC_SAR_V_Bypass__0__SHIFT 4
#define ADC_SAR_V_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_V_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_V_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_V_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_V_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_V_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_V_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_V_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_V_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_V_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_V_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_V_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_V_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_V_Bypass__MASK 0x10u
#define ADC_SAR_V_Bypass__PORT 0u
#define ADC_SAR_V_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_V_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_V_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_V_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_V_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_V_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_V_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_V_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_V_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_V_Bypass__SHIFT 4
#define ADC_SAR_V_Bypass__SLW CYREG_PRT0_SLW

/* PWM_BUCK_PWMUDB */
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__MASK 0x01u
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__POS 0
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__MASK 0x02u
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__POS 1
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK 0x03u
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK 0x01u
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS 0
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK 0x04u
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS 2
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK 0x08u
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS 3
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK 0x20u
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS 5
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__MASK 0x2Du
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG CYREG_B0_UDB09_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x03u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x08u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x08u

/* ADC_SAR_2_IRQ */
#define ADC_SAR_2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_2_IRQ__INTC_MASK 0x01u
#define ADC_SAR_2_IRQ__INTC_NUMBER 0u
#define ADC_SAR_2_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_V_IRQ */
#define ADC_SAR_V_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_V_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_V_IRQ__INTC_MASK 0x02u
#define ADC_SAR_V_IRQ__INTC_NUMBER 1u
#define ADC_SAR_V_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_V_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_V_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_V_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_BUART */
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB10_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB10_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB10_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB10_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB10_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB10_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB11_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB11_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB11_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB11_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB11_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB11_F1

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* Pin_10 */
#define Pin_10__0__MASK 0x08u
#define Pin_10__0__PC CYREG_PRT3_PC3
#define Pin_10__0__PORT 3u
#define Pin_10__0__SHIFT 3
#define Pin_10__AG CYREG_PRT3_AG
#define Pin_10__AMUX CYREG_PRT3_AMUX
#define Pin_10__BIE CYREG_PRT3_BIE
#define Pin_10__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_10__BYP CYREG_PRT3_BYP
#define Pin_10__CTL CYREG_PRT3_CTL
#define Pin_10__DM0 CYREG_PRT3_DM0
#define Pin_10__DM1 CYREG_PRT3_DM1
#define Pin_10__DM2 CYREG_PRT3_DM2
#define Pin_10__DR CYREG_PRT3_DR
#define Pin_10__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_10__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_10__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_10__MASK 0x08u
#define Pin_10__PORT 3u
#define Pin_10__PRT CYREG_PRT3_PRT
#define Pin_10__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_10__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_10__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_10__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_10__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_10__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_10__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_10__PS CYREG_PRT3_PS
#define Pin_10__SHIFT 3
#define Pin_10__SLW CYREG_PRT3_SLW

/* Pin_1 */
#define Pin_1__0__MASK 0x40u
#define Pin_1__0__PC CYREG_PRT1_PC6
#define Pin_1__0__PORT 1u
#define Pin_1__0__SHIFT 6
#define Pin_1__AG CYREG_PRT1_AG
#define Pin_1__AMUX CYREG_PRT1_AMUX
#define Pin_1__BIE CYREG_PRT1_BIE
#define Pin_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_1__BYP CYREG_PRT1_BYP
#define Pin_1__CTL CYREG_PRT1_CTL
#define Pin_1__DM0 CYREG_PRT1_DM0
#define Pin_1__DM1 CYREG_PRT1_DM1
#define Pin_1__DM2 CYREG_PRT1_DM2
#define Pin_1__DR CYREG_PRT1_DR
#define Pin_1__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_1__MASK 0x40u
#define Pin_1__PORT 1u
#define Pin_1__PRT CYREG_PRT1_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_1__PS CYREG_PRT1_PS
#define Pin_1__SHIFT 6
#define Pin_1__SLW CYREG_PRT1_SLW

/* Pin_3 */
#define Pin_3__0__MASK 0x40u
#define Pin_3__0__PC CYREG_PRT0_PC6
#define Pin_3__0__PORT 0u
#define Pin_3__0__SHIFT 6
#define Pin_3__AG CYREG_PRT0_AG
#define Pin_3__AMUX CYREG_PRT0_AMUX
#define Pin_3__BIE CYREG_PRT0_BIE
#define Pin_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_3__BYP CYREG_PRT0_BYP
#define Pin_3__CTL CYREG_PRT0_CTL
#define Pin_3__DM0 CYREG_PRT0_DM0
#define Pin_3__DM1 CYREG_PRT0_DM1
#define Pin_3__DM2 CYREG_PRT0_DM2
#define Pin_3__DR CYREG_PRT0_DR
#define Pin_3__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_3__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_3__MASK 0x40u
#define Pin_3__PORT 0u
#define Pin_3__PRT CYREG_PRT0_PRT
#define Pin_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_3__PS CYREG_PRT0_PS
#define Pin_3__SHIFT 6
#define Pin_3__SLW CYREG_PRT0_SLW

/* Pin_4 */
#define Pin_4__0__MASK 0x01u
#define Pin_4__0__PC CYREG_PRT0_PC0
#define Pin_4__0__PORT 0u
#define Pin_4__0__SHIFT 0
#define Pin_4__AG CYREG_PRT0_AG
#define Pin_4__AMUX CYREG_PRT0_AMUX
#define Pin_4__BIE CYREG_PRT0_BIE
#define Pin_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_4__BYP CYREG_PRT0_BYP
#define Pin_4__CTL CYREG_PRT0_CTL
#define Pin_4__DM0 CYREG_PRT0_DM0
#define Pin_4__DM1 CYREG_PRT0_DM1
#define Pin_4__DM2 CYREG_PRT0_DM2
#define Pin_4__DR CYREG_PRT0_DR
#define Pin_4__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_4__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_4__MASK 0x01u
#define Pin_4__PORT 0u
#define Pin_4__PRT CYREG_PRT0_PRT
#define Pin_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_4__PS CYREG_PRT0_PS
#define Pin_4__SHIFT 0
#define Pin_4__SLW CYREG_PRT0_SLW

/* Pin_5 */
#define Pin_5__0__MASK 0x20u
#define Pin_5__0__PC CYREG_PRT0_PC5
#define Pin_5__0__PORT 0u
#define Pin_5__0__SHIFT 5
#define Pin_5__AG CYREG_PRT0_AG
#define Pin_5__AMUX CYREG_PRT0_AMUX
#define Pin_5__BIE CYREG_PRT0_BIE
#define Pin_5__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_5__BYP CYREG_PRT0_BYP
#define Pin_5__CTL CYREG_PRT0_CTL
#define Pin_5__DM0 CYREG_PRT0_DM0
#define Pin_5__DM1 CYREG_PRT0_DM1
#define Pin_5__DM2 CYREG_PRT0_DM2
#define Pin_5__DR CYREG_PRT0_DR
#define Pin_5__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_5__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_5__MASK 0x20u
#define Pin_5__PORT 0u
#define Pin_5__PRT CYREG_PRT0_PRT
#define Pin_5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_5__PS CYREG_PRT0_PS
#define Pin_5__SHIFT 5
#define Pin_5__SLW CYREG_PRT0_SLW

/* Pin_6 */
#define Pin_6__0__MASK 0x08u
#define Pin_6__0__PC CYREG_PRT0_PC3
#define Pin_6__0__PORT 0u
#define Pin_6__0__SHIFT 3
#define Pin_6__AG CYREG_PRT0_AG
#define Pin_6__AMUX CYREG_PRT0_AMUX
#define Pin_6__BIE CYREG_PRT0_BIE
#define Pin_6__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_6__BYP CYREG_PRT0_BYP
#define Pin_6__CTL CYREG_PRT0_CTL
#define Pin_6__DM0 CYREG_PRT0_DM0
#define Pin_6__DM1 CYREG_PRT0_DM1
#define Pin_6__DM2 CYREG_PRT0_DM2
#define Pin_6__DR CYREG_PRT0_DR
#define Pin_6__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_6__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_6__MASK 0x08u
#define Pin_6__PORT 0u
#define Pin_6__PRT CYREG_PRT0_PRT
#define Pin_6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_6__PS CYREG_PRT0_PS
#define Pin_6__SHIFT 3
#define Pin_6__SLW CYREG_PRT0_SLW

/* Pin_7 */
#define Pin_7__0__MASK 0x40u
#define Pin_7__0__PC CYREG_PRT4_PC6
#define Pin_7__0__PORT 4u
#define Pin_7__0__SHIFT 6
#define Pin_7__AG CYREG_PRT4_AG
#define Pin_7__AMUX CYREG_PRT4_AMUX
#define Pin_7__BIE CYREG_PRT4_BIE
#define Pin_7__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_7__BYP CYREG_PRT4_BYP
#define Pin_7__CTL CYREG_PRT4_CTL
#define Pin_7__DM0 CYREG_PRT4_DM0
#define Pin_7__DM1 CYREG_PRT4_DM1
#define Pin_7__DM2 CYREG_PRT4_DM2
#define Pin_7__DR CYREG_PRT4_DR
#define Pin_7__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_7__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_7__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_7__MASK 0x40u
#define Pin_7__PORT 4u
#define Pin_7__PRT CYREG_PRT4_PRT
#define Pin_7__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_7__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_7__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_7__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_7__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_7__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_7__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_7__PS CYREG_PRT4_PS
#define Pin_7__SHIFT 6
#define Pin_7__SLW CYREG_PRT4_SLW

/* Pin_8 */
#define Pin_8__0__MASK 0x80u
#define Pin_8__0__PC CYREG_PRT3_PC7
#define Pin_8__0__PORT 3u
#define Pin_8__0__SHIFT 7
#define Pin_8__AG CYREG_PRT3_AG
#define Pin_8__AMUX CYREG_PRT3_AMUX
#define Pin_8__BIE CYREG_PRT3_BIE
#define Pin_8__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_8__BYP CYREG_PRT3_BYP
#define Pin_8__CTL CYREG_PRT3_CTL
#define Pin_8__DM0 CYREG_PRT3_DM0
#define Pin_8__DM1 CYREG_PRT3_DM1
#define Pin_8__DM2 CYREG_PRT3_DM2
#define Pin_8__DR CYREG_PRT3_DR
#define Pin_8__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_8__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_8__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_8__MASK 0x80u
#define Pin_8__PORT 3u
#define Pin_8__PRT CYREG_PRT3_PRT
#define Pin_8__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_8__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_8__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_8__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_8__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_8__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_8__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_8__PS CYREG_PRT3_PS
#define Pin_8__SHIFT 7
#define Pin_8__SLW CYREG_PRT3_SLW

/* Pin_9 */
#define Pin_9__0__MASK 0x20u
#define Pin_9__0__PC CYREG_PRT6_PC5
#define Pin_9__0__PORT 6u
#define Pin_9__0__SHIFT 5
#define Pin_9__AG CYREG_PRT6_AG
#define Pin_9__AMUX CYREG_PRT6_AMUX
#define Pin_9__BIE CYREG_PRT6_BIE
#define Pin_9__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_9__BYP CYREG_PRT6_BYP
#define Pin_9__CTL CYREG_PRT6_CTL
#define Pin_9__DM0 CYREG_PRT6_DM0
#define Pin_9__DM1 CYREG_PRT6_DM1
#define Pin_9__DM2 CYREG_PRT6_DM2
#define Pin_9__DR CYREG_PRT6_DR
#define Pin_9__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_9__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_9__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_9__MASK 0x20u
#define Pin_9__PORT 6u
#define Pin_9__PRT CYREG_PRT6_PRT
#define Pin_9__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_9__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_9__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_9__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_9__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_9__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_9__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_9__PS CYREG_PRT6_PS
#define Pin_9__SHIFT 5
#define Pin_9__SLW CYREG_PRT6_SLW

/* Rx_1 */
#define Rx_1__0__MASK 0x01u
#define Rx_1__0__PC CYREG_PRT4_PC0
#define Rx_1__0__PORT 4u
#define Rx_1__0__SHIFT 0
#define Rx_1__AG CYREG_PRT4_AG
#define Rx_1__AMUX CYREG_PRT4_AMUX
#define Rx_1__BIE CYREG_PRT4_BIE
#define Rx_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rx_1__BYP CYREG_PRT4_BYP
#define Rx_1__CTL CYREG_PRT4_CTL
#define Rx_1__DM0 CYREG_PRT4_DM0
#define Rx_1__DM1 CYREG_PRT4_DM1
#define Rx_1__DM2 CYREG_PRT4_DM2
#define Rx_1__DR CYREG_PRT4_DR
#define Rx_1__INP_DIS CYREG_PRT4_INP_DIS
#define Rx_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT4_LCD_EN
#define Rx_1__MASK 0x01u
#define Rx_1__PORT 4u
#define Rx_1__PRT CYREG_PRT4_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rx_1__PS CYREG_PRT4_PS
#define Rx_1__SHIFT 0
#define Rx_1__SLW CYREG_PRT4_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x02u
#define Tx_1__0__PC CYREG_PRT0_PC1
#define Tx_1__0__PORT 0u
#define Tx_1__0__SHIFT 1
#define Tx_1__AG CYREG_PRT0_AG
#define Tx_1__AMUX CYREG_PRT0_AMUX
#define Tx_1__BIE CYREG_PRT0_BIE
#define Tx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tx_1__BYP CYREG_PRT0_BYP
#define Tx_1__CTL CYREG_PRT0_CTL
#define Tx_1__DM0 CYREG_PRT0_DM0
#define Tx_1__DM1 CYREG_PRT0_DM1
#define Tx_1__DM2 CYREG_PRT0_DM2
#define Tx_1__DR CYREG_PRT0_DR
#define Tx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Tx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Tx_1__MASK 0x02u
#define Tx_1__PORT 0u
#define Tx_1__PRT CYREG_PRT0_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tx_1__PS CYREG_PRT0_PS
#define Tx_1__SHIFT 1
#define Tx_1__SLW CYREG_PRT0_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PANTHER
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x0E13C069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PANTHER_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DATA_CACHE_ENABLED 0
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DBG_DBE
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
