{"Source Block": ["verilog-ethernet/rtl/axis_rate_limit.v@107:127@HdlStmProcess", "    output_axis_tvalid_int = input_axis_tvalid & input_axis_tready;\n    output_axis_tlast_int = input_axis_tlast;\n    output_axis_tuser_int = input_axis_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        acc_reg <= 0;\n        frame_reg <= 0;\n        input_axis_tready_reg <= 0;\n    end else begin\n        acc_reg <= acc_next;\n        frame_reg <= frame_next;\n        input_axis_tready_reg <= input_axis_tready_next;\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_demux_64_4.v@150:170", "    output_axis_tvalid_int = input_axis_tvalid & input_axis_tready;\n    output_axis_tlast_int = input_axis_tlast;\n    output_axis_tuser_int = input_axis_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_axis_tready_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_axis_tready_reg <= input_axis_tready_next;\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@142:162", "    output_axis_tvalid_int = input_axis_tvalid & input_axis_tready;\n    output_axis_tlast_int = input_axis_tlast;\n    output_axis_tuser_int = input_axis_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_axis_tready_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_axis_tready_reg <= input_axis_tready_next;\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@112:132", "    output_axis_tvalid_int = input_axis_tvalid & input_axis_tready;\n    output_axis_tlast_int = input_axis_tlast;\n    output_axis_tuser_int = input_axis_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        acc_reg <= 0;\n        frame_reg <= 0;\n        input_axis_tready_reg <= 0;\n    end else begin\n        acc_reg <= acc_next;\n        frame_reg <= frame_next;\n        input_axis_tready_reg <= input_axis_tready_next;\n    end\nend\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\n"]], "Diff Content": {"Delete": [[114, "        acc_reg <= 0;\n"], [115, "        frame_reg <= 0;\n"], [116, "        input_axis_tready_reg <= 0;\n"]], "Add": [[116, "        acc_reg <= 24'd0;\n"], [116, "        frame_reg <= 1'b0;\n"], [116, "        input_axis_tready_reg <= 1'b0;\n"]]}}