ncelab(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncelab(64)	15.20-s079: Started on Nov 15, 2022 at 21:54:48 PST
ncelab
    -ACCESS +rwc
    -NCFATAL INVSUP
    -NCFATAL CUNOTB
    -ERRORMAX 5
    -UPDATE
    -MESSAGES
    -TIMESCALE 1ns/10ps
    -LIBVERBOSE
    work.tb_cardinal_processor

	Elaborating the design hierarchy:
Resolving design unit 'imem' at 'tb_cardinal_processor.IM_node0'.
		Caching library 'work' ....... Done
	library: 'work' views: 'module' -> found
Resolved design unit 'imem' at 'tb_cardinal_processor.IM_node0' to 'work.imem:module'.
Resolving design unit 'dmem' at 'tb_cardinal_processor.DM_node0'.
	library: 'work' views: 'module' -> found
Resolved design unit 'dmem' at 'tb_cardinal_processor.DM_node0' to 'work.dmem:module'.
Resolving design unit 'cardinal_processor' at 'tb_cardinal_processor.cp'.
	library: 'work' views: 'module' -> found
Resolved design unit 'cardinal_processor' at 'tb_cardinal_processor.cp' to 'work.cardinal_processor:module'.
Resolving design unit 'Branch_Predictor' at 'tb_cardinal_processor.cp@cardinal_processor<module>.bp'.
	library: 'work' views: 'module' -> found
Resolved design unit 'Branch_Predictor' at 'tb_cardinal_processor.cp@cardinal_processor<module>.bp' to 'work.Branch_Predictor:module'.
Resolving design unit 'reg_file' at 'tb_cardinal_processor.cp@cardinal_processor<module>.rf'.
	library: 'work' views: 'module' -> found
Resolved design unit 'reg_file' at 'tb_cardinal_processor.cp@cardinal_processor<module>.rf' to 'work.reg_file:module'.
Resolving design unit 'ALU' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1'.
	library: 'work' views: 'module' -> found
Resolved design unit 'ALU' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1' to 'work.ALU:module'.
Resolving design unit 'DW01_addsub' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.as1'.
	library: 'work' views: 'module' -> found
Resolved design unit 'DW01_addsub' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.as1' to 'work.DW01_addsub:module'.
Resolved design unit 'DW01_addsub' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.as2' to 'work.DW01_addsub:module'.
Resolved design unit 'DW01_addsub' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.as3' to 'work.DW01_addsub:module'.
Resolved design unit 'DW01_addsub' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.as4' to 'work.DW01_addsub:module'.
Resolved design unit 'DW01_addsub' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.as5' to 'work.DW01_addsub:module'.
Resolved design unit 'DW01_addsub' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.as6' to 'work.DW01_addsub:module'.
Resolved design unit 'DW01_addsub' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.as7' to 'work.DW01_addsub:module'.
Resolved design unit 'DW01_addsub' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.as8' to 'work.DW01_addsub:module'.
Resolving design unit 'DW02_mult' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwm1'.
	library: 'work' views: 'module' -> found
Resolved design unit 'DW02_mult' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwm1' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwm2' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwm3' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwm4' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwm5' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwm6' to 'work.DW02_mult:module'.
Resolved design unit 'DW02_mult' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwm7' to 'work.DW02_mult:module'.
Resolving design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe1'.
	library: 'work' views: 'module' -> found
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe1' to 'work.DW_div_pipe:module'.
Resolving design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe1@DW_div_pipe<module>.U1'.
	library: 'work' views: 'module' -> found
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe1@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe2' to 'work.DW_div_pipe:module'.
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe2@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe3' to 'work.DW_div_pipe:module'.
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe3@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe4' to 'work.DW_div_pipe:module'.
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe4@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe5' to 'work.DW_div_pipe:module'.
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe5@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe6' to 'work.DW_div_pipe:module'.
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe6@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe7' to 'work.DW_div_pipe:module'.
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe7@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe8' to 'work.DW_div_pipe:module'.
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe8@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe9' to 'work.DW_div_pipe:module'.
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe9@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe10' to 'work.DW_div_pipe:module'.
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe10@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe11' to 'work.DW_div_pipe:module'.
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe11@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe12' to 'work.DW_div_pipe:module'.
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe12@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe13' to 'work.DW_div_pipe:module'.
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe13@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe14' to 'work.DW_div_pipe:module'.
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe14@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolved design unit 'DW_div_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe15' to 'work.DW_div_pipe:module'.
Resolved design unit 'DW_div' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwpipe15@DW_div_pipe<module>.U1' to 'work.DW_div:module'.
Resolving design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi1'.
	library: 'work' views: 'module' -> found
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi1' to 'work.DW_sqrt_pipe:module'.
Resolving design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi1@DW_sqrt_pipe<module>.U1'.
	library: 'work' views: 'module' -> found
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi1@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi2' to 'work.DW_sqrt_pipe:module'.
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi2@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi3' to 'work.DW_sqrt_pipe:module'.
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi3@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi4' to 'work.DW_sqrt_pipe:module'.
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi4@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi5' to 'work.DW_sqrt_pipe:module'.
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi5@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi6' to 'work.DW_sqrt_pipe:module'.
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi6@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi7' to 'work.DW_sqrt_pipe:module'.
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi7@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi8' to 'work.DW_sqrt_pipe:module'.
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi8@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi9' to 'work.DW_sqrt_pipe:module'.
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi9@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi10' to 'work.DW_sqrt_pipe:module'.
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi10@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi11' to 'work.DW_sqrt_pipe:module'.
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi11@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi12' to 'work.DW_sqrt_pipe:module'.
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi12@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi13' to 'work.DW_sqrt_pipe:module'.
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi13@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi14' to 'work.DW_sqrt_pipe:module'.
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi14@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
Resolved design unit 'DW_sqrt_pipe' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi15' to 'work.DW_sqrt_pipe:module'.
Resolved design unit 'DW_sqrt' at 'tb_cardinal_processor.cp@cardinal_processor<module>.alu1@ALU<module>.dwsqpi15@DW_sqrt_pipe<module>.U1' to 'work.DW_sqrt:module'.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		work.ALU:module <0x28ea242c>
			streams:  79, words: 136702
		work.Branch_Predictor:module <0x05f1d079>
			streams:   6, words:  5367
		work.DW01_addsub:module <0x54c72eb4>
			streams:   3, words:  1939
		work.DW02_mult:module <0x1570f299>
			streams:   6, words:  2588
		work.DW02_mult:module <0x6ff8ca9f>
			streams:   6, words:  2981
		work.DW02_mult:module <0x75d818a4>
			streams:   6, words:  2594
		work.DW_div:module <0x1ea7d5f6>
			streams:   8, words: 13649
		work.DW_div:module <0x3d134a93>
			streams:   8, words: 13873
		work.DW_div:module <0x41718601>
			streams:   8, words: 13569
		work.DW_div:module <0x59ceeb3c>
			streams:   8, words: 19724
		work.DW_div_pipe:module <0x2bebe832>
			streams:  13, words:  9235
		work.DW_div_pipe:module <0x4dfe938a>
			streams:  13, words:  8751
		work.DW_div_pipe:module <0x6907e57c>
			streams:  13, words:  8805
		work.DW_div_pipe:module <0x6b43d229>
			streams:  13, words: 10595
		work.DW_sqrt:module <0x0a537607>
			streams:   4, words:  3335
		work.DW_sqrt:module <0x309f2f44>
			streams:   4, words:  3930
		work.DW_sqrt:module <0x3a8dd986>
			streams:   4, words:  3186
		work.DW_sqrt:module <0x3ebcbdf4>
			streams:   4, words:  3130
		work.DW_sqrt_pipe:module <0x14a212c8>
			streams:   8, words:  6014
		work.DW_sqrt_pipe:module <0x21286df3>
			streams:   8, words:  6028
		work.DW_sqrt_pipe:module <0x3567f5b7>
			streams:   8, words:  6184
		work.DW_sqrt_pipe:module <0x6f95bb53>
			streams:   8, words:  6569
		work.cardinal_processor:module <0x53852f42>
			streams:  49, words: 33008
		work.dmem:module <0x65dad686>
			streams:   5, words:  2190
		work.imem:module <0x43b3f676>
			streams:   1, words:   191
		work.reg_file:module <0x36432b66>
			streams:  10, words: 30711
		work.tb_cardinal_processor:module <0x14c8ce94>
			streams:   9, words:  7777
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 82      13
		Registers:             1155     186
		Scalar wires:           108       -
		Expanded wires:          64       8
		Vectored wires:         233       -
		Always blocks:           92      32
		Initial blocks:          77       8
		Cont. assignments:       84      32
		Pseudo assignments:     135     102
		Simulation timescale:  10ps
	Writing initial simulation snapshot: work.tb_cardinal_processor:module
TOOL:	ncelab(64)	15.20-s079: Exiting on Nov 15, 2022 at 21:54:48 PST  (total: 00:00:00)
