{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479980027641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479980027644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 09:33:47 2016 " "Processing started: Thu Nov 24 09:33:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479980027644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980027644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX7_top -c EX7_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX7_top -c EX7_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980027644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479980028182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479980028183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_to_7seg " "Found entity 1: dec_to_7seg" {  } { { "dec_to_7seg.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/dec_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479980037010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980037010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr7 " "Found entity 1: lfsr7" {  } { { "LFSR.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/LFSR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479980037014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980037014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex7_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex7_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX7_top " "Found entity 1: EX7_top" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479980037027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980037027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980037031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980037032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980037032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980037032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980037032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980037032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980037032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980037032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980037032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980037032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980037033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479980037033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file b_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b_to_bcd " "Found entity 1: b_to_bcd" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/b_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479980037033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980037033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "add3_ge5.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/add3_ge5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479980037038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980037038 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "HEX3 EX7_top.v(5) " "Verilog HDL Module Declaration error at EX7_top.v(5): top module port \"HEX3\" is not found in the port list" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 5 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1479980037039 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX7_top.v(8) " "Verilog HDL Instantiation warning at EX7_top.v(8): instance has no name" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1479980037039 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX7_top.v(10) " "Verilog HDL Instantiation warning at EX7_top.v(10): instance has no name" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1479980037039 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX7_top.v(12) " "Verilog HDL Instantiation warning at EX7_top.v(12): instance has no name" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1479980037039 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX7_top.v(13) " "Verilog HDL Instantiation warning at EX7_top.v(13): instance has no name" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1479980037039 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX7_top.v(14) " "Verilog HDL Instantiation warning at EX7_top.v(14): instance has no name" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1479980037040 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EX7_top.v(15) " "Verilog HDL Instantiation warning at EX7_top.v(15): instance has no name" {  } { { "EX7_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1479980037040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.map.smsg " "Generated suppressed messages file //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_2/EX7/EX7_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980037063 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "835 " "Peak virtual memory: 835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479980037166 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 24 09:33:57 2016 " "Processing ended: Thu Nov 24 09:33:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479980037166 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479980037166 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479980037166 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980037166 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479980037997 ""}
