/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 528 176)
	(text "regfile" (rect 5 0 54 12)(font "Arial" ))
	(text "inst" (rect 8 144 36 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "i_Clk" (rect 0 0 35 12)(font "Arial" ))
		(text "i_Clk" (rect 21 27 56 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "i_Rst_n" (rect 0 0 49 12)(font "Arial" ))
		(text "i_Rst_n" (rect 21 43 70 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "i_Read_Addr[8*REG_ADDR_WIDTH-1..0]" (rect 0 0 240 12)(font "Arial" ))
		(text "i_Read_Addr[8*REG_ADDR_WIDTH-1..0]" (rect 21 59 261 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "i_Write_Enable[3..0]" (rect 0 0 141 12)(font "Arial" ))
		(text "i_Write_Enable[3..0]" (rect 21 75 162 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "i_Write_Addr[4*REG_ADDR_WIDTH-1..0]" (rect 0 0 247 12)(font "Arial" ))
		(text "i_Write_Addr[4*REG_ADDR_WIDTH-1..0]" (rect 21 91 268 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "i_Write_Data[DATA_WIDTH-1..0]" (rect 0 0 205 12)(font "Arial" ))
		(text "i_Write_Data[DATA_WIDTH-1..0]" (rect 21 107 226 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 512 32)
		(output)
		(text "o_Read_Data[8*DATA_WIDTH-1..0]" (rect 0 0 212 12)(font "Arial" ))
		(text "o_Read_Data[8*DATA_WIDTH-1..0]" (rect 279 27 491 39)(font "Arial" ))
		(line (pt 512 32)(pt 496 32)(line_width 3))
	)
	(parameter
		"DATA_WIDTH"
		"32"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"REG_ADDR_WIDTH"
		"7"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 496 144)(line_width 1))
	)
	(annotation_block (parameter)(rect 528 -64 628 16))
)
