// Seed: 1085440394
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
  assign id_6 = id_8;
  id_15(
      .id_0(id_5), .id_1(1), .id_2(id_1), .id_3(id_11)
  );
  initial begin
  end
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  wor   id_4,
    input  uwire id_5
    , id_20,
    output tri0  id_6,
    input  tri   id_7,
    input  wand  id_8,
    output wire  id_9
    , id_21,
    output tri1  id_10,
    output tri0  id_11,
    output wire  id_12,
    input  tri   id_13,
    output wor   id_14,
    output tri0  id_15,
    output tri   id_16,
    output wor   id_17,
    inout  tri1  id_18
    , id_22
);
  assign id_21 = id_20;
  wire id_23;
  wire id_24;
  module_0(
      id_20, id_20, id_20, id_20, id_23, id_24, id_21, id_24, id_23, id_21, id_23, id_22, id_23
  );
  assign id_9 = 1;
endmodule
