-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgRB_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    imgRB_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_empty_n : IN STD_LOGIC;
    imgRB_read : OUT STD_LOGIC;
    imgRgb_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    imgRgb_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRgb_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRgb_full_n : IN STD_LOGIC;
    imgRgb_write : OUT STD_LOGIC;
    p_0_0_01183_217521782_lcssa1818_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_01184_217501780_lcssa1816_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_01185_217481778_lcssa1814_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_011511775_lcssa1812_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_011501773_lcssa1810_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_011491771_lcssa1808_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0116117581770_lcssa1806_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0116217561768_lcssa1804_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0116317541766_lcssa1802_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_011571682_lcssa1724_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_011561679_lcssa1722_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_011551676_lcssa1720_i : IN STD_LOGIC_VECTOR (7 downto 0);
    loopWidth_i : IN STD_LOGIC_VECTOR (11 downto 0);
    empty_52 : IN STD_LOGIC_VECTOR (0 downto 0);
    xor_i : IN STD_LOGIC_VECTOR (14 downto 0);
    cmp203_i : IN STD_LOGIC_VECTOR (0 downto 0);
    empty : IN STD_LOGIC_VECTOR (11 downto 0);
    cmp59_i : IN STD_LOGIC_VECTOR (0 downto 0);
    p_0_0_01183_217521781_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_01183_217521781_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_01184_217501779_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_01184_217501779_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_01185_217481777_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_01185_217481777_i_out_ap_vld : OUT STD_LOGIC;
    right_2_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    right_2_i_out_ap_vld : OUT STD_LOGIC;
    right_1_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    right_1_i_out_ap_vld : OUT STD_LOGIC;
    right_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    right_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0116117581769_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0116117581769_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0116217561767_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0116217561767_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0116317541765_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0116317541765_i_out_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_011571684_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_011571684_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_011561681_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_011561681_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_011551678_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_011551678_i_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln881_reg_1925 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_1929 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_read_reg_1914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op83_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal and_ln1052_reg_1968 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_reg_1968_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln881_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal imgRB_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgRgb_blk_n : STD_LOGIC;
    signal pix_8_reg_398 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_8_reg_398_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal pix_8_reg_398_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_7_reg_408 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_7_reg_408_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_7_reg_408_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_reg_418 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_reg_418_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_reg_418_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln881_reg_1925_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln881_reg_1925_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln881_reg_1925_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_1929_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_addr_reg_1933 : STD_LOGIC_VECTOR (11 downto 0);
    signal lineBuffer_2_addr_reg_1939 : STD_LOGIC_VECTOR (11 downto 0);
    signal lineBuffer_2_addr_reg_1939_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal cmp161_i_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_reg_1945 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_reg_1945_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1014_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1014_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1014_reg_1961_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1014_reg_1961_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1014_reg_1961_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1014_reg_1961_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_reg_1968_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_reg_1968_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1052_reg_1968_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln902_fu_650_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln902_reg_1972 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i1_reg_1981 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_i2_reg_1990 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln913_fu_674_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0116317541765_i_load_reg_2014 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0116217561767_i_load_reg_2020 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0116117581769_i_load_reg_2026 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal right_3_reg_2032 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_3_reg_2032_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal right_4_reg_2037 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_4_reg_2037_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal right_5_reg_2042 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_5_reg_2042_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_01185_217481777_i_load_reg_2047 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_01184_217501779_i_load_reg_2053 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_01183_217521781_i_load_reg_2059 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_011551678_i_load_reg_2065 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_011561681_i_load_reg_2071 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_011571684_i_load_reg_2077 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln957_3_fu_782_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln957_4_fu_788_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln957_5_fu_794_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln957_6_fu_800_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln957_7_fu_807_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln957_8_fu_814_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln957_9_fu_821_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln957_10_fu_828_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln957_11_fu_835_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1027_fu_1105_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1027_reg_2128 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln61_7_fu_1111_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln61_7_reg_2133 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln61_7_fu_1115_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln61_7_reg_2138 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1028_fu_1129_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1028_reg_2143 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln61_8_fu_1135_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln61_8_reg_2148 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln61_8_fu_1139_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln61_8_reg_2153 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1030_fu_1153_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1030_reg_2158 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1030_2_fu_1167_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1030_2_reg_2163 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1033_fu_1193_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1033_reg_2168 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1034_fu_1219_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1034_reg_2175 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1039_fu_1245_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1039_reg_2182 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1039_2_i_reg_2188 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1040_fu_1287_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1040_reg_2193 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1040_2_i_reg_2199 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_2_fu_1595_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_2_reg_2204 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_2_fu_1613_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_2_reg_2209 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_22_reg_2215 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_2221 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_25_reg_2226 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal lineBuffer_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal lineBuffer_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal lineBuffer_2_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal lineBuffer_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal lineBuffer_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal lineBuffer_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_01183_21752_ph_i_reg_371 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_01183_21752_ph_i_reg_371 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_01184_21750_ph_i_reg_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_01184_21750_ph_i_reg_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_01185_21748_ph_i_reg_389 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_01185_21748_ph_i_reg_389 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pix_8_phi_fu_401_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln957_2_fu_775_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_8_reg_398 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pix_7_phi_fu_411_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln957_1_fu_768_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_7_reg_408 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pix_phi_fu_421_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln957_fu_761_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_reg_418 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_down_2_reg_428 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_down_2_reg_428 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_down_2_reg_428 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_down_2_reg_428 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_down_1_reg_437 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_down_1_reg_437 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_down_1_reg_437 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_down_1_reg_437 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_down_reg_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_down_reg_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_down_reg_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_down_reg_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_left_2_reg_455 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_left_2_reg_455 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_left_2_reg_455 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_left_2_reg_455 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_left_1_reg_464 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_left_1_reg_464 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_left_1_reg_464 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_left_1_reg_464 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_left_reg_473 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_left_reg_473 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_left_reg_473 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_left_reg_473 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_up_2_reg_482 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_up_2_reg_482 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_up_2_reg_482 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_up_2_reg_482 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_up_1_reg_491 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_up_1_reg_491 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_up_1_reg_491 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_up_1_reg_491 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_up_reg_500 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_up_reg_500 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_up_reg_500 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_up_reg_500 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln881_fu_593_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal x_fu_156 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal x_8_fu_583_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR (11 downto 0);
    signal p_0_0_0116317541765_i_fu_160 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal trunc_ln902_1_fu_737_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0116217561767_i_fu_164 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal tmp_3_i3_fu_741_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0116117581769_i_fu_168 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal tmp_4_i4_fu_751_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_fu_172 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal right_1_fu_176 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal right_2_fu_180 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_01185_217481777_i_fu_184 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_01184_217501779_i_fu_188 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_01183_217521781_i_fu_192 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_0_0_011551678_i_fu_196 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_1_0_0_011561681_i_fu_200 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_2_0_0_011571684_i_fu_204 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal imgRB_read_local : STD_LOGIC;
    signal or_ln1054_3_i_fu_1749_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal imgRgb_write_local : STD_LOGIC;
    signal lineBuffer_ce1_local : STD_LOGIC;
    signal lineBuffer_we0_local : STD_LOGIC;
    signal lineBuffer_ce0_local : STD_LOGIC;
    signal lineBuffer_2_ce1_local : STD_LOGIC;
    signal lineBuffer_2_we0_local : STD_LOGIC;
    signal LineBufVal_4_fu_860_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal lineBuffer_2_ce0_local : STD_LOGIC;
    signal trunc_ln881_fu_589_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1014_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1014_1_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1014_fu_623_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1052_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal PixBufVal_4_fu_842_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixBufVal_3_fu_848_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixBufVal_fu_854_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1023_fu_937_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1023_1_fu_941_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1023_fu_945_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln61_fu_951_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_961_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_fu_955_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1024_fu_977_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1024_1_fu_981_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1024_fu_985_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln61_4_fu_991_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_1001_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_4_fu_995_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1025_fu_1017_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1025_1_fu_1021_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1025_fu_1025_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln61_5_fu_1031_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_1041_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_5_fu_1035_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1026_fu_1057_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1026_1_fu_1061_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1026_fu_1065_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln61_6_fu_1071_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_1081_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_6_fu_1075_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1027_fu_1097_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1027_1_fu_1101_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1028_fu_1121_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1028_1_fu_1125_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal DRh_fu_969_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal DGh_fu_1049_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1030_fu_1145_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1030_1_fu_1149_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal DRv_fu_1009_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal DGv_fu_1089_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1030_4_fu_1159_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1030_5_fu_1163_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1033_fu_1173_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1033_1_fu_1179_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1033_fu_1185_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1033_1_fu_1189_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1034_fu_1199_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1034_1_fu_1205_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1034_fu_1211_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1034_1_fu_1215_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1039_fu_1225_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1039_1_fu_1231_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1039_fu_1237_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1039_1_fu_1241_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1039_2_fu_1251_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1040_fu_1267_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1040_1_fu_1273_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1040_fu_1279_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1040_1_fu_1283_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1040_2_fu_1293_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_16_fu_1309_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1322_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal DBh_fu_1316_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1030_2_fu_1335_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_3_fu_1338_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal DBv_fu_1329_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1030_6_fu_1348_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1030_7_fu_1351_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1030_1_fu_1342_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1030_3_fu_1355_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1033_2_fu_1374_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1033_2_i_fu_1379_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1033_2_fu_1389_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1033_fu_1393_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1033_1_i_fu_1403_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1033_3_fu_1412_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_18_fu_1367_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1033_3_fu_1397_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1033_1_fu_1416_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1034_2_fu_1439_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1034_2_i_fu_1444_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1034_2_fu_1454_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1034_fu_1458_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1034_1_i_fu_1468_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1034_3_fu_1477_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_19_fu_1432_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1034_3_fu_1462_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1034_1_fu_1481_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1039_2_fu_1500_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1039_fu_1503_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1039_1_i_fu_1513_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1039_3_fu_1522_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_20_fu_1493_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1039_3_fu_1507_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1039_1_fu_1526_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1040_2_fu_1545_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1040_fu_1548_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1040_1_i_fu_1558_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1040_3_fu_1567_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_21_fu_1538_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1040_3_fu_1552_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1040_1_fu_1571_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1030_fu_1361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1033_fu_1420_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln1039_fu_1530_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_2_v_v_i_fu_1583_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1033_2_fu_1428_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_2_v_i_fu_1591_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1034_fu_1485_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln1040_fu_1575_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal b_2_v_v_i_fu_1601_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal b_2_v_i_fu_1609_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal xor_ln1042_fu_1658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1042_fu_1653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1042_fu_1671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1042_fu_1663_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1008_1_fu_1650_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1043_fu_1691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1008_fu_1647_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_3_fu_1676_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_1684_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1014_2_fu_1711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1043_fu_1716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_3_fu_1729_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_3_fu_1729_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_3_fu_1729_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_4_fu_1704_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_3_fu_1729_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op66_load_state1 : BOOLEAN;
    signal ap_enable_operation_66 : BOOLEAN;
    signal ap_enable_state1_pp0_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op77_load_state2 : BOOLEAN;
    signal ap_enable_operation_77 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op87_store_state2 : BOOLEAN;
    signal ap_enable_operation_87 : BOOLEAN;
    signal ap_predicate_op81_load_state2 : BOOLEAN;
    signal ap_enable_operation_81 : BOOLEAN;
    signal ap_predicate_op105_load_state3 : BOOLEAN;
    signal ap_enable_operation_105 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op128_store_state3 : BOOLEAN;
    signal ap_enable_operation_128 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_57 : BOOLEAN;
    signal ap_condition_427 : BOOLEAN;
    signal ap_condition_424 : BOOLEAN;
    signal ap_condition_1376 : BOOLEAN;
    signal b_3_fu_1729_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal b_3_fu_1729_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal b_3_fu_1729_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component kria_starter_kit_v_demosaic_0_0_sparsemux_7_2_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    lineBuffer_2_U : component kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 3841,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_2_address0,
        ce0 => lineBuffer_2_ce0_local,
        we0 => lineBuffer_2_we0_local,
        d0 => LineBufVal_4_fu_860_p4,
        address1 => lineBuffer_2_address1,
        ce1 => lineBuffer_2_ce1_local,
        q1 => lineBuffer_2_q1);

    lineBuffer_U : component kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 3841,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_address0,
        ce0 => lineBuffer_ce0_local,
        we0 => lineBuffer_we0_local,
        d0 => imgRB_dout,
        address1 => lineBuffer_address1,
        ce1 => lineBuffer_ce1_local,
        q1 => lineBuffer_q1);

    sparsemux_7_2_8_1_1_U174 : component kria_starter_kit_v_demosaic_0_0_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => pix_8_reg_398_pp0_iter4_reg,
        din1 => ap_const_lv8_0,
        din2 => b_3_fu_1729_p6,
        def => b_3_fu_1729_p7,
        sel => b_3_fu_1729_p8,
        dout => b_3_fu_1729_p9);

    flow_control_loop_pipe_sequential_init_U : component kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_424)) then
                if ((ap_const_boolean_1 = ap_condition_427)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371 <= lineBuffer_q1(23 downto 16);
                elsif ((ap_const_boolean_1 = ap_condition_57)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371 <= imgRB_dout(23 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371 <= ap_phi_reg_pp0_iter1_p_0_0_01183_21752_ph_i_reg_371;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_424)) then
                if ((ap_const_boolean_1 = ap_condition_427)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380 <= lineBuffer_q1(15 downto 8);
                elsif ((ap_const_boolean_1 = ap_condition_57)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380 <= imgRB_dout(15 downto 8);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380 <= ap_phi_reg_pp0_iter1_p_0_0_01184_21750_ph_i_reg_380;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_424)) then
                if ((ap_const_boolean_1 = ap_condition_427)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389 <= trunc_ln902_fu_650_p1;
                elsif ((ap_const_boolean_1 = ap_condition_57)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389 <= trunc_ln913_fu_674_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389 <= ap_phi_reg_pp0_iter1_p_0_0_01185_21748_ph_i_reg_389;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_down_1_reg_437_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_down_1_reg_437 <= p_0_0_01184_217501779_i_fu_188;
                elsif (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_down_1_reg_437 <= select_ln957_10_fu_828_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_down_1_reg_437 <= ap_phi_reg_pp0_iter2_down_1_reg_437;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_down_2_reg_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_down_2_reg_428 <= p_0_0_01183_217521781_i_fu_192;
                elsif (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_down_2_reg_428 <= select_ln957_9_fu_821_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_down_2_reg_428 <= ap_phi_reg_pp0_iter2_down_2_reg_428;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_down_reg_446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_down_reg_446 <= p_0_0_01185_217481777_i_fu_184;
                elsif (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_down_reg_446 <= select_ln957_11_fu_835_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_down_reg_446 <= ap_phi_reg_pp0_iter2_down_reg_446;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_left_1_reg_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_left_1_reg_464 <= p_0_1_0_0_011561681_i_fu_200;
                elsif (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_left_1_reg_464 <= select_ln957_4_fu_788_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_left_1_reg_464 <= ap_phi_reg_pp0_iter2_left_1_reg_464;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_left_2_reg_455_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_left_2_reg_455 <= p_0_2_0_0_011571684_i_fu_204;
                elsif (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_left_2_reg_455 <= select_ln957_5_fu_794_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_left_2_reg_455 <= ap_phi_reg_pp0_iter2_left_2_reg_455;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_left_reg_473_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_left_reg_473 <= p_0_0_0_0_011551678_i_fu_196;
                elsif (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_left_reg_473 <= select_ln957_3_fu_782_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_left_reg_473 <= ap_phi_reg_pp0_iter2_left_reg_473;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_up_1_reg_491_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_up_1_reg_491 <= p_0_0_0116217561767_i_fu_164;
                elsif (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_up_1_reg_491 <= select_ln957_7_fu_807_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_up_1_reg_491 <= ap_phi_reg_pp0_iter2_up_1_reg_491;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_up_2_reg_482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_up_2_reg_482 <= p_0_0_0116117581769_i_fu_168;
                elsif (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_up_2_reg_482 <= select_ln957_6_fu_800_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_up_2_reg_482 <= ap_phi_reg_pp0_iter2_up_2_reg_482;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_up_reg_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_up_reg_500 <= p_0_0_0116317541765_i_fu_160;
                elsif (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_up_reg_500 <= select_ln957_8_fu_814_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_up_reg_500 <= ap_phi_reg_pp0_iter2_up_reg_500;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0116117581769_i_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0116117581769_i_fu_168 <= p_0_0_0116117581770_lcssa1806_i;
                elsif ((ap_const_boolean_1 = ap_condition_1376)) then 
                    p_0_0_0116117581769_i_fu_168 <= lineBuffer_2_q1(23 downto 16);
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0116217561767_i_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0116217561767_i_fu_164 <= p_0_0_0116217561768_lcssa1804_i;
                elsif ((ap_const_boolean_1 = ap_condition_1376)) then 
                    p_0_0_0116217561767_i_fu_164 <= lineBuffer_2_q1(15 downto 8);
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0116317541765_i_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0116317541765_i_fu_160 <= p_0_0_0116317541766_lcssa1802_i;
                elsif ((ap_const_boolean_1 = ap_condition_1376)) then 
                    p_0_0_0116317541765_i_fu_160 <= trunc_ln902_1_fu_737_p1;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_01183_217521781_i_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_01183_217521781_i_fu_192 <= p_0_0_01183_217521782_lcssa1818_i;
                elsif ((ap_const_boolean_1 = ap_condition_1376)) then 
                    p_0_0_01183_217521781_i_fu_192 <= ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_01184_217501779_i_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_01184_217501779_i_fu_188 <= p_0_0_01184_217501780_lcssa1816_i;
                elsif ((ap_const_boolean_1 = ap_condition_1376)) then 
                    p_0_0_01184_217501779_i_fu_188 <= ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_01185_217481777_i_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_01185_217481777_i_fu_184 <= p_0_0_01185_217481778_lcssa1814_i;
                elsif ((ap_const_boolean_1 = ap_condition_1376)) then 
                    p_0_0_01185_217481777_i_fu_184 <= ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0_011551678_i_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0_0_011551678_i_fu_196 <= p_0_0_0_0_011551676_lcssa1720_i;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    p_0_0_0_0_011551678_i_fu_196 <= ap_phi_mux_pix_phi_fu_421_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_1_0_0_011561681_i_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_1_0_0_011561681_i_fu_200 <= p_0_1_0_0_011561679_lcssa1722_i;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    p_0_1_0_0_011561681_i_fu_200 <= ap_phi_mux_pix_7_phi_fu_411_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_2_0_0_011571684_i_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_2_0_0_011571684_i_fu_204 <= p_0_2_0_0_011571682_lcssa1724_i;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    p_0_2_0_0_011571684_i_fu_204 <= ap_phi_mux_pix_8_phi_fu_401_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_7_reg_408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_7_reg_408 <= right_1_fu_176;
                elsif (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_7_reg_408 <= select_ln957_1_fu_768_p3;
                elsif (not((icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_1))) then 
                    pix_7_reg_408 <= ap_phi_reg_pp0_iter2_pix_7_reg_408;
                end if;
            end if; 
        end if;
    end process;

    pix_8_reg_398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_8_reg_398 <= right_2_fu_180;
                elsif (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_8_reg_398 <= select_ln957_2_fu_775_p3;
                elsif (not((icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_1))) then 
                    pix_8_reg_398 <= ap_phi_reg_pp0_iter2_pix_8_reg_398;
                end if;
            end if; 
        end if;
    end process;

    pix_reg_418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_reg_418 <= right_fu_172;
                elsif (((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_reg_418 <= select_ln957_fu_761_p3;
                elsif (not((icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_1))) then 
                    pix_reg_418 <= ap_phi_reg_pp0_iter2_pix_reg_418;
                end if;
            end if; 
        end if;
    end process;

    right_1_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    right_1_fu_176 <= p_0_1_0_0_011501773_lcssa1810_i;
                elsif ((ap_const_boolean_1 = ap_condition_1376)) then 
                    right_1_fu_176 <= tmp_i1_reg_1981;
                end if;
            end if; 
        end if;
    end process;

    right_2_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    right_2_fu_180 <= p_0_2_0_0_011511775_lcssa1812_i;
                elsif ((ap_const_boolean_1 = ap_condition_1376)) then 
                    right_2_fu_180 <= tmp_1_i2_reg_1990;
                end if;
            end if; 
        end if;
    end process;

    right_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    right_fu_172 <= p_0_0_0_0_011491771_lcssa1808_i;
                elsif ((ap_const_boolean_1 = ap_condition_1376)) then 
                    right_fu_172 <= trunc_ln902_reg_1972;
                end if;
            end if; 
        end if;
    end process;

    x_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln881_fu_577_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    x_fu_156 <= x_8_fu_583_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_156 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1030_2_reg_2163 <= add_ln1030_2_fu_1167_p2;
                add_ln1030_reg_2158 <= add_ln1030_fu_1153_p2;
                add_ln1033_reg_2168 <= add_ln1033_fu_1193_p2;
                add_ln1034_reg_2175 <= add_ln1034_fu_1219_p2;
                add_ln1039_reg_2182 <= add_ln1039_fu_1245_p2;
                add_ln1040_reg_2193 <= add_ln1040_fu_1287_p2;
                and_ln1052_reg_1968_pp0_iter2_reg <= and_ln1052_reg_1968_pp0_iter1_reg;
                and_ln1052_reg_1968_pp0_iter3_reg <= and_ln1052_reg_1968_pp0_iter2_reg;
                and_ln1052_reg_1968_pp0_iter4_reg <= and_ln1052_reg_1968_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                b_2_reg_2209 <= b_2_fu_1613_p2;
                icmp_ln1014_reg_1961_pp0_iter2_reg <= icmp_ln1014_reg_1961_pp0_iter1_reg;
                icmp_ln1014_reg_1961_pp0_iter3_reg <= icmp_ln1014_reg_1961_pp0_iter2_reg;
                icmp_ln1014_reg_1961_pp0_iter4_reg <= icmp_ln1014_reg_1961_pp0_iter3_reg;
                icmp_ln881_reg_1925_pp0_iter2_reg <= icmp_ln881_reg_1925_pp0_iter1_reg;
                icmp_ln881_reg_1925_pp0_iter3_reg <= icmp_ln881_reg_1925_pp0_iter2_reg;
                p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg <= p_0_0_0116117581769_i_load_reg_2026;
                p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg <= p_0_0_0116217561767_i_load_reg_2020;
                p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg <= p_0_0_0116317541765_i_load_reg_2014;
                p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg <= p_0_0_01183_217521781_i_load_reg_2059;
                p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg <= p_0_0_01184_217501779_i_load_reg_2053;
                p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg <= p_0_0_01185_217481777_i_load_reg_2047;
                p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg <= p_0_0_0_0_011551678_i_load_reg_2065;
                p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg <= p_0_1_0_0_011561681_i_load_reg_2071;
                p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg <= p_0_2_0_0_011571684_i_load_reg_2077;
                pix_7_reg_408_pp0_iter3_reg <= pix_7_reg_408;
                pix_7_reg_408_pp0_iter4_reg <= pix_7_reg_408_pp0_iter3_reg;
                pix_8_reg_398_pp0_iter3_reg <= pix_8_reg_398;
                pix_8_reg_398_pp0_iter4_reg <= pix_8_reg_398_pp0_iter3_reg;
                pix_reg_418_pp0_iter3_reg <= pix_reg_418;
                pix_reg_418_pp0_iter4_reg <= pix_reg_418_pp0_iter3_reg;
                r_2_reg_2204 <= r_2_fu_1595_p2;
                right_3_reg_2032_pp0_iter3_reg <= right_3_reg_2032;
                right_4_reg_2037_pp0_iter3_reg <= right_4_reg_2037;
                right_5_reg_2042_pp0_iter3_reg <= right_5_reg_2042;
                sub_ln1027_reg_2128 <= sub_ln1027_fu_1105_p2;
                sub_ln1028_reg_2143 <= sub_ln1028_fu_1129_p2;
                sub_ln61_7_reg_2138 <= sub_ln61_7_fu_1115_p2;
                sub_ln61_8_reg_2153 <= sub_ln61_8_fu_1139_p2;
                tmp_22_reg_2215 <= r_2_fu_1595_p2(11 downto 11);
                tmp_23_reg_2221 <= r_2_fu_1595_p2(11 downto 8);
                tmp_25_reg_2226 <= b_2_fu_1613_p2(11 downto 8);
                trunc_ln1039_2_i_reg_2188 <= sub_ln1039_2_fu_1251_p2(9 downto 1);
                trunc_ln1040_2_i_reg_2199 <= sub_ln1040_2_fu_1293_p2(9 downto 1);
                trunc_ln61_7_reg_2133 <= trunc_ln61_7_fu_1111_p1;
                trunc_ln61_8_reg_2148 <= trunc_ln61_8_fu_1135_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln1052_reg_1968 <= and_ln1052_fu_639_p2;
                and_ln1052_reg_1968_pp0_iter1_reg <= and_ln1052_reg_1968;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp161_i_reg_1945 <= cmp161_i_fu_605_p2;
                cmp161_i_reg_1945_pp0_iter1_reg <= cmp161_i_reg_1945;
                icmp_ln1014_reg_1961 <= icmp_ln1014_fu_627_p2;
                icmp_ln1014_reg_1961_pp0_iter1_reg <= icmp_ln1014_reg_1961;
                icmp_ln881_reg_1925 <= icmp_ln881_fu_577_p2;
                icmp_ln881_reg_1925_pp0_iter1_reg <= icmp_ln881_reg_1925;
                icmp_ln891_reg_1929 <= icmp_ln891_fu_599_p2;
                icmp_ln891_reg_1929_pp0_iter1_reg <= icmp_ln891_reg_1929;
                lineBuffer_2_addr_reg_1939 <= zext_ln881_fu_593_p1(12 - 1 downto 0);
                lineBuffer_2_addr_reg_1939_pp0_iter1_reg <= lineBuffer_2_addr_reg_1939;
                lineBuffer_addr_reg_1933 <= zext_ln881_fu_593_p1(12 - 1 downto 0);
                tmp_1_i2_reg_1990 <= lineBuffer_q1(23 downto 16);
                tmp_i1_reg_1981 <= lineBuffer_q1(15 downto 8);
                trunc_ln902_reg_1972 <= trunc_ln902_fu_650_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_down_1_reg_437 <= ap_phi_reg_pp0_iter0_down_1_reg_437;
                ap_phi_reg_pp0_iter1_down_2_reg_428 <= ap_phi_reg_pp0_iter0_down_2_reg_428;
                ap_phi_reg_pp0_iter1_down_reg_446 <= ap_phi_reg_pp0_iter0_down_reg_446;
                ap_phi_reg_pp0_iter1_left_1_reg_464 <= ap_phi_reg_pp0_iter0_left_1_reg_464;
                ap_phi_reg_pp0_iter1_left_2_reg_455 <= ap_phi_reg_pp0_iter0_left_2_reg_455;
                ap_phi_reg_pp0_iter1_left_reg_473 <= ap_phi_reg_pp0_iter0_left_reg_473;
                ap_phi_reg_pp0_iter1_p_0_0_01183_21752_ph_i_reg_371 <= ap_phi_reg_pp0_iter0_p_0_0_01183_21752_ph_i_reg_371;
                ap_phi_reg_pp0_iter1_p_0_0_01184_21750_ph_i_reg_380 <= ap_phi_reg_pp0_iter0_p_0_0_01184_21750_ph_i_reg_380;
                ap_phi_reg_pp0_iter1_p_0_0_01185_21748_ph_i_reg_389 <= ap_phi_reg_pp0_iter0_p_0_0_01185_21748_ph_i_reg_389;
                ap_phi_reg_pp0_iter1_up_1_reg_491 <= ap_phi_reg_pp0_iter0_up_1_reg_491;
                ap_phi_reg_pp0_iter1_up_2_reg_482 <= ap_phi_reg_pp0_iter0_up_2_reg_482;
                ap_phi_reg_pp0_iter1_up_reg_500 <= ap_phi_reg_pp0_iter0_up_reg_500;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_down_1_reg_437 <= ap_phi_reg_pp0_iter1_down_1_reg_437;
                ap_phi_reg_pp0_iter2_down_2_reg_428 <= ap_phi_reg_pp0_iter1_down_2_reg_428;
                ap_phi_reg_pp0_iter2_down_reg_446 <= ap_phi_reg_pp0_iter1_down_reg_446;
                ap_phi_reg_pp0_iter2_left_1_reg_464 <= ap_phi_reg_pp0_iter1_left_1_reg_464;
                ap_phi_reg_pp0_iter2_left_2_reg_455 <= ap_phi_reg_pp0_iter1_left_2_reg_455;
                ap_phi_reg_pp0_iter2_left_reg_473 <= ap_phi_reg_pp0_iter1_left_reg_473;
                ap_phi_reg_pp0_iter2_up_1_reg_491 <= ap_phi_reg_pp0_iter1_up_1_reg_491;
                ap_phi_reg_pp0_iter2_up_2_reg_482 <= ap_phi_reg_pp0_iter1_up_2_reg_482;
                ap_phi_reg_pp0_iter2_up_reg_500 <= ap_phi_reg_pp0_iter1_up_reg_500;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                p_0_0_0116117581769_i_load_reg_2026 <= p_0_0_0116117581769_i_fu_168;
                p_0_0_0116217561767_i_load_reg_2020 <= p_0_0_0116217561767_i_fu_164;
                p_0_0_0116317541765_i_load_reg_2014 <= p_0_0_0116317541765_i_fu_160;
                p_0_0_01183_217521781_i_load_reg_2059 <= p_0_0_01183_217521781_i_fu_192;
                p_0_0_01184_217501779_i_load_reg_2053 <= p_0_0_01184_217501779_i_fu_188;
                p_0_0_01185_217481777_i_load_reg_2047 <= p_0_0_01185_217481777_i_fu_184;
                p_0_0_0_0_011551678_i_load_reg_2065 <= p_0_0_0_0_011551678_i_fu_196;
                p_0_1_0_0_011561681_i_load_reg_2071 <= p_0_1_0_0_011561681_i_fu_200;
                p_0_2_0_0_011571684_i_load_reg_2077 <= p_0_2_0_0_011571684_i_fu_204;
                right_3_reg_2032 <= right_fu_172;
                right_4_reg_2037 <= right_1_fu_176;
                right_5_reg_2042 <= right_2_fu_180;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DBh_fu_1316_p3 <= 
        sub_ln61_7_reg_2138 when (tmp_16_fu_1309_p3(0) = '1') else 
        trunc_ln61_7_reg_2133;
    DBv_fu_1329_p3 <= 
        sub_ln61_8_reg_2153 when (tmp_17_fu_1322_p3(0) = '1') else 
        trunc_ln61_8_reg_2148;
    DGh_fu_1049_p3 <= 
        sub_ln61_5_fu_1035_p2 when (tmp_14_fu_1041_p3(0) = '1') else 
        trunc_ln61_5_fu_1031_p1;
    DGv_fu_1089_p3 <= 
        sub_ln61_6_fu_1075_p2 when (tmp_15_fu_1081_p3(0) = '1') else 
        trunc_ln61_6_fu_1071_p1;
    DRh_fu_969_p3 <= 
        sub_ln61_fu_955_p2 when (tmp_12_fu_961_p3(0) = '1') else 
        trunc_ln61_fu_951_p1;
    DRv_fu_1009_p3 <= 
        sub_ln61_4_fu_995_p2 when (tmp_13_fu_1001_p3(0) = '1') else 
        trunc_ln61_4_fu_991_p1;
    LineBufVal_4_fu_860_p4 <= ((PixBufVal_4_fu_842_p3 & PixBufVal_3_fu_848_p3) & PixBufVal_fu_854_p3);
    PixBufVal_3_fu_848_p3 <= 
        tmp_i1_reg_1981 when (cmp203_i(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380;
    PixBufVal_4_fu_842_p3 <= 
        tmp_1_i2_reg_1990 when (cmp203_i(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371;
    PixBufVal_fu_854_p3 <= 
        trunc_ln902_reg_1972 when (cmp203_i(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389;
    add_ln1030_1_fu_1342_p2 <= std_logic_vector(unsigned(zext_ln1030_2_fu_1335_p1) + unsigned(zext_ln1030_3_fu_1338_p1));
    add_ln1030_2_fu_1167_p2 <= std_logic_vector(unsigned(zext_ln1030_4_fu_1159_p1) + unsigned(zext_ln1030_5_fu_1163_p1));
    add_ln1030_3_fu_1355_p2 <= std_logic_vector(unsigned(zext_ln1030_6_fu_1348_p1) + unsigned(zext_ln1030_7_fu_1351_p1));
    add_ln1030_fu_1153_p2 <= std_logic_vector(unsigned(zext_ln1030_fu_1145_p1) + unsigned(zext_ln1030_1_fu_1149_p1));
    add_ln1033_fu_1193_p2 <= std_logic_vector(signed(sext_ln1033_fu_1185_p1) + signed(sext_ln1033_1_fu_1189_p1));
    add_ln1034_fu_1219_p2 <= std_logic_vector(signed(sext_ln1034_fu_1211_p1) + signed(sext_ln1034_1_fu_1215_p1));
    add_ln1039_fu_1245_p2 <= std_logic_vector(signed(sext_ln1039_fu_1237_p1) + signed(sext_ln1039_1_fu_1241_p1));
    add_ln1040_fu_1287_p2 <= std_logic_vector(signed(sext_ln1040_fu_1279_p1) + signed(sext_ln1040_1_fu_1283_p1));
    and_ln1043_fu_1716_p2 <= (xor_ln1014_2_fu_1711_p2 and tmp_24_fu_1684_p3);
    and_ln1052_fu_639_p2 <= (icmp_ln1052_fu_633_p2 and cmp203_i);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_state2_pp0_stage0_iter1, ap_block_state6_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_state2_pp0_stage0_iter1, ap_block_state6_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter5, ap_block_state2_pp0_stage0_iter1, ap_block_state6_pp0_stage0_iter5)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage0_iter5)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(imgRB_empty_n, ap_predicate_op83_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op83_read_state2 = ap_const_boolean_1) and (imgRB_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage0_iter5_assign_proc : process(imgRgb_full_n, and_ln1052_reg_1968_pp0_iter4_reg)
    begin
                ap_block_state6_pp0_stage0_iter5 <= ((imgRgb_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln1052_reg_1968_pp0_iter4_reg));
    end process;


    ap_condition_1376_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln881_reg_1925_pp0_iter1_reg, icmp_ln891_reg_1929_pp0_iter1_reg)
    begin
                ap_condition_1376 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_424_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_424 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_427_assign_proc : process(icmp_ln881_reg_1925, icmp_ln891_reg_1929, cmp59_i_read_reg_1914)
    begin
                ap_condition_427 <= ((cmp59_i_read_reg_1914 = ap_const_lv1_0) and (icmp_ln891_reg_1929 = ap_const_lv1_1) and (icmp_ln881_reg_1925 = ap_const_lv1_0));
    end process;


    ap_condition_57_assign_proc : process(icmp_ln881_reg_1925, icmp_ln891_reg_1929, cmp59_i)
    begin
                ap_condition_57 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln891_reg_1929 = ap_const_lv1_1) and (icmp_ln881_reg_1925 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln881_fu_577_p2, ap_start_int)
    begin
        if (((icmp_ln881_fu_577_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln881_reg_1925_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter4_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_105_assign_proc : process(ap_predicate_op105_load_state3)
    begin
                ap_enable_operation_105 <= (ap_predicate_op105_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_128_assign_proc : process(ap_predicate_op128_store_state3)
    begin
                ap_enable_operation_128 <= (ap_predicate_op128_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_66_assign_proc : process(ap_predicate_op66_load_state1)
    begin
                ap_enable_operation_66 <= (ap_predicate_op66_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_77_assign_proc : process(ap_predicate_op77_load_state2)
    begin
                ap_enable_operation_77 <= (ap_predicate_op77_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_81_assign_proc : process(ap_predicate_op81_load_state2)
    begin
                ap_enable_operation_81 <= (ap_predicate_op81_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_87_assign_proc : process(ap_predicate_op87_store_state2)
    begin
                ap_enable_operation_87 <= (ap_predicate_op87_store_state2 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state1_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_enable_state1_pp0_iter0_stage0 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_pix_7_phi_fu_411_p4_assign_proc : process(icmp_ln881_reg_1925_pp0_iter1_reg, icmp_ln891_reg_1929_pp0_iter1_reg, select_ln957_1_fu_768_p3, ap_phi_reg_pp0_iter2_pix_7_reg_408, right_1_fu_176)
    begin
        if ((icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pix_7_phi_fu_411_p4 <= right_1_fu_176;
            elsif ((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pix_7_phi_fu_411_p4 <= select_ln957_1_fu_768_p3;
            else 
                ap_phi_mux_pix_7_phi_fu_411_p4 <= ap_phi_reg_pp0_iter2_pix_7_reg_408;
            end if;
        else 
            ap_phi_mux_pix_7_phi_fu_411_p4 <= ap_phi_reg_pp0_iter2_pix_7_reg_408;
        end if; 
    end process;


    ap_phi_mux_pix_8_phi_fu_401_p4_assign_proc : process(icmp_ln881_reg_1925_pp0_iter1_reg, icmp_ln891_reg_1929_pp0_iter1_reg, select_ln957_2_fu_775_p3, ap_phi_reg_pp0_iter2_pix_8_reg_398, right_2_fu_180)
    begin
        if ((icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pix_8_phi_fu_401_p4 <= right_2_fu_180;
            elsif ((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pix_8_phi_fu_401_p4 <= select_ln957_2_fu_775_p3;
            else 
                ap_phi_mux_pix_8_phi_fu_401_p4 <= ap_phi_reg_pp0_iter2_pix_8_reg_398;
            end if;
        else 
            ap_phi_mux_pix_8_phi_fu_401_p4 <= ap_phi_reg_pp0_iter2_pix_8_reg_398;
        end if; 
    end process;


    ap_phi_mux_pix_phi_fu_421_p4_assign_proc : process(icmp_ln881_reg_1925_pp0_iter1_reg, icmp_ln891_reg_1929_pp0_iter1_reg, select_ln957_fu_761_p3, ap_phi_reg_pp0_iter2_pix_reg_418, right_fu_172)
    begin
        if ((icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pix_phi_fu_421_p4 <= right_fu_172;
            elsif ((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pix_phi_fu_421_p4 <= select_ln957_fu_761_p3;
            else 
                ap_phi_mux_pix_phi_fu_421_p4 <= ap_phi_reg_pp0_iter2_pix_reg_418;
            end if;
        else 
            ap_phi_mux_pix_phi_fu_421_p4 <= ap_phi_reg_pp0_iter2_pix_reg_418;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_down_1_reg_437 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_down_2_reg_428 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_down_reg_446 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_left_1_reg_464 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_left_2_reg_455 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_left_reg_473 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_0_01183_21752_ph_i_reg_371 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_0_01184_21750_ph_i_reg_380 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_0_01185_21748_ph_i_reg_389 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_up_1_reg_491 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_up_2_reg_482 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_up_reg_500 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter2_pix_7_reg_408 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter2_pix_8_reg_398 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter2_pix_reg_418 <= "XXXXXXXX";

    ap_predicate_op105_load_state3_assign_proc : process(icmp_ln881_reg_1925_pp0_iter1_reg, icmp_ln891_reg_1929_pp0_iter1_reg)
    begin
                ap_predicate_op105_load_state3 <= ((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op128_store_state3_assign_proc : process(icmp_ln881_reg_1925_pp0_iter1_reg, icmp_ln891_reg_1929_pp0_iter1_reg)
    begin
                ap_predicate_op128_store_state3 <= ((icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op66_load_state1_assign_proc : process(icmp_ln881_fu_577_p2, icmp_ln891_fu_599_p2)
    begin
                ap_predicate_op66_load_state1 <= ((icmp_ln881_fu_577_p2 = ap_const_lv1_0) and (icmp_ln891_fu_599_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op77_load_state2_assign_proc : process(icmp_ln881_reg_1925, icmp_ln891_reg_1929)
    begin
                ap_predicate_op77_load_state2 <= ((icmp_ln891_reg_1929 = ap_const_lv1_1) and (icmp_ln881_reg_1925 = ap_const_lv1_0));
    end process;


    ap_predicate_op81_load_state2_assign_proc : process(icmp_ln881_reg_1925, icmp_ln891_reg_1929)
    begin
                ap_predicate_op81_load_state2 <= ((icmp_ln891_reg_1929 = ap_const_lv1_1) and (icmp_ln881_reg_1925 = ap_const_lv1_0));
    end process;


    ap_predicate_op83_read_state2_assign_proc : process(icmp_ln881_reg_1925, icmp_ln891_reg_1929, cmp59_i)
    begin
                ap_predicate_op83_read_state2 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln891_reg_1929 = ap_const_lv1_1) and (icmp_ln881_reg_1925 = ap_const_lv1_0));
    end process;


    ap_predicate_op87_store_state2_assign_proc : process(icmp_ln881_reg_1925, icmp_ln891_reg_1929, cmp59_i)
    begin
                ap_predicate_op87_store_state2 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln891_reg_1929 = ap_const_lv1_1) and (icmp_ln881_reg_1925 = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_z_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_156, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_z <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_z <= x_fu_156;
        end if; 
    end process;

    b_2_fu_1613_p2 <= std_logic_vector(unsigned(zext_ln1033_2_fu_1428_p1) - unsigned(b_2_v_i_fu_1609_p1));
        b_2_v_i_fu_1609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(b_2_v_v_i_fu_1601_p3),12));

    b_2_v_v_i_fu_1601_p3 <= 
        select_ln1034_fu_1485_p3 when (icmp_ln1030_fu_1361_p2(0) = '1') else 
        select_ln1040_fu_1575_p3;
    b_3_fu_1729_p6 <= 
        ap_const_lv8_FF when (icmp_ln1043_fu_1691_p2(0) = '1') else 
        trunc_ln1008_fu_1647_p1;
    b_3_fu_1729_p7 <= "XXXXXXXX";
    b_3_fu_1729_p8 <= (icmp_ln1014_reg_1961_pp0_iter4_reg & and_ln1043_fu_1716_p2);
    cmp161_i_fu_605_p2 <= "1" when (ap_sig_allocacmp_z = ap_const_lv12_0) else "0";
    cmp59_i_read_reg_1914 <= cmp59_i;
    icmp_ln1014_fu_627_p2 <= "1" when (xor_i = zext_ln1014_fu_623_p1) else "0";
    icmp_ln1030_fu_1361_p2 <= "1" when (unsigned(add_ln1030_1_fu_1342_p2) < unsigned(add_ln1030_3_fu_1355_p2)) else "0";
    icmp_ln1042_fu_1653_p2 <= "1" when (signed(tmp_23_reg_2221) > signed(ap_const_lv4_0)) else "0";
    icmp_ln1043_fu_1691_p2 <= "1" when (signed(tmp_25_reg_2226) > signed(ap_const_lv4_0)) else "0";
    icmp_ln1052_fu_633_p2 <= "0" when (ap_sig_allocacmp_z = ap_const_lv12_0) else "1";
    icmp_ln881_fu_577_p2 <= "1" when (ap_sig_allocacmp_z = loopWidth_i) else "0";
    icmp_ln891_fu_599_p2 <= "1" when (unsigned(ap_sig_allocacmp_z) < unsigned(empty)) else "0";

    imgRB_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, imgRB_empty_n, ap_predicate_op83_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op83_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgRB_blk_n <= imgRB_empty_n;
        else 
            imgRB_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgRB_read <= imgRB_read_local;

    imgRB_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op83_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op83_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgRB_read_local <= ap_const_logic_1;
        else 
            imgRB_read_local <= ap_const_logic_0;
        end if; 
    end process;


    imgRgb_blk_n_assign_proc : process(ap_enable_reg_pp0_iter5, imgRgb_full_n, and_ln1052_reg_1968_pp0_iter4_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_1 = and_ln1052_reg_1968_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            imgRgb_blk_n <= imgRgb_full_n;
        else 
            imgRgb_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgRgb_din <= or_ln1054_3_i_fu_1749_p4;
    imgRgb_write <= imgRgb_write_local;

    imgRgb_write_local_assign_proc : process(ap_enable_reg_pp0_iter5, and_ln1052_reg_1968_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln1052_reg_1968_pp0_iter4_reg) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            imgRgb_write_local <= ap_const_logic_1;
        else 
            imgRgb_write_local <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_2_address0 <= lineBuffer_2_addr_reg_1939_pp0_iter1_reg;
    lineBuffer_2_address1 <= lineBuffer_2_addr_reg_1939;

    lineBuffer_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lineBuffer_2_ce0_local <= ap_const_logic_1;
        else 
            lineBuffer_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_2_ce1_local <= ap_const_logic_1;
        else 
            lineBuffer_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln881_reg_1925_pp0_iter1_reg, icmp_ln891_reg_1929_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln891_reg_1929_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln881_reg_1925_pp0_iter1_reg = ap_const_lv1_0))) then 
            lineBuffer_2_we0_local <= ap_const_logic_1;
        else 
            lineBuffer_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_address0 <= lineBuffer_addr_reg_1933;
    lineBuffer_address1 <= zext_ln881_fu_593_p1(12 - 1 downto 0);

    lineBuffer_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_ce0_local <= ap_const_logic_1;
        else 
            lineBuffer_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_ce1_local <= ap_const_logic_1;
        else 
            lineBuffer_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln881_reg_1925, icmp_ln891_reg_1929, cmp59_i, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp59_i = ap_const_lv1_1) and (icmp_ln891_reg_1929 = ap_const_lv1_1) and (icmp_ln881_reg_1925 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_we0_local <= ap_const_logic_1;
        else 
            lineBuffer_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1042_fu_1671_p2 <= (tmp_22_reg_2215 or icmp_ln1042_fu_1653_p2);
    or_ln1054_3_i_fu_1749_p4 <= ((r_4_fu_1704_p3 & b_3_fu_1729_p9) & pix_7_reg_408_pp0_iter4_reg);
    p_0_0_0116117581769_i_out <= p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg;

    p_0_0_0116117581769_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1925_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_0_0116117581769_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0116117581769_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0116217561767_i_out <= p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg;

    p_0_0_0116217561767_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1925_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_0_0116217561767_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0116217561767_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0116317541765_i_out <= p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg;

    p_0_0_0116317541765_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1925_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_0_0116317541765_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0116317541765_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_01183_217521781_i_out <= p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg;

    p_0_0_01183_217521781_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1925_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_0_01183_217521781_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_01183_217521781_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_01184_217501779_i_out <= p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg;

    p_0_0_01184_217501779_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1925_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_0_01184_217501779_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_01184_217501779_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_01185_217481777_i_out <= p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg;

    p_0_0_01185_217481777_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1925_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_0_01185_217481777_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_01185_217481777_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_011551678_i_out <= p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg;

    p_0_0_0_0_011551678_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1925_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_011551678_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_011551678_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_011561681_i_out <= p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg;

    p_0_1_0_0_011561681_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1925_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_011561681_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_011561681_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_011571684_i_out <= p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg;

    p_0_2_0_0_011571684_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1925_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter3_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_011571684_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_011571684_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    r_2_fu_1595_p2 <= std_logic_vector(unsigned(zext_ln1033_2_fu_1428_p1) - unsigned(r_2_v_i_fu_1591_p1));
        r_2_v_i_fu_1591_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_2_v_v_i_fu_1583_p3),12));

    r_2_v_v_i_fu_1583_p3 <= 
        select_ln1033_fu_1420_p3 when (icmp_ln1030_fu_1361_p2(0) = '1') else 
        select_ln1039_fu_1530_p3;
    r_3_fu_1676_p3 <= 
        select_ln1042_fu_1663_p3 when (or_ln1042_fu_1671_p2(0) = '1') else 
        trunc_ln1008_1_fu_1650_p1;
    r_4_fu_1704_p3 <= 
        pix_reg_418_pp0_iter4_reg when (icmp_ln1014_reg_1961_pp0_iter4_reg(0) = '1') else 
        r_3_fu_1676_p3;
    right_1_i_out <= right_4_reg_2037_pp0_iter3_reg;

    right_1_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1925_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter3_reg = ap_const_lv1_1))) then 
            right_1_i_out_ap_vld <= ap_const_logic_1;
        else 
            right_1_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    right_2_i_out <= right_5_reg_2042_pp0_iter3_reg;

    right_2_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1925_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter3_reg = ap_const_lv1_1))) then 
            right_2_i_out_ap_vld <= ap_const_logic_1;
        else 
            right_2_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    right_i_out <= right_3_reg_2032_pp0_iter3_reg;

    right_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln881_reg_1925_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln881_reg_1925_pp0_iter3_reg = ap_const_lv1_1))) then 
            right_i_out_ap_vld <= ap_const_logic_1;
        else 
            right_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1033_fu_1420_p3 <= 
        sub_ln1033_3_fu_1397_p2 when (tmp_18_fu_1367_p3(0) = '1') else 
        zext_ln1033_1_fu_1416_p1;
    select_ln1034_fu_1485_p3 <= 
        sub_ln1034_3_fu_1462_p2 when (tmp_19_fu_1432_p3(0) = '1') else 
        zext_ln1034_1_fu_1481_p1;
    select_ln1039_fu_1530_p3 <= 
        sub_ln1039_3_fu_1507_p2 when (tmp_20_fu_1493_p3(0) = '1') else 
        zext_ln1039_1_fu_1526_p1;
    select_ln1040_fu_1575_p3 <= 
        sub_ln1040_3_fu_1552_p2 when (tmp_21_fu_1538_p3(0) = '1') else 
        zext_ln1040_1_fu_1571_p1;
    select_ln1042_fu_1663_p3 <= 
        ap_const_lv8_FF when (xor_ln1042_fu_1658_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln957_10_fu_828_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380 when (cmp161_i_reg_1945_pp0_iter1_reg(0) = '1') else 
        p_0_0_01184_217501779_i_fu_188;
    select_ln957_11_fu_835_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389 when (cmp161_i_reg_1945_pp0_iter1_reg(0) = '1') else 
        p_0_0_01185_217481777_i_fu_184;
    select_ln957_1_fu_768_p3 <= 
        tmp_i1_reg_1981 when (cmp161_i_reg_1945_pp0_iter1_reg(0) = '1') else 
        right_1_fu_176;
    select_ln957_2_fu_775_p3 <= 
        tmp_1_i2_reg_1990 when (cmp161_i_reg_1945_pp0_iter1_reg(0) = '1') else 
        right_2_fu_180;
    select_ln957_3_fu_782_p3 <= 
        trunc_ln902_reg_1972 when (cmp161_i_reg_1945_pp0_iter1_reg(0) = '1') else 
        p_0_0_0_0_011551678_i_fu_196;
    select_ln957_4_fu_788_p3 <= 
        tmp_i1_reg_1981 when (cmp161_i_reg_1945_pp0_iter1_reg(0) = '1') else 
        p_0_1_0_0_011561681_i_fu_200;
    select_ln957_5_fu_794_p3 <= 
        tmp_1_i2_reg_1990 when (cmp161_i_reg_1945_pp0_iter1_reg(0) = '1') else 
        p_0_2_0_0_011571684_i_fu_204;
    select_ln957_6_fu_800_p3 <= 
        tmp_4_i4_fu_751_p4 when (cmp161_i_reg_1945_pp0_iter1_reg(0) = '1') else 
        p_0_0_0116117581769_i_fu_168;
    select_ln957_7_fu_807_p3 <= 
        tmp_3_i3_fu_741_p4 when (cmp161_i_reg_1945_pp0_iter1_reg(0) = '1') else 
        p_0_0_0116217561767_i_fu_164;
    select_ln957_8_fu_814_p3 <= 
        trunc_ln902_1_fu_737_p1 when (cmp161_i_reg_1945_pp0_iter1_reg(0) = '1') else 
        p_0_0_0116317541765_i_fu_160;
    select_ln957_9_fu_821_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371 when (cmp161_i_reg_1945_pp0_iter1_reg(0) = '1') else 
        p_0_0_01183_217521781_i_fu_192;
    select_ln957_fu_761_p3 <= 
        trunc_ln902_reg_1972 when (cmp161_i_reg_1945_pp0_iter1_reg(0) = '1') else 
        right_fu_172;
        sext_ln1033_1_fu_1189_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1033_1_fu_1179_p2),10));

        sext_ln1033_2_fu_1389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1033_2_i_fu_1379_p4),10));

        sext_ln1033_3_fu_1412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1033_1_i_fu_1403_p4),10));

        sext_ln1033_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1033_fu_1173_p2),10));

        sext_ln1034_1_fu_1215_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1034_1_fu_1205_p2),10));

        sext_ln1034_2_fu_1454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1034_2_i_fu_1444_p4),10));

        sext_ln1034_3_fu_1477_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1034_1_i_fu_1468_p4),10));

        sext_ln1034_fu_1211_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1034_fu_1199_p2),10));

        sext_ln1039_1_fu_1241_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1039_1_fu_1231_p2),10));

        sext_ln1039_2_fu_1500_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1039_2_i_reg_2188),10));

        sext_ln1039_3_fu_1522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1039_1_i_fu_1513_p4),10));

        sext_ln1039_fu_1237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1039_fu_1225_p2),10));

        sext_ln1040_1_fu_1283_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1040_1_fu_1273_p2),10));

        sext_ln1040_2_fu_1545_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1040_2_i_reg_2199),10));

        sext_ln1040_3_fu_1567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1040_1_i_fu_1558_p4),10));

        sext_ln1040_fu_1279_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1040_fu_1267_p2),10));

    sub_ln1023_fu_945_p2 <= std_logic_vector(unsigned(zext_ln1023_fu_937_p1) - unsigned(zext_ln1023_1_fu_941_p1));
    sub_ln1024_fu_985_p2 <= std_logic_vector(unsigned(zext_ln1024_fu_977_p1) - unsigned(zext_ln1024_1_fu_981_p1));
    sub_ln1025_fu_1025_p2 <= std_logic_vector(unsigned(zext_ln1025_fu_1017_p1) - unsigned(zext_ln1025_1_fu_1021_p1));
    sub_ln1026_fu_1065_p2 <= std_logic_vector(unsigned(zext_ln1026_fu_1057_p1) - unsigned(zext_ln1026_1_fu_1061_p1));
    sub_ln1027_fu_1105_p2 <= std_logic_vector(unsigned(zext_ln1027_fu_1097_p1) - unsigned(zext_ln1027_1_fu_1101_p1));
    sub_ln1028_fu_1129_p2 <= std_logic_vector(unsigned(zext_ln1028_fu_1121_p1) - unsigned(zext_ln1028_1_fu_1125_p1));
    sub_ln1033_1_fu_1179_p2 <= std_logic_vector(unsigned(zext_ln1025_1_fu_1021_p1) - unsigned(zext_ln1023_1_fu_941_p1));
    sub_ln1033_2_fu_1374_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(add_ln1033_reg_2168));
    sub_ln1033_3_fu_1397_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln1033_fu_1393_p1));
    sub_ln1033_fu_1173_p2 <= std_logic_vector(unsigned(zext_ln1025_fu_1017_p1) - unsigned(zext_ln1023_fu_937_p1));
    sub_ln1034_1_fu_1205_p2 <= std_logic_vector(unsigned(zext_ln1025_1_fu_1021_p1) - unsigned(zext_ln1027_1_fu_1101_p1));
    sub_ln1034_2_fu_1439_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(add_ln1034_reg_2175));
    sub_ln1034_3_fu_1462_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln1034_fu_1458_p1));
    sub_ln1034_fu_1199_p2 <= std_logic_vector(unsigned(zext_ln1025_fu_1017_p1) - unsigned(zext_ln1027_fu_1097_p1));
    sub_ln1039_1_fu_1231_p2 <= std_logic_vector(unsigned(zext_ln1026_1_fu_1061_p1) - unsigned(zext_ln1024_1_fu_981_p1));
    sub_ln1039_2_fu_1251_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(add_ln1039_fu_1245_p2));
    sub_ln1039_3_fu_1507_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln1039_fu_1503_p1));
    sub_ln1039_fu_1225_p2 <= std_logic_vector(unsigned(zext_ln1026_fu_1057_p1) - unsigned(zext_ln1024_fu_977_p1));
    sub_ln1040_1_fu_1273_p2 <= std_logic_vector(unsigned(zext_ln1026_1_fu_1061_p1) - unsigned(zext_ln1028_1_fu_1125_p1));
    sub_ln1040_2_fu_1293_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(add_ln1040_fu_1287_p2));
    sub_ln1040_3_fu_1552_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln1040_fu_1548_p1));
    sub_ln1040_fu_1267_p2 <= std_logic_vector(unsigned(zext_ln1026_fu_1057_p1) - unsigned(zext_ln1028_fu_1121_p1));
    sub_ln61_4_fu_995_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln61_4_fu_991_p1));
    sub_ln61_5_fu_1035_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln61_5_fu_1031_p1));
    sub_ln61_6_fu_1075_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln61_6_fu_1071_p1));
    sub_ln61_7_fu_1115_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln61_7_fu_1111_p1));
    sub_ln61_8_fu_1139_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln61_8_fu_1135_p1));
    sub_ln61_fu_955_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln61_fu_951_p1));
    tmp_12_fu_961_p3 <= sub_ln1023_fu_945_p2(8 downto 8);
    tmp_13_fu_1001_p3 <= sub_ln1024_fu_985_p2(8 downto 8);
    tmp_14_fu_1041_p3 <= sub_ln1025_fu_1025_p2(8 downto 8);
    tmp_15_fu_1081_p3 <= sub_ln1026_fu_1065_p2(8 downto 8);
    tmp_16_fu_1309_p3 <= sub_ln1027_reg_2128(8 downto 8);
    tmp_17_fu_1322_p3 <= sub_ln1028_reg_2143(8 downto 8);
    tmp_18_fu_1367_p3 <= add_ln1033_reg_2168(9 downto 9);
    tmp_19_fu_1432_p3 <= add_ln1034_reg_2175(9 downto 9);
    tmp_20_fu_1493_p3 <= add_ln1039_reg_2182(9 downto 9);
    tmp_21_fu_1538_p3 <= add_ln1040_reg_2193(9 downto 9);
    tmp_24_fu_1684_p3 <= b_2_reg_2209(11 downto 11);
    tmp_3_i3_fu_741_p4 <= lineBuffer_2_q1(15 downto 8);
    tmp_4_i4_fu_751_p4 <= lineBuffer_2_q1(23 downto 16);
    trunc_ln1008_1_fu_1650_p1 <= r_2_reg_2204(8 - 1 downto 0);
    trunc_ln1008_fu_1647_p1 <= b_2_reg_2209(8 - 1 downto 0);
    trunc_ln1033_1_i_fu_1403_p4 <= add_ln1033_reg_2168(9 downto 1);
    trunc_ln1033_2_i_fu_1379_p4 <= sub_ln1033_2_fu_1374_p2(9 downto 1);
    trunc_ln1034_1_i_fu_1468_p4 <= add_ln1034_reg_2175(9 downto 1);
    trunc_ln1034_2_i_fu_1444_p4 <= sub_ln1034_2_fu_1439_p2(9 downto 1);
    trunc_ln1039_1_i_fu_1513_p4 <= add_ln1039_reg_2182(9 downto 1);
    trunc_ln1040_1_i_fu_1558_p4 <= add_ln1040_reg_2193(9 downto 1);
    trunc_ln61_4_fu_991_p1 <= sub_ln1024_fu_985_p2(8 - 1 downto 0);
    trunc_ln61_5_fu_1031_p1 <= sub_ln1025_fu_1025_p2(8 - 1 downto 0);
    trunc_ln61_6_fu_1071_p1 <= sub_ln1026_fu_1065_p2(8 - 1 downto 0);
    trunc_ln61_7_fu_1111_p1 <= sub_ln1027_fu_1105_p2(8 - 1 downto 0);
    trunc_ln61_8_fu_1135_p1 <= sub_ln1028_fu_1129_p2(8 - 1 downto 0);
    trunc_ln61_fu_951_p1 <= sub_ln1023_fu_945_p2(8 - 1 downto 0);
    trunc_ln881_fu_589_p1 <= ap_sig_allocacmp_z(1 - 1 downto 0);
    trunc_ln902_1_fu_737_p1 <= lineBuffer_2_q1(8 - 1 downto 0);
    trunc_ln902_fu_650_p1 <= lineBuffer_q1(8 - 1 downto 0);
    trunc_ln913_fu_674_p1 <= imgRB_dout(8 - 1 downto 0);
    x_8_fu_583_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv12_1));
    xor_ln1014_1_fu_617_p2 <= (xor_ln1014_fu_611_p2 xor ap_const_lv1_1);
    xor_ln1014_2_fu_1711_p2 <= (icmp_ln1014_reg_1961_pp0_iter4_reg xor ap_const_lv1_1);
    xor_ln1014_fu_611_p2 <= (trunc_ln881_fu_589_p1 xor empty_52);
    xor_ln1042_fu_1658_p2 <= (tmp_22_reg_2215 xor ap_const_lv1_1);
    zext_ln1014_fu_623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1014_1_fu_617_p2),15));
    zext_ln1023_1_fu_941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(right_fu_172),9));
    zext_ln1023_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_left_reg_473),9));
    zext_ln1024_1_fu_981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_down_reg_446),9));
    zext_ln1024_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_up_reg_500),9));
    zext_ln1025_1_fu_1021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(right_1_fu_176),9));
    zext_ln1025_fu_1017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_left_1_reg_464),9));
    zext_ln1026_1_fu_1061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_down_1_reg_437),9));
    zext_ln1026_fu_1057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_up_1_reg_491),9));
    zext_ln1027_1_fu_1101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(right_2_fu_180),9));
    zext_ln1027_fu_1097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_left_2_reg_455),9));
    zext_ln1028_1_fu_1125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_down_2_reg_428),9));
    zext_ln1028_fu_1121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter3_up_2_reg_482),9));
    zext_ln1030_1_fu_1149_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DGh_fu_1049_p3),9));
    zext_ln1030_2_fu_1335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1030_reg_2158),10));
    zext_ln1030_3_fu_1338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DBh_fu_1316_p3),10));
    zext_ln1030_4_fu_1159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DRv_fu_1009_p3),9));
    zext_ln1030_5_fu_1163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DGv_fu_1089_p3),9));
    zext_ln1030_6_fu_1348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1030_2_reg_2163),10));
    zext_ln1030_7_fu_1351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DBv_fu_1329_p3),10));
    zext_ln1030_fu_1145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DRh_fu_969_p3),9));
    zext_ln1033_1_fu_1416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1033_3_fu_1412_p1),11));
    zext_ln1033_2_fu_1428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_7_reg_408_pp0_iter3_reg),12));
    zext_ln1033_fu_1393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1033_2_fu_1389_p1),11));
    zext_ln1034_1_fu_1481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1034_3_fu_1477_p1),11));
    zext_ln1034_fu_1458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1034_2_fu_1454_p1),11));
    zext_ln1039_1_fu_1526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1039_3_fu_1522_p1),11));
    zext_ln1039_fu_1503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1039_2_fu_1500_p1),11));
    zext_ln1040_1_fu_1571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1040_3_fu_1567_p1),11));
    zext_ln1040_fu_1548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1040_2_fu_1545_p1),11));
    zext_ln881_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_8_fu_583_p2),64));
end behav;
