Warning (10268): Verilog HDL information at pid.sv(32): always construct contains both blocking and non-blocking assignments File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/pid/pid.sv Line: 32
Warning (10268): Verilog HDL information at obstacle_avoider.sv(33): always construct contains both blocking and non-blocking assignments File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/obstacle_avoider/obstacle_avoider.sv Line: 33
Warning (10268): Verilog HDL information at ledsarray.sv(28): always construct contains both blocking and non-blocking assignments File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/IR_SENSOR/ledsarray.sv Line: 28
Info (10281): Verilog HDL Declaration information at Qsys_mm_interconnect_3_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at Qsys_mm_interconnect_3_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at Qsys_mm_interconnect_3_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Qsys_mm_interconnect_3_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at Qsys_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Qsys_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv Line: 49
